Fitter report for ov7670_debug
Sat Oct 26 00:50:42 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_gfg1:auto_generated|ALTSYNCRAM
 28. |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_ffg1:auto_generated|ALTSYNCRAM
 29. |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2m81:auto_generated|ALTSYNCRAM
 30. |ov7670_debug|mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram|altsyncram_7cg1:auto_generated|ALTSYNCRAM
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Oct 26 00:50:42 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ov7670_debug                                ;
; Top-level Entity Name              ; ov7670_debug                                ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10E22C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,825 / 10,320 ( 27 % )                     ;
;     Total combinational functions  ; 2,518 / 10,320 ( 24 % )                     ;
;     Dedicated logic registers      ; 1,716 / 10,320 ( 17 % )                     ;
; Total registers                    ; 1716                                        ;
; Total pins                         ; 72 / 92 ( 78 % )                            ;
; Total virtual pins                 ; 21                                          ;
; Total memory bits                  ; 100,352 / 423,936 ( 24 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                             ; Setting             ; Default Value                         ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                             ; EP4CE10E22C8        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                  ;                                       ;
; Fit Attempts to Skip                                               ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                ; 2.5 V               ;                                       ;
; Reserve all unused pins                                            ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                              ; Off                 ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                  ; On                                    ;
; Enable compact report table                                        ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                    ; On                  ; On                                    ;
; Router Timing Optimization Level                                   ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                  ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                 ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                 ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                 ; Off                                   ;
; PCI I/O                                                            ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                 ; Off                                   ;
; Auto Packed Registers                                              ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                  ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                 ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                ; Auto                                  ;
; Auto Global Clock                                                  ; On                  ; On                                    ;
; Auto Global Register Control Signals                               ; On                  ; On                                    ;
; Synchronizer Identification                                        ; Auto                ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                  ; On                                    ;
; Optimize Design for Metastability                                  ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                 ; Off                                   ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.1%      ;
;     Processor 3            ;   3.1%      ;
;     Processor 4            ;   3.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                            ;
+--------------+----------------+--------------+----------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To     ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+----------------+---------------+----------------+
; I/O Standard ; ov7670_debug   ;              ; VGA_BLANK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; VGA_BLUE[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; VGA_BLUE[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; VGA_BLUE[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; VGA_DCLK       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; VGA_GREEN[0]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; VGA_GREEN[1]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; VGA_RED[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; VGA_RED[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; VGA_RED[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; pio_key[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; pio_key[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; pio_led[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; pio_led[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; pio_led[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; pio_led[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; sdram_addr[12] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; sdram_dqm[0]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; sdram_dqm[1]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; uart_0_rxd     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; ov7670_debug   ;              ; uart_0_txd     ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+----------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4607 ) ; 0.00 % ( 0 / 4607 )        ; 0.00 % ( 0 / 4607 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4607 ) ; 0.00 % ( 0 / 4607 )        ; 0.00 % ( 0 / 4607 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4404 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 198 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 5 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/output_files/ov7670_debug.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,825 / 10,320 ( 27 % )    ;
;     -- Combinational with no register       ; 1109                       ;
;     -- Register only                        ; 307                        ;
;     -- Combinational with a register        ; 1409                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1220                       ;
;     -- 3 input functions                    ; 707                        ;
;     -- <=2 input functions                  ; 591                        ;
;     -- Register only                        ; 307                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2278                       ;
;     -- arithmetic mode                      ; 240                        ;
;                                             ;                            ;
; Total registers*                            ; 1,716 / 10,732 ( 16 % )    ;
;     -- Dedicated logic registers            ; 1,716 / 10,320 ( 17 % )    ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 246 / 645 ( 38 % )         ;
; Virtual pins                                ; 21                         ;
; I/O pins                                    ; 72 / 92 ( 78 % )           ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 14 / 46 ( 30 % )           ;
; Total block memory bits                     ; 100,352 / 423,936 ( 24 % ) ;
; Total block memory implementation bits      ; 129,024 / 423,936 ( 30 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global signals                              ; 10                         ;
;     -- Global clocks                        ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 9.6% / 9.2% / 10.2%        ;
; Peak interconnect usage (total/H/V)         ; 17.2% / 15.5% / 19.5%      ;
; Maximum fan-out                             ; 1007                       ;
; Highest non-global fan-out                  ; 90                         ;
; Total fan-out                               ; 14745                      ;
; Average fan-out                             ; 3.15                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                 ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                  ; Low                            ;
;                                             ;                       ;                      ;                                ;
; Total logic elements                        ; 2685 / 10320 ( 26 % ) ; 140 / 10320 ( 1 % )  ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 1046                  ; 63                   ; 0                              ;
;     -- Register only                        ; 288                   ; 19                   ; 0                              ;
;     -- Combinational with a register        ; 1351                  ; 58                   ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                      ;                                ;
;     -- 4 input functions                    ; 1161                  ; 59                   ; 0                              ;
;     -- 3 input functions                    ; 682                   ; 25                   ; 0                              ;
;     -- <=2 input functions                  ; 554                   ; 37                   ; 0                              ;
;     -- Register only                        ; 288                   ; 19                   ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Logic elements by mode                      ;                       ;                      ;                                ;
;     -- normal mode                          ; 2165                  ; 113                  ; 0                              ;
;     -- arithmetic mode                      ; 232                   ; 8                    ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Total registers                             ; 1639                  ; 77                   ; 0                              ;
;     -- Dedicated logic registers            ; 1639 / 10320 ( 16 % ) ; 77 / 10320 ( < 1 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                    ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used   ; 226 / 645 ( 35 % )    ; 12 / 645 ( 2 % )     ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;
; Virtual pins                                ; 21                    ; 0                    ; 0                              ;
; I/O pins                                    ; 72                    ; 0                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 100352                ; 0                    ; 0                              ;
; Total RAM block bits                        ; 129024                ; 0                    ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 14 / 46 ( 30 % )      ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 6 / 12 ( 50 % )       ; 0 / 12 ( 0 % )       ; 4 / 12 ( 33 % )                ;
;                                             ;                       ;                      ;                                ;
; Connections                                 ;                       ;                      ;                                ;
;     -- Input Connections                    ; 676                   ; 112                  ; 1                              ;
;     -- Registered Input Connections         ; 561                   ; 87                   ; 0                              ;
;     -- Output Connections                   ; 182                   ; 92                   ; 515                            ;
;     -- Registered Output Connections        ; 3                     ; 92                   ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Internal Connections                        ;                       ;                      ;                                ;
;     -- Total Connections                    ; 14263                 ; 735                  ; 521                            ;
;     -- Registered Connections               ; 6184                  ; 511                  ; 0                              ;
;                                             ;                       ;                      ;                                ;
; External Connections                        ;                       ;                      ;                                ;
;     -- Top                                  ; 138                   ; 204                  ; 516                            ;
;     -- sld_hub:auto_hub                     ; 204                   ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 516                   ; 0                    ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Partition Interface                         ;                       ;                      ;                                ;
;     -- Input Ports                          ; 43                    ; 37                   ; 1                              ;
;     -- Output Ports                         ; 63                    ; 54                   ; 4                              ;
;     -- Bidir Ports                          ; 18                    ; 0                    ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Registered Ports                            ;                       ;                      ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                    ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 21                   ; 0                              ;
;                                             ;                       ;                      ;                                ;
; Port Connectivity                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 25                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 30                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 43                   ; 0                              ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                    ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk          ; 23    ; 1        ; 0            ; 11           ; 7            ; 1008                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_data[0] ; 99    ; 6        ; 34           ; 17           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_data[1] ; 98    ; 6        ; 34           ; 17           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_data[2] ; 87    ; 5        ; 34           ; 10           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_data[3] ; 86    ; 5        ; 34           ; 9            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_data[4] ; 85    ; 5        ; 34           ; 9            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_data[5] ; 84    ; 5        ; 34           ; 9            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_data[6] ; 83    ; 5        ; 34           ; 9            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_data[7] ; 80    ; 5        ; 34           ; 7            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_href    ; 75    ; 5        ; 34           ; 3            ; 21           ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_pclk    ; 76    ; 5        ; 34           ; 4            ; 21           ; 90                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_vsync   ; 74    ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; reset_n      ; 90    ; 6        ; 34           ; 12           ; 7            ; 505                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; VGA_BLUE[3]    ; 111   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_BLUE[4]    ; 112   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_BLUE[5]    ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_BLUE[6]    ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_BLUE[7]    ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_GREEN[2]   ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_GREEN[3]   ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_GREEN[4]   ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_GREEN[5]   ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_GREEN[6]   ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_GREEN[7]   ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HS         ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_RED[3]     ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_RED[4]     ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_RED[5]     ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_RED[6]     ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_RED[7]     ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VS         ; 106   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_pwdn      ; 103   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_rst_n     ; 100   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_xclk      ; 77    ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; 38    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; 2     ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; 7     ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; 34    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; 30    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; 31    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; 39    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; 33    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; 32    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                               ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; cmos_sclk    ; 72    ; 4        ; 32           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|iscl_oen (inverted) ;
; cmos_sdat    ; 73    ; 5        ; 34           ; 2            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|isda_oen (inverted) ;
; sdram_dq[0]  ; 51    ; 3        ; 16           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                                                            ;
; sdram_dq[10] ; 67    ; 4        ; 30           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                                                            ;
; sdram_dq[11] ; 66    ; 4        ; 28           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                                                            ;
; sdram_dq[12] ; 69    ; 4        ; 30           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                                                            ;
; sdram_dq[13] ; 68    ; 4        ; 30           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                                                            ;
; sdram_dq[14] ; 71    ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                                                            ;
; sdram_dq[15] ; 70    ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                                                            ;
; sdram_dq[1]  ; 52    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                                                            ;
; sdram_dq[2]  ; 54    ; 4        ; 18           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                                                            ;
; sdram_dq[3]  ; 53    ; 3        ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                                                            ;
; sdram_dq[4]  ; 58    ; 4        ; 21           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                                                            ;
; sdram_dq[5]  ; 55    ; 4        ; 18           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                                                            ;
; sdram_dq[6]  ; 60    ; 4        ; 23           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                                                            ;
; sdram_dq[7]  ; 59    ; 4        ; 23           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                                                            ;
; sdram_dq[8]  ; 65    ; 4        ; 28           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                                                            ;
; sdram_dq[9]  ; 64    ; 4        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE (inverted)                                                            ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                        ;
+----------+-----------------------+-------------------+---------------------+---------------------------+
; Location ; Pin Name              ; Reserved As       ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------+-------------------+---------------------+---------------------------+
; 9        ; nSTATUS               ; -                 ; -                   ; Dedicated Programming Pin ;
; 14       ; nCONFIG               ; -                 ; -                   ; Dedicated Programming Pin ;
; 15       ; TDI                   ; -                 ; altera_reserved_tdi ; JTAG Pin                  ;
; 16       ; TCK                   ; -                 ; altera_reserved_tck ; JTAG Pin                  ;
; 18       ; TMS                   ; -                 ; altera_reserved_tms ; JTAG Pin                  ;
; 20       ; TDO                   ; -                 ; altera_reserved_tdo ; JTAG Pin                  ;
; 21       ; nCE                   ; -                 ; -                   ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE    ; Use as regular IO ; cmos_data[3]        ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn  ; Use as regular IO ; cmos_data[2]        ; Dual Purpose Pin          ;
; 92       ; CONF_DONE             ; -                 ; -                   ; Dedicated Programming Pin ;
; 94       ; MSEL0                 ; -                 ; -                   ; Dedicated Programming Pin ;
; 96       ; MSEL1                 ; -                 ; -                   ; Dedicated Programming Pin ;
; 97       ; MSEL2                 ; -                 ; -                   ; Dedicated Programming Pin ;
; 97       ; MSEL3                 ; -                 ; -                   ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE ; Use as regular IO ; cmos_data[1]        ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR ; Use as regular IO ; cmos_data[0]        ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO ; cmos_pwdn           ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2    ; Use as regular IO ; VGA_RED[6]          ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3    ; Use as regular IO ; VGA_RED[7]          ; Dual Purpose Pin          ;
+----------+-----------------------+-------------------+---------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 7 / 11 ( 64 % )   ; 3.3V          ; --           ;
; 2        ; 6 / 8 ( 75 % )    ; 3.3V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 14 / 14 ( 100 % ) ; 3.3V          ; --           ;
; 5        ; 11 / 13 ( 85 % )  ; 3.3V          ; --           ;
; 6        ; 6 / 10 ( 60 % )   ; 3.3V          ; --           ;
; 7        ; 13 / 13 ( 100 % ) ; 3.3V          ; --           ;
; 8        ; 4 / 12 ( 33 % )   ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                  ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage      ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; sdram_addr[4]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; sdram_addr[5]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; sdram_addr[6]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 7        ; 6          ; 1        ; sdram_addr[7]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 7          ; 1        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ; 9          ; 1        ; ^nSTATUS            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; sdram_addr[8]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; sdram_addr[9]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; --       ; Off          ;
; 13       ; 16         ; 1        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 14       ; 17         ; 1        ; ^nCONFIG            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; clk                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; sdram_addr[11]      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; sdram_cke           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; sdram_clk           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; sdram_we_n          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; sdram_ras_n         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; sdram_cas_n         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; sdram_addr[3]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; sdram_cs_n          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; sdram_addr[1]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; sdram_addr[2]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; sdram_addr[10]      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; sdram_addr[0]       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; sdram_ba[0]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; sdram_ba[1]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; sdram_dq[0]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; sdram_dq[1]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; sdram_dq[3]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; sdram_dq[2]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; sdram_dq[5]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; sdram_dq[4]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; sdram_dq[7]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; sdram_dq[6]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; sdram_dq[9]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; sdram_dq[8]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; sdram_dq[11]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; sdram_dq[10]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; sdram_dq[13]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; sdram_dq[12]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; sdram_dq[15]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; sdram_dq[14]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; cmos_sclk           ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; cmos_sdat           ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; cmos_vsync          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; cmos_href           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; cmos_pclk           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; cmos_xclk           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; cmos_data[7]        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; cmos_data[6]        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; cmos_data[5]        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; cmos_data[4]        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; cmos_data[3]        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; cmos_data[2]        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; reset_n             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 128        ; 6        ; GND+                ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; cmos_data[1]        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 137        ; 6        ; cmos_data[0]        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 138        ; 6        ; cmos_rst_n          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 139        ; 6        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 102      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; cmos_pwdn           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 105      ; 142        ; 6        ; RESERVED_INPUT      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; VGA_VS              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2               ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2               ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; VGA_HS              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; VGA_BLUE[3]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 155        ; 7        ; VGA_BLUE[4]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 156        ; 7        ; VGA_BLUE[5]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 157        ; 7        ; VGA_BLUE[6]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; VGA_BLUE[7]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; VGA_GREEN[2]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; VGA_GREEN[3]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; VGA_GREEN[4]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; VGA_GREEN[5]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; VGA_GREEN[6]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; VGA_GREEN[7]        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; VGA_RED[3]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; VGA_RED[4]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; VGA_RED[5]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; VGA_RED[6]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; VGA_RED[7]          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 136      ; 187        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 138      ; 191        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8              ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 142      ; 201        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 143      ; 202        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 144      ; 203        ; 8        ; RESERVED_INPUT      ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; EPAD     ;            ;          ; GND                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                    ;
+-------------------------------+----------------------------------------------------------------+
; Name                          ; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------+
; SDC pin name                  ; pll|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                         ;
; Compensate clock              ; clock0                                                         ;
; Compensated input/output pins ; --                                                             ;
; Switchover type               ; --                                                             ;
; Input frequency 0             ; 50.0 MHz                                                       ;
; Input frequency 1             ; --                                                             ;
; Nominal PFD frequency         ; 50.0 MHz                                                       ;
; Nominal VCO frequency         ; 600.0 MHz                                                      ;
; VCO post scale K counter      ; 2                                                              ;
; VCO frequency control         ; Auto                                                           ;
; VCO phase shift step          ; 208 ps                                                         ;
; VCO multiply                  ; --                                                             ;
; VCO divide                    ; --                                                             ;
; Freq min lock                 ; 25.0 MHz                                                       ;
; Freq max lock                 ; 54.18 MHz                                                      ;
; M VCO Tap                     ; 4                                                              ;
; M Initial                     ; 2                                                              ;
; M value                       ; 12                                                             ;
; N value                       ; 1                                                              ;
; Charge pump current           ; setting 1                                                      ;
; Loop filter resistance        ; setting 27                                                     ;
; Loop filter capacitance       ; setting 0                                                      ;
; Bandwidth                     ; 680 kHz to 980 kHz                                             ;
; Bandwidth type                ; Medium                                                         ;
; Real time reconfigurable      ; Off                                                            ;
; Scan chain MIF file           ; --                                                             ;
; Preserve PLL counter order    ; Off                                                            ;
; PLL location                  ; PLL_1                                                          ;
; Inclk0 signal                 ; clk                                                            ;
; Inclk1 signal                 ; --                                                             ;
; Inclk0 signal type            ; Dedicated Pin                                                  ;
; Inclk1 signal type            ; --                                                             ;
+-------------------------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+
; Name                                                                       ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                    ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 2       ; 4       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -90 (-2500 ps) ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)       ; 1.88 (208 ps)    ; 50/50      ; C1      ; 24            ; 12/12 Even ; --            ; 2       ; 4       ; pll|altpll_component|auto_generated|pll1|clk[2] ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 12   ; 25  ; 24.0 MHz         ; 0 (0 ps)       ; 1.80 (208 ps)    ; 50/50      ; C3      ; 25            ; 13/12 Odd  ; --            ; 2       ; 4       ; pll|altpll_component|auto_generated|pll1|clk[3] ;
+----------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------+


+-----------------------------------------+
; I/O Assignment Warnings                 ;
+----------------+------------------------+
; Pin Name       ; Reason                 ;
+----------------+------------------------+
; cmos_xclk      ; Missing drive strength ;
; cmos_rst_n     ; Missing drive strength ;
; cmos_pwdn      ; Missing drive strength ;
; sdram_clk      ; Missing drive strength ;
; sdram_cke      ; Missing drive strength ;
; sdram_cs_n     ; Missing drive strength ;
; sdram_we_n     ; Missing drive strength ;
; sdram_cas_n    ; Missing drive strength ;
; sdram_ras_n    ; Missing drive strength ;
; sdram_ba[0]    ; Missing drive strength ;
; sdram_ba[1]    ; Missing drive strength ;
; sdram_addr[0]  ; Missing drive strength ;
; sdram_addr[1]  ; Missing drive strength ;
; sdram_addr[2]  ; Missing drive strength ;
; sdram_addr[3]  ; Missing drive strength ;
; sdram_addr[4]  ; Missing drive strength ;
; sdram_addr[5]  ; Missing drive strength ;
; sdram_addr[6]  ; Missing drive strength ;
; sdram_addr[7]  ; Missing drive strength ;
; sdram_addr[8]  ; Missing drive strength ;
; sdram_addr[9]  ; Missing drive strength ;
; sdram_addr[10] ; Missing drive strength ;
; sdram_addr[11] ; Missing drive strength ;
; VGA_HS         ; Missing drive strength ;
; VGA_VS         ; Missing drive strength ;
; VGA_RED[3]     ; Missing drive strength ;
; VGA_RED[4]     ; Missing drive strength ;
; VGA_RED[5]     ; Missing drive strength ;
; VGA_RED[6]     ; Missing drive strength ;
; VGA_RED[7]     ; Missing drive strength ;
; VGA_GREEN[2]   ; Missing drive strength ;
; VGA_GREEN[3]   ; Missing drive strength ;
; VGA_GREEN[4]   ; Missing drive strength ;
; VGA_GREEN[5]   ; Missing drive strength ;
; VGA_GREEN[6]   ; Missing drive strength ;
; VGA_GREEN[7]   ; Missing drive strength ;
; VGA_BLUE[3]    ; Missing drive strength ;
; VGA_BLUE[4]    ; Missing drive strength ;
; VGA_BLUE[5]    ; Missing drive strength ;
; VGA_BLUE[6]    ; Missing drive strength ;
; VGA_BLUE[7]    ; Missing drive strength ;
; cmos_sclk      ; Missing drive strength ;
; cmos_sdat      ; Missing drive strength ;
; sdram_dq[0]    ; Missing drive strength ;
; sdram_dq[1]    ; Missing drive strength ;
; sdram_dq[2]    ; Missing drive strength ;
; sdram_dq[3]    ; Missing drive strength ;
; sdram_dq[4]    ; Missing drive strength ;
; sdram_dq[5]    ; Missing drive strength ;
; sdram_dq[6]    ; Missing drive strength ;
; sdram_dq[7]    ; Missing drive strength ;
; sdram_dq[8]    ; Missing drive strength ;
; sdram_dq[9]    ; Missing drive strength ;
; sdram_dq[10]   ; Missing drive strength ;
; sdram_dq[11]   ; Missing drive strength ;
; sdram_dq[12]   ; Missing drive strength ;
; sdram_dq[13]   ; Missing drive strength ;
; sdram_dq[14]   ; Missing drive strength ;
; sdram_dq[15]   ; Missing drive strength ;
+----------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                              ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |ov7670_debug                                                                                                                           ; 2825 (1)    ; 1716 (0)                  ; 0 (0)         ; 100352      ; 14   ; 0            ; 0       ; 0         ; 72   ; 21           ; 1109 (1)     ; 307 (0)           ; 1409 (0)         ; |ov7670_debug                                                                                                                                                                                                                                                                                                                                            ; ov7670_debug                             ; work         ;
;    |CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|                                                                                          ; 41 (41)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 4 (4)             ; 31 (31)          ; |ov7670_debug|CMOS_Capture_RGB565:u_CMOS_Capture_RGB565                                                                                                                                                                                                                                                                                                  ; CMOS_Capture_RGB565                      ; work         ;
;    |Sdram_Control_4Port:Sdram_Control_4Port|                                                                                            ; 735 (215)   ; 542 (138)                 ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 192 (77)     ; 173 (22)          ; 370 (117)        ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port                                                                                                                                                                                                                                                                                                    ; Sdram_Control_4Port                      ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                                                                                                        ; 142 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 57 (0)            ; 59 (0)           ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                                                                                           ; Sdram_RD_FIFO                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 142 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 57 (0)            ; 59 (0)           ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                   ; dcfifo                                   ; work         ;
;             |dcfifo_r9q1:auto_generated|                                                                                                ; 142 (43)    ; 116 (30)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (7)       ; 57 (27)           ; 59 (8)           ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated                                                                                                                                                                                                                        ; dcfifo_r9q1                              ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|                                                                                        ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                                        ; a_gray2bin_6ib                           ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                                        ; a_gray2bin_6ib                           ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 21 (21)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                            ; a_graycounter_1lc                        ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 14 (14)          ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                            ; a_graycounter_577                        ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                             ; alt_synch_pipe_8pl                       ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                       ; dffpipe_pe9                              ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 7 (0)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                             ; alt_synch_pipe_9pl                       ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 7 (7)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                       ; dffpipe_qe9                              ; work         ;
;                |altsyncram_ts81:fifo_ram|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram                                                                                                                                                                                               ; altsyncram_ts81                          ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                               ; cmpr_n76                                 ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                                ; cmpr_n76                                 ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                     ; dffpipe_oe9                              ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                     ; dffpipe_oe9                              ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                                                                                                       ; 147 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 58 (0)            ; 59 (0)           ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                                                                                          ; Sdram_WR_FIFO                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 147 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 58 (0)            ; 59 (0)           ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                  ; dcfifo                                   ; work         ;
;             |dcfifo_r9q1:auto_generated|                                                                                                ; 147 (42)    ; 116 (30)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (10)      ; 58 (24)           ; 59 (5)           ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated                                                                                                                                                                                                                       ; dcfifo_r9q1                              ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|                                                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                                                                                                                                                       ; a_gray2bin_6ib                           ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|                                                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                                                                                                                                                       ; a_gray2bin_6ib                           ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 23 (23)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 16 (16)          ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                           ; a_graycounter_1lc                        ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 22 (22)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 15 (15)          ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                           ; a_graycounter_577                        ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 3 (0)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                            ; alt_synch_pipe_8pl                       ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 3 (3)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                      ; dffpipe_pe9                              ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                            ; alt_synch_pipe_9pl                       ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                      ; dffpipe_qe9                              ; work         ;
;                |altsyncram_ts81:fifo_ram|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram                                                                                                                                                                                              ; altsyncram_ts81                          ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                              ; cmpr_n76                                 ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                               ; cmpr_n76                                 ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                    ; dffpipe_oe9                              ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                    ; dffpipe_oe9                              ; work         ;
;       |Sdram_WR_FIFO:write_fifo2|                                                                                                       ; 81 (0)      ; 62 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 13 (0)            ; 49 (0)           ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2                                                                                                                                                                                                                                                                          ; Sdram_WR_FIFO                            ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 81 (0)      ; 62 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 13 (0)            ; 49 (0)           ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                                                                                                                                                                  ; dcfifo                                   ; work         ;
;             |dcfifo_r9q1:auto_generated|                                                                                                ; 81 (21)     ; 62 (10)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (8)       ; 13 (4)            ; 49 (4)           ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated                                                                                                                                                                                                                       ; dcfifo_r9q1                              ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|                                                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                                                                                                                                                       ; a_gray2bin_6ib                           ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|                                                                                        ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                                                                                                                                                       ; a_gray2bin_6ib                           ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 22 (22)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 14 (14)          ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                           ; a_graycounter_577                        ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 13 (0)           ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                            ; alt_synch_pipe_8pl                       ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 13 (13)          ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                      ; dffpipe_pe9                              ; work         ;
;                |altsyncram_ts81:fifo_ram|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram                                                                                                                                                                                              ; altsyncram_ts81                          ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                              ; cmpr_n76                                 ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                    ; dffpipe_oe9                              ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 7 (7)            ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                    ; dffpipe_oe9                              ; work         ;
;       |command:command1|                                                                                                                ; 70 (70)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 7 (7)             ; 47 (47)          ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|command:command1                                                                                                                                                                                                                                                                                   ; command                                  ; work         ;
;       |control_interface:control1|                                                                                                      ; 85 (85)     ; 61 (61)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 16 (16)           ; 45 (45)          ; |ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1                                                                                                                                                                                                                                                                         ; control_interface                        ; work         ;
;    |VGA_CTRL_640_480_24bit:VGA_CTRL|                                                                                                    ; 60 (60)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 20 (20)          ; |ov7670_debug|VGA_CTRL_640_480_24bit:VGA_CTRL                                                                                                                                                                                                                                                                                                            ; VGA_CTRL_640_480_24bit                   ; work         ;
;    |mysystem:u0|                                                                                                                        ; 1849 (0)    ; 1042 (0)                  ; 0 (0)         ; 75776       ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 807 (0)      ; 111 (0)           ; 931 (0)          ; |ov7670_debug|mysystem:u0                                                                                                                                                                                                                                                                                                                                ; mysystem                                 ; mysystem     ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 2 (1)            ; |ov7670_debug|mysystem:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                     ; altera_reset_controller                  ; mysystem     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ov7670_debug|mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer                ; mysystem     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |ov7670_debug|mysystem:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ; altera_reset_controller                  ; mysystem     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ov7670_debug|mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer                ; mysystem     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |ov7670_debug|mysystem:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                ; mysystem     ;
;       |mysystem_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 434 (0)     ; 189 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 198 (0)      ; 7 (0)             ; 229 (0)          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                   ; mysystem_mm_interconnect_0               ; mysystem     ;
;          |altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|                                                                 ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                    ; mysystem     ;
;          |altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|                                                                             ; 16 (16)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 12 (12)          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                    ; mysystem     ;
;          |altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|                                                                               ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                    ; mysystem     ;
;          |altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|                                                                              ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                    ; mysystem     ;
;          |altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|                                                                              ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                    ; mysystem     ;
;          |altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo|                                                                            ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_reset_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                    ; mysystem     ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                               ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                    ; mysystem     ;
;          |altera_merlin_master_agent:nios2_data_master_agent|                                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                                                                ; altera_merlin_master_agent               ; mysystem     ;
;          |altera_merlin_master_agent:nios2_instruction_master_agent|                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_instruction_master_agent                                                                                                                                                                                                                         ; altera_merlin_master_agent               ; mysystem     ;
;          |altera_merlin_master_translator:nios2_data_master_translator|                                                                 ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                                                                                      ; altera_merlin_master_translator          ; mysystem     ;
;          |altera_merlin_master_translator:nios2_instruction_master_translator|                                                          ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_instruction_master_translator                                                                                                                                                                                                               ; altera_merlin_master_translator          ; mysystem     ;
;          |altera_merlin_slave_agent:nios2_jtag_debug_module_agent|                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                ; mysystem     ;
;          |altera_merlin_slave_agent:oc_iic_0_av_agent|                                                                                  ; 13 (5)      ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (5)        ; 0 (0)             ; 6 (0)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                ; mysystem     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor         ; mysystem     ;
;          |altera_merlin_slave_agent:pio_key_s1_agent|                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_key_s1_agent                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                ; mysystem     ;
;          |altera_merlin_slave_agent:pio_reset_s1_agent|                                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_reset_s1_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                ; mysystem     ;
;          |altera_merlin_slave_translator:nios2_jtag_debug_module_translator|                                                            ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 28 (28)          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator           ; mysystem     ;
;          |altera_merlin_slave_translator:oc_iic_0_av_translator|                                                                        ; 12 (12)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oc_iic_0_av_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator           ; mysystem     ;
;          |altera_merlin_slave_translator:onchip_s1_translator|                                                                          ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator           ; mysystem     ;
;          |altera_merlin_slave_translator:pio_key_s1_translator|                                                                         ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_key_s1_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator           ; mysystem     ;
;          |altera_merlin_slave_translator:pio_led_s1_translator|                                                                         ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator           ; mysystem     ;
;          |altera_merlin_slave_translator:pio_reset_s1_translator|                                                                       ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_reset_s1_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator           ; mysystem     ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                                                                          ; 22 (22)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 19 (19)          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator           ; mysystem     ;
;          |altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|                                                                    ; 44 (44)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 35 (35)          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter                                                                                                                                                                                                                         ; altera_merlin_width_adapter              ; mysystem     ;
;          |altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter|                                                                    ; 30 (30)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 25 (25)          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_rsp_width_adapter                                                                                                                                                                                                                         ; altera_merlin_width_adapter              ; mysystem     ;
;          |mysystem_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                    ; mysystem_mm_interconnect_0_cmd_demux     ; mysystem     ;
;          |mysystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                            ; mysystem_mm_interconnect_0_cmd_demux_001 ; mysystem     ;
;          |mysystem_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                            ; mysystem_mm_interconnect_0_cmd_demux_001 ; mysystem     ;
;          |mysystem_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                                                                ; mysystem_mm_interconnect_0_cmd_demux_001 ; mysystem     ;
;          |mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                               ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 1 (1)             ; 50 (47)          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                    ; mysystem_mm_interconnect_0_cmd_mux       ; mysystem     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                 ; mysystem     ;
;          |mysystem_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                   ; 55 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 0 (0)             ; 5 (1)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                        ; mysystem_mm_interconnect_0_cmd_mux       ; mysystem     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                 ; mysystem     ;
;          |mysystem_mm_interconnect_0_router:router|                                                                                     ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router:router                                                                                                                                                                                                                                          ; mysystem_mm_interconnect_0_router        ; mysystem     ;
;          |mysystem_mm_interconnect_0_router_001:router_001|                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                  ; mysystem_mm_interconnect_0_router_001    ; mysystem     ;
;          |mysystem_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 62 (62)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 21 (21)          ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                        ; mysystem_mm_interconnect_0_rsp_mux       ; mysystem     ;
;          |mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; |ov7670_debug|mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                ; mysystem_mm_interconnect_0_rsp_mux_001   ; mysystem     ;
;       |mysystem_nios2:nios2|                                                                                                            ; 1038 (648)  ; 579 (308)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 438 (319)    ; 67 (19)           ; 533 (310)        ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2                                                                                                                                                                                                                                                                                                           ; mysystem_nios2                           ; mysystem     ;
;          |mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|                                                                        ; 390 (87)    ; 271 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (7)      ; 48 (4)            ; 223 (76)         ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci                                                                                                                                                                                                                                                     ; mysystem_nios2_nios2_oci                 ; mysystem     ;
;             |mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|                                     ; 133 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 40 (0)            ; 56 (0)           ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper                                                                                                                                                               ; mysystem_nios2_jtag_debug_module_wrapper ; mysystem     ;
;                |mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|                                    ; 52 (48)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 32 (30)           ; 17 (15)          ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk                                                                           ; mysystem_nios2_jtag_debug_module_sysclk  ; mysystem     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                      ; altera_std_synchronizer                  ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                      ; altera_std_synchronizer                  ; work         ;
;                |mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|                                          ; 90 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 8 (4)             ; 51 (51)          ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck                                                                                 ; mysystem_nios2_jtag_debug_module_tck     ; mysystem     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                            ; altera_std_synchronizer                  ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2                            ; altera_std_synchronizer                  ; work         ;
;                |sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy|                                                            ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy                                                                                                   ; sld_virtual_jtag_basic                   ; work         ;
;             |mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|                                                       ; 11 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 5 (5)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg                                                                                                                                                                                 ; mysystem_nios2_nios2_avalon_reg          ; mysystem     ;
;             |mysystem_nios2_nios2_oci_break:the_mysystem_nios2_nios2_oci_break|                                                         ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 31 (31)          ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_break:the_mysystem_nios2_nios2_oci_break                                                                                                                                                                                   ; mysystem_nios2_nios2_oci_break           ; mysystem     ;
;             |mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug|                                                         ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (0)             ; 7 (7)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug                                                                                                                                                                                   ; mysystem_nios2_nios2_oci_debug           ; mysystem     ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_debug:the_mysystem_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                               ; altera_std_synchronizer                  ; work         ;
;             |mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|                                                               ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 1 (1)             ; 49 (49)          ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem                                                                                                                                                                                         ; mysystem_nios2_nios2_ocimem              ; mysystem     ;
;                |mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram                                                                                                                        ; mysystem_nios2_ociram_sp_ram_module      ; mysystem     ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram                                                                                              ; altsyncram                               ; work         ;
;                      |altsyncram_2m81:auto_generated|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2m81:auto_generated                                                               ; altsyncram_2m81                          ; work         ;
;          |mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a                                                                                                                                                                                                                                      ; mysystem_nios2_register_bank_a_module    ; mysystem     ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                            ; altsyncram                               ; work         ;
;                |altsyncram_ffg1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_ffg1:auto_generated                                                                                                                                                                             ; altsyncram_ffg1                          ; work         ;
;          |mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b                                                                                                                                                                                                                                      ; mysystem_nios2_register_bank_b_module    ; mysystem     ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                            ; altsyncram                               ; work         ;
;                |altsyncram_gfg1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_gfg1:auto_generated                                                                                                                                                                             ; altsyncram_gfg1                          ; work         ;
;       |mysystem_onchip:onchip|                                                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_onchip:onchip                                                                                                                                                                                                                                                                                                         ; mysystem_onchip                          ; mysystem     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                               ; altsyncram                               ; work         ;
;             |altsyncram_7cg1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram|altsyncram_7cg1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_7cg1                          ; work         ;
;       |mysystem_pio_key:pio_key|                                                                                                        ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov7670_debug|mysystem:u0|mysystem_pio_key:pio_key                                                                                                                                                                                                                                                                                                       ; mysystem_pio_key                         ; mysystem     ;
;       |mysystem_pio_led:pio_led|                                                                                                        ; 18 (18)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; |ov7670_debug|mysystem:u0|mysystem_pio_led:pio_led                                                                                                                                                                                                                                                                                                       ; mysystem_pio_led                         ; mysystem     ;
;       |mysystem_pio_reset:pio_reset|                                                                                                    ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |ov7670_debug|mysystem:u0|mysystem_pio_reset:pio_reset                                                                                                                                                                                                                                                                                                   ; mysystem_pio_reset                       ; mysystem     ;
;       |mysystem_uart_0:uart_0|                                                                                                          ; 183 (0)     ; 128 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 23 (0)            ; 105 (0)          ; |ov7670_debug|mysystem:u0|mysystem_uart_0:uart_0                                                                                                                                                                                                                                                                                                         ; mysystem_uart_0                          ; mysystem     ;
;          |mysystem_uart_0_regs:the_mysystem_uart_0_regs|                                                                                ; 72 (72)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 20 (20)           ; 39 (39)          ; |ov7670_debug|mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_regs:the_mysystem_uart_0_regs                                                                                                                                                                                                                                                           ; mysystem_uart_0_regs                     ; mysystem     ;
;          |mysystem_uart_0_rx:the_mysystem_uart_0_rx|                                                                                    ; 73 (71)     ; 44 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 3 (1)             ; 41 (41)          ; |ov7670_debug|mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx                                                                                                                                                                                                                                                               ; mysystem_uart_0_rx                       ; mysystem     ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |ov7670_debug|mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                           ; altera_std_synchronizer                  ; work         ;
;          |mysystem_uart_0_tx:the_mysystem_uart_0_tx|                                                                                    ; 46 (46)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 33 (33)          ; |ov7670_debug|mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_tx:the_mysystem_uart_0_tx                                                                                                                                                                                                                                                               ; mysystem_uart_0_tx                       ; mysystem     ;
;       |oc_i2c_master:oc_iic_0|                                                                                                          ; 227 (0)     ; 116 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 103 (0)      ; 3 (0)             ; 121 (0)          ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0                                                                                                                                                                                                                                                                                                         ; oc_i2c_master                            ; mysystem     ;
;          |i2c_master_top:i2c_top_inst|                                                                                                  ; 227 (84)    ; 116 (44)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 103 (33)     ; 3 (0)             ; 121 (46)         ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst                                                                                                                                                                                                                                                                             ; i2c_master_top                           ; mysystem     ;
;             |i2c_master_byte_ctrl:u1|                                                                                                   ; 148 (51)    ; 72 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (24)      ; 3 (0)             ; 75 (27)          ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1                                                                                                                                                                                                                                                     ; i2c_master_byte_ctrl                     ; mysystem     ;
;                |i2c_master_bit_ctrl:u1|                                                                                                 ; 97 (97)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (46)      ; 3 (3)             ; 48 (48)          ; |ov7670_debug|mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1                                                                                                                                                                                                                              ; i2c_master_bit_ctrl                      ; mysystem     ;
;    |pll:pll|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|pll:pll                                                                                                                                                                                                                                                                                                                                    ; pll                                      ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|pll:pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                            ; altpll                                   ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov7670_debug|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                  ; pll_altpll                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 140 (1)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (1)       ; 19 (0)            ; 58 (0)           ; |ov7670_debug|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                  ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 139 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 19 (0)            ; 58 (0)           ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 139 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 19 (0)            ; 58 (0)           ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                              ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 139 (6)     ; 77 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (1)       ; 19 (4)            ; 58 (0)           ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                  ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 134 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 15 (0)            ; 58 (0)           ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 134 (92)    ; 72 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (47)      ; 15 (13)           ; 58 (33)          ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                             ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                               ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |ov7670_debug|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                           ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; cmos_xclk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_rst_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_pwdn      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HS         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VS         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_RED[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_RED[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_RED[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_RED[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_RED[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_GREEN[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_GREEN[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_GREEN[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_GREEN[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_GREEN[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_GREEN[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_BLUE[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_BLUE[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_BLUE[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_BLUE[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_BLUE[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_sclk      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_sdat      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[1]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[3]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[4]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[5]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[6]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[7]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[8]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[10]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[11]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[12]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[13]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[14]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[15]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; reset_n        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cmos_pclk      ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --  ; --   ;
; cmos_data[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_href      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_data[1]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_data[2]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_data[3]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_data[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[5]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_data[6]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_data[7]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_vsync     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                     ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; cmos_sclk                                                                                                                                                                               ;                   ;         ;
;      - mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|sSCL~feeder                                                        ; 0                 ; 6       ;
; cmos_sdat                                                                                                                                                                               ;                   ;         ;
;      - mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|sSDA~feeder                                                        ; 1                 ; 6       ;
; sdram_dq[0]                                                                                                                                                                             ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[0]~feeder                                                                                                                       ; 0                 ; 6       ;
; sdram_dq[1]                                                                                                                                                                             ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[1]                                                                                                                              ; 1                 ; 6       ;
; sdram_dq[2]                                                                                                                                                                             ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[2]~feeder                                                                                                                       ; 0                 ; 6       ;
; sdram_dq[3]                                                                                                                                                                             ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[3]~feeder                                                                                                                       ; 0                 ; 6       ;
; sdram_dq[4]                                                                                                                                                                             ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[4]~feeder                                                                                                                       ; 1                 ; 6       ;
; sdram_dq[5]                                                                                                                                                                             ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[5]                                                                                                                              ; 0                 ; 6       ;
; sdram_dq[6]                                                                                                                                                                             ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[6]                                                                                                                              ; 1                 ; 6       ;
; sdram_dq[7]                                                                                                                                                                             ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[7]~feeder                                                                                                                       ; 1                 ; 6       ;
; sdram_dq[8]                                                                                                                                                                             ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[8]~feeder                                                                                                                       ; 1                 ; 6       ;
; sdram_dq[9]                                                                                                                                                                             ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[9]                                                                                                                              ; 0                 ; 6       ;
; sdram_dq[10]                                                                                                                                                                            ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[10]~feeder                                                                                                                      ; 0                 ; 6       ;
; sdram_dq[11]                                                                                                                                                                            ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[11]~feeder                                                                                                                      ; 0                 ; 6       ;
; sdram_dq[12]                                                                                                                                                                            ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[12]                                                                                                                             ; 1                 ; 6       ;
; sdram_dq[13]                                                                                                                                                                            ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[13]~feeder                                                                                                                      ; 0                 ; 6       ;
; sdram_dq[14]                                                                                                                                                                            ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[14]                                                                                                                             ; 0                 ; 6       ;
; sdram_dq[15]                                                                                                                                                                            ;                   ;         ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|mDATAOUT[15]                                                                                                                             ; 0                 ; 6       ;
; clk                                                                                                                                                                                     ;                   ;         ;
; reset_n                                                                                                                                                                                 ;                   ;         ;
; cmos_pclk                                                                                                                                                                               ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                            ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                        ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[9]                                                  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[8]                                                  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[7]                                                  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[6]                                                  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[5]                                                  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[4]                                                  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[3]                                                  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[2]                                                  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[1]                                                  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|wrptr_g[0]                                                  ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a0                      ; 0                 ; 6       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                         ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]                                                                                                                   ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10]                                                                                                                  ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11]                                                                                                                  ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12]                                                                                                                  ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13]                                                                                                                  ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14]                                                                                                                  ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15]                                                                                                                  ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                        ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                        ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                        ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                        ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                        ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                        ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                              ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                                                                                                         ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r[0]                                                                                                                          ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r[1]                                                                                                                          ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r[2]                                                                                                                          ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r[3]                                                                                                                          ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r[4]                                                                                                                          ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r[5]                                                                                                                          ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r[6]                                                                                                                          ; 1                 ; 0       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r[7]                                                                                                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[9]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[8]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[7]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[6]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[5]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[4]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[3]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[2]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[1]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[0]                                          ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; 1                 ; 0       ;
;      - Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; 1                 ; 0       ;
; cmos_data[0]                                                                                                                                                                            ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                                                                                                   ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~0                                                                                                                           ; 0                 ; 6       ;
; cmos_href                                                                                                                                                                               ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0                                                                                                                 ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag~0                                                                                                                            ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~0                                                                                                                           ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~1                                                                                                                           ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~2                                                                                                                           ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~3                                                                                                                           ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~4                                                                                                                           ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~5                                                                                                                           ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~6                                                                                                                           ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~7                                                                                                                           ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]~feeder                                                                                                                  ; 1                 ; 6       ;
; cmos_data[1]                                                                                                                                                                            ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                                                                                                   ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~1                                                                                                                           ; 1                 ; 6       ;
; cmos_data[2]                                                                                                                                                                            ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                                                                                                   ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~2                                                                                                                           ; 1                 ; 6       ;
; cmos_data[3]                                                                                                                                                                            ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                                                                                                   ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~3                                                                                                                           ; 1                 ; 6       ;
; cmos_data[4]                                                                                                                                                                            ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                                                                                                   ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~4                                                                                                                           ; 0                 ; 6       ;
; cmos_data[5]                                                                                                                                                                            ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                                                                                                   ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~5                                                                                                                           ; 1                 ; 6       ;
; cmos_data[6]                                                                                                                                                                            ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                                                                                                   ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~6                                                                                                                           ; 1                 ; 6       ;
; cmos_data[7]                                                                                                                                                                            ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                                                                                                   ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_din_r~7                                                                                                                           ; 0                 ; 6       ;
; cmos_vsync                                                                                                                                                                              ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                        ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X32_Y9_N30  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|CMD[0]~0                                                                                                                                                                                                                                                                                                            ; LCCOMB_X10_Y10_N14 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|LessThan2~6                                                                                                                                                                                                                                                                                                         ; LCCOMB_X10_Y13_N28 ; 21      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|op_2~16                                                                                                                                                                                                                                 ; LCCOMB_X12_Y7_N16  ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                           ; LCCOMB_X13_Y14_N4  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                           ; LCCOMB_X10_Y8_N26  ; 19      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                          ; LCCOMB_X30_Y9_N28  ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                          ; LCCOMB_X31_Y11_N10 ; 19      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                          ; LCCOMB_X14_Y9_N2   ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|always2~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X10_Y13_N22 ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|OE                                                                                                                                                                                                                                                                                                 ; FF_X18_Y1_N17      ; 16      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]~8                                                                                                                                                                                                                                                                                      ; LCCOMB_X6_Y9_N12   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|INIT_REQ                                                                                                                                                                                                                                                                                 ; FF_X6_Y9_N23       ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|LessThan0~3                                                                                                                                                                                                                                                                              ; LCCOMB_X6_Y9_N30   ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ~1                                                                                                                                                                                                                                                                                ; LCCOMB_X9_Y10_N0   ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]~4                                                                                                                                                                                                                                                                                                        ; LCCOMB_X13_Y13_N18 ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|mWR~3                                                                                                                                                                                                                                                                                                               ; LCCOMB_X13_Y13_N30 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[19]~51                                                                                                                                                                                                                                                                                                    ; LCCOMB_X11_Y12_N22 ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[19]~52                                                                                                                                                                                                                                                                                                    ; LCCOMB_X8_Y11_N14  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[8]~51                                                                                                                                                                                                                                                                                                     ; LCCOMB_X11_Y12_N16 ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[8]~52                                                                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y9_N22  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; VGA_CTRL_640_480_24bit:VGA_CTRL|Equal0~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X30_Y23_N30 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 124     ; Clock                                 ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_23             ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_23             ; 1007    ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; cmos_pclk                                                                                                                                                                                                                                                                                                                                                   ; PIN_76             ; 90      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                   ; FF_X33_Y12_N9      ; 34      ; Async. clear                          ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; mysystem:u0|altera_reset_controller:rst_controller_001|merged_reset~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y6_N24  ; 3       ; Async. clear                          ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; mysystem:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                              ; FF_X16_Y7_N9       ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                               ; FF_X16_Y7_N1       ; 607     ; Async. clear                          ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; mysystem:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                               ; FF_X16_Y7_N1       ; 87      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                         ; LCCOMB_X21_Y10_N8  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                         ; LCCOMB_X18_Y12_N4  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oc_iic_0_av_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                        ; FF_X19_Y12_N3      ; 30      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                       ; LCCOMB_X21_Y14_N16 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent|comb~0                                                                                                                                                                                                                                                 ; LCCOMB_X18_Y12_N16 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oc_iic_0_av_agent|rp_valid                                                                                                                                                                                                                                               ; LCCOMB_X18_Y12_N28 ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|count~3                                                                                                                                                                                                                                  ; LCCOMB_X16_Y17_N12 ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|data_reg[14]~0                                                                                                                                                                                                                           ; LCCOMB_X18_Y12_N20 ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:oc_iic_0_av_cmd_width_adapter|use_reg                                                                                                                                                                                                                                  ; FF_X16_Y17_N17     ; 78      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                  ; LCCOMB_X21_Y11_N26 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~1                                                                                                                                                                                                                                      ; LCCOMB_X21_Y11_N8  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                      ; LCCOMB_X22_Y14_N24 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_mm_interconnect_0:mm_interconnect_0|mysystem_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                                          ; LCCOMB_X21_Y14_N30 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|D_iw[4]                                                                                                                                                                                                                                                                                                                    ; FF_X23_Y13_N1      ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|E_alu_result~0                                                                                                                                                                                                                                                                                                             ; LCCOMB_X24_Y16_N0  ; 61      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|E_new_inst                                                                                                                                                                                                                                                                                                                 ; FF_X23_Y17_N31     ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|E_valid                                                                                                                                                                                                                                                                                                                    ; FF_X23_Y17_N17     ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|F_valid~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X23_Y13_N8  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                            ; FF_X23_Y17_N21     ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                           ; FF_X19_Y20_N1      ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|R_src1~39                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X26_Y19_N12 ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|R_src2_hi~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X25_Y17_N24 ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y20_N28 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|W_rf_wren                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X23_Y17_N12 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|W_valid                                                                                                                                                                                                                                                                                                                    ; FF_X23_Y17_N25     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|av_ld_byte0_data[7]~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X21_Y16_N8  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|av_ld_byte1_data_en~2                                                                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y16_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                            ; LCCOMB_X21_Y16_N22 ; 28      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|address[8]                                                                                                                                                                                                                                                           ; FF_X24_Y15_N1      ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|jxuir                                                                                      ; FF_X24_Y7_N27      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|take_action_ocimem_a                                                                       ; LCCOMB_X23_Y7_N12  ; 5       ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0                                                                     ; LCCOMB_X24_Y7_N6   ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|take_action_ocimem_b                                                                       ; LCCOMB_X24_Y7_N8   ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_sysclk:the_mysystem_nios2_jtag_debug_module_sysclk|update_jdo_strobe                                                                          ; FF_X29_Y7_N19      ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|sr[19]~21                                                                                        ; LCCOMB_X25_Y7_N24  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|sr[36]~29                                                                                        ; LCCOMB_X29_Y8_N6   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|mysystem_nios2_jtag_debug_module_tck:the_mysystem_nios2_jtag_debug_module_tck|sr[4]~13                                                                                         ; LCCOMB_X30_Y8_N30  ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy|virtual_state_sdr~0                                                                                                ; LCCOMB_X30_Y8_N10  ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_jtag_debug_module_wrapper:the_mysystem_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:mysystem_nios2_jtag_debug_module_phy|virtual_state_uir~0                                                                                                ; LCCOMB_X30_Y8_N14  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_avalon_reg:the_mysystem_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                  ; LCCOMB_X24_Y8_N18  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_oci_break:the_mysystem_nios2_nios2_oci_break|break_readreg[5]~1                                                                                                                                                                                 ; LCCOMB_X24_Y7_N2   ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|MonDReg[0]~12                                                                                                                                                                                            ; LCCOMB_X24_Y7_N12  ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|MonDReg[13]~25                                                                                                                                                                                           ; LCCOMB_X24_Y7_N16  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|ociram_reset_req                                                                                                                                                                                         ; LCCOMB_X24_Y11_N24 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|ociram_wr_en~1                                                                                                                                                                                           ; LCCOMB_X24_Y7_N14  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_onchip:onchip|wren~0                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y14_N18 ; 8       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_pio_key:pio_key|always1~1                                                                                                                                                                                                                                                                                                              ; LCCOMB_X19_Y16_N20 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_pio_led:pio_led|data_out[0]~3                                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y16_N16 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_regs:the_mysystem_uart_0_regs|control_wr_strobe                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y11_N24 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_regs:the_mysystem_uart_0_regs|divisor_wr_strobe                                                                                                                                                                                                                                                          ; LCCOMB_X17_Y13_N18 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx|baud_clk_en~2                                                                                                                                                                                                                                                                  ; LCCOMB_X16_Y10_N8  ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx|got_new_char                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y10_N16 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_rx:the_mysystem_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0                                                                                                                                                                                                                       ; LCCOMB_X16_Y10_N18 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_tx:the_mysystem_uart_0_tx|always4~0                                                                                                                                                                                                                                                                      ; LCCOMB_X16_Y9_N18  ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_tx:the_mysystem_uart_0_tx|tx_wr_strobe_onset~0                                                                                                                                                                                                                                                           ; LCCOMB_X17_Y13_N20 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|mysystem_uart_0:uart_0|mysystem_uart_0_tx:the_mysystem_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~1                                                                                                                                                                                                                ; LCCOMB_X14_Y10_N10 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|cr[1]~8                                                                                                                                                                                                                                                                                      ; LCCOMB_X13_Y16_N28 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|cr[4]~11                                                                                                                                                                                                                                                                                     ; LCCOMB_X13_Y16_N6  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|ctr[6]~3                                                                                                                                                                                                                                                                                     ; LCCOMB_X11_Y17_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|core_cmd[2]~4                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y18_N22 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|dcnt[2]~0                                                                                                                                                                                                                                                            ; LCCOMB_X13_Y17_N20 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|c_state~23                                                                                                                                                                                                                                    ; LCCOMB_X14_Y17_N10 ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|prer[11]~3                                                                                                                                                                                                                                                                                   ; LCCOMB_X12_Y17_N24 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|prer[4]~2                                                                                                                                                                                                                                                                                    ; LCCOMB_X12_Y17_N22 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|txr[0]~0                                                                                                                                                                                                                                                                                     ; LCCOMB_X12_Y17_N18 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                  ; PLL_1              ; 447     ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                                                                                  ; PLL_1              ; 66      ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; reset_n                                                                                                                                                                                                                                                                                                                                                     ; PIN_90             ; 482     ; Async. clear                          ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; reset_n                                                                                                                                                                                                                                                                                                                                                     ; PIN_90             ; 24      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X31_Y5_N15      ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X23_Y10_N24 ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X23_Y10_N12 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X31_Y8_N12  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X22_Y8_N2   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X30_Y8_N2   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~15                             ; LCCOMB_X30_Y8_N6   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18              ; LCCOMB_X23_Y8_N14  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X23_Y8_N28  ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X31_Y8_N4   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~15      ; LCCOMB_X23_Y10_N28 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~22 ; LCCOMB_X22_Y10_N30 ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~23 ; LCCOMB_X23_Y10_N22 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X31_Y5_N17      ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X31_Y5_N11      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X31_Y5_N28  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X31_Y4_N9       ; 30      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X22_Y8_N12  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                      ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                              ; JTAG_X1_Y12_N0    ; 124     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; clk                                                                                                                                       ; PIN_23            ; 1007    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X33_Y12_N9     ; 34      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; mysystem:u0|altera_reset_controller:rst_controller_001|merged_reset~0                                                                     ; LCCOMB_X25_Y6_N24 ; 3       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; mysystem:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; FF_X16_Y7_N1      ; 607     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                ; PLL_1             ; 447     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]                                                                ; PLL_1             ; 1       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                                                ; PLL_1             ; 66      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3]                                                                ; PLL_1             ; 1       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; reset_n                                                                                                                                   ; PIN_90            ; 482     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                        ; Location                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ALTSYNCRAM                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None                                       ; M9K_X15_Y8_N0                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ALTSYNCRAM                                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None                                       ; M9K_X27_Y9_N0                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ALTSYNCRAM                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None                                       ; M9K_X15_Y9_N0                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2m81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; mysystem_nios2_ociram_default_contents.mif ; M9K_X27_Y11_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_ffg1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; mysystem_nios2_rf_ram_a.mif                ; M9K_X27_Y19_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_gfg1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; mysystem_nios2_rf_ram_b.mif                ; M9K_X27_Y17_N0                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram|altsyncram_7cg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 2048         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536 ; 2048                        ; 32                          ; --                          ; --                          ; 65536               ; 8    ; mysystem_onchip.hex                        ; M9K_X15_Y13_N0, M9K_X15_Y15_N0, M9K_X15_Y14_N0, M9K_X27_Y15_N0, M9K_X27_Y10_N0, M9K_X27_Y12_N0, M9K_X27_Y13_N0, M9K_X27_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_b_module:mysystem_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_gfg1:auto_generated|ALTSYNCRAM                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_register_bank_a_module:mysystem_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_ffg1:auto_generated|ALTSYNCRAM                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;8;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;16;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;
;24;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)    ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;(11011110101011011011111011101111) (170526875) (-559038737) (-2-1-5-2-4-1-1-1)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ov7670_debug|mysystem:u0|mysystem_nios2:nios2|mysystem_nios2_nios2_oci:the_mysystem_nios2_nios2_oci|mysystem_nios2_nios2_ocimem:the_mysystem_nios2_nios2_ocimem|mysystem_nios2_ociram_sp_ram_module:mysystem_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2m81:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(01011000011100001110100001010000) (886680472) (1483794512) (5870E850)    ;(11000111101000110010101100001101) (1562782229) (-945607923) (-3-8-5-12-13-4-15-3)   ;(01101111100000101101100011111101) (-701896569) (1870846205) (6F82D8FD)   ;(01000000101110110011100000011001) (-2090849617) (1086011417) (40BB3819)   ;(00000011110000001011010001110011) (360132163) (62960755) (3C0B473)   ;(10001111000101101100111100110000) (370220624) (-1894330576) (-70-14-9-30-130)   ;(11010111000010000011011000001011) (-780777469) (-687327733) (-2-8-15-7-12-9-15-5)   ;(10001000000011110011011011011100) (-331693500) (-2012268836) (-7-7-150-12-9-2-4)   ;
;8;(11010001101000100111010111110000) (-1332337724) (-777882128) (-2-14-5-13-8-10-10)    ;(01011001010001001110000001010011) (973676475) (1497686099) (5944E053)   ;(11000001001100010011101001010011) (926391937) (-1053738413) (-3-14-12-14-12-5-10-13)   ;(01001100101100001100010101011001) (-693341117) (1286653273) (4CB0C559)   ;(01010010100011001101001000001001) (95667363) (1384960521) (528CD209)   ;(00011110110101101101000111000010) (-629416594) (517394882) (1ED6D1C2)   ;(00111111111000110111100011001001) (-819260281) (1071872201) (3FE378C9)   ;(10101010000110111001101011001000) (-423578822) (-1441031480) (-5-5-14-4-6-5-3-8)   ;
;16;(00110001110100110111010011110000) (1869705064) (835941616) (31D374F0)    ;(10111110011000011110110001000100) (2000071974) (-1100878780) (-4-1-9-14-1-3-11-12)   ;(00101100011110100001000001000011) (1141442807) (746197059) (2C7A1043)   ;(00100110010000010001001001011110) (325243840) (641798750) (2641125E)   ;(00001100010001101110000111101001) (1421560751) (205971945) (C46E1E9)   ;(10011000011000001111010011000011) (1694845469) (-1738476349) (-6-7-9-150-11-3-13)   ;(11011001100110000000110001000101) (-336804377) (-644346811) (-2-6-6-7-15-3-11-11)   ;(10000101000000000101101011100101) (-835271489) (-2063574299) (-7-10-15-15-10-5-1-11)   ;
;24;(10110001010101101101100111001011) (495260583) (-1319708213) (-4-14-10-9-2-6-3-5)    ;(10001010010100110010000111000011) (-110706131) (-1974263357) (-7-5-10-12-13-14-3-13)   ;(10110110000000111110110100101011) (970472323) (-1241256661) (-4-9-15-12-1-2-13-5)   ;(00101010000111101011001110100000) (912564344) (706655136) (2A1EB3A0)   ;(11110100101101111011100010001011) (-1322043565) (-189286261) (-11-4-8-4-7-7-5)   ;(10100001110011100110100101001111) (-1466829613) (-1580308145) (-5-14-3-1-9-6-11-1)   ;(01000110100111010011100000010001) (-1500249627) (1184708625) (469D3811)   ;(00100001100001010010010000001011) (-153745283) (562373643) (2185240B)   ;
;32;(10100111010001011110101100111110) (-908928654) (-1488590018) (-5-8-11-10-1-4-12-2)    ;(00111101001011001110100111001001) (-1076769881) (1026353609) (3D2CE9C9)   ;(11100100111110000111110001100100) (993265662) (-453477276) (-1-110-7-8-3-9-12)   ;(01001110010001110011101101100110) (-525848102) (1313291110) (4E473B66)   ;(11110010010110101111010111100110) (-1551205032) (-228919834) (-13-10-50-10-1-10)   ;(01011011111100001011101001011100) (1226651486) (1542503004) (5BF0BA5C)   ;(11011001111101111001001111101110) (-307098726) (-638086162) (-2-60-8-6-12-1-2)   ;(10100101010000010000001100100100) (-1110092686) (-1522466012) (-5-10-11-14-15-12-13-12)   ;
;40;(00101001100011010000110100100101) (848239149) (697109797) (298D0D25)    ;(11100110000001000000001011000011) (1118190821) (-435944765) (-1-9-15-11-15-13-3-13)   ;(10010111000100110010011001111001) (1369296337) (-1760352647) (-6-8-14-12-13-9-8-7)   ;(10111100110110011000100101111011) (1836010443) (-1126594181) (-4-3-2-6-7-6-8-5)   ;(10000010101000000011100011110101) (-1085292469) (-2103428875) (-7-13-5-15-12-70-11)   ;(00100000000111001011111101000101) (-287829791) (538754885) (201CBF45)   ;(11111110011011001110100101011000) (-144613250) (-26416808) (-1-9-3-1-6-10-8)   ;(11000011011010001101111111011111) (1144314551) (-1016537121) (-3-12-9-7-20-2-1)   ;
;48;(01101010001111111000111011110111) (-1224743577) (1782550263) (6A3F8EF7)    ;(10000011001101101000101000000001) (-1019821833) (-2093577727) (-7-12-12-9-7-5-15-15)   ;(01100101100101110110101001101010) (-1896785792) (1704421994) (65976A6A)   ;(10000010000111001111101010111111) (-1128151557) (-2112030017) (-7-13-14-30-5-4-1)   ;(00100000101111011100100011011111) (-237622959) (549308639) (20BDC8DF)   ;(01100000110110010111100101010010) (1918790874) (1624865106) (60D97952)   ;(01110011100000011001011000101000) (-102137894) (1937872424) (73819628)   ;(01100111010000000111000011010001) (-1722380623) (1732276433) (674070D1)   ;
;56;(11111100000101010101110101111001) (-372521207) (-65708679) (-3-14-10-10-2-8-7)    ;(11010011101001000000100010110001) (-1131806221) (-744224591) (-2-12-5-11-15-7-4-15)   ;(10111111110111110010110010001000) (2137332078) (-1075893112) (-40-20-13-3-7-8)   ;(00100010101000101111110011100000) (-44390956) (581106912) (22A2FCE0)   ;(00000001111001111100010100000101) (171742405) (31966469) (1E7C505)   ;(11100011111001111000101110100000) (888895156) (-471364704) (-1-12-1-8-7-4-60)   ;(10100000010010011110001101000011) (-1607932627) (-1605770429) (-5-15-11-6-1-12-11-13)   ;(11000000111100011011000001010101) (886486939) (-1057902507) (-3-150-14-4-15-10-11)   ;
;64;(10000111011111100001111011110001) (-597909473) (-2021777679) (-7-8-8-1-14-10-15)    ;(11001010100001110001111110100101) (2053774459) (-897114203) (-3-5-7-8-140-5-11)   ;(00100101101010110011111010000101) (257669909) (631979653) (25AB3E85)   ;(11111001111101001011100000100010) (-602643736) (-101402590) (-60-11-4-7-13-14)   ;(10010000101010101101001110011010) (717224798) (-1867852902) (-6-15-5-5-2-12-6-6)   ;(00001000111101011110010001001100) (1075362114) (150332492) (8F5E44C)   ;(00111001110100010010110011001110) (-1425708276) (970009806) (39D12CCE)   ;(10000000111100101110110101101111) (-1260760277) (-2131563153) (-7-150-13-1-2-9-1)   ;
;72;(01101010001010011011011111010110) (-1230117218) (1781118934) (6A29B7D6)    ;(10001011100100010011110011110101) (8909531) (-1953415947) (-7-4-6-14-12-30-11)   ;(01100011100000010101111010001000) (-2102193734) (1669422728) (63815E88)   ;(00111011010110011000111001110011) (-1263627429) (995724915) (3B598E73)   ;(01110011101111111010010111010100) (-84728220) (1941939668) (73BFA5D4)   ;(01110111110000001001110011100011) (317665399) (2009111779) (77C09CE3)   ;(10000011100110100100000001111011) (-988886661) (-2087042949) (-7-12-6-5-11-15-8-5)   ;(01100100001100110111001100001011) (-2027779531) (1681093387) (6433730B)   ;
;80;(01000100001010000100111100100100) (-1735436204) (1143492388) (44284F24)    ;(11110101110101010111011000101110) (-1212504722) (-170559954) (-10-2-10-8-9-13-2)   ;(10110110010111010110001101101101) (996967425) (-1235393683) (-4-9-10-2-9-12-9-3)   ;(11010001110001111000011010111000) (-1321107214) (-775453000) (-2-14-3-8-7-9-4-8)   ;(11110011110010001101001011110101) (-1415626413) (-204942603) (-12-3-7-2-130-11)   ;(00110101011011011100010101011000) (-2056592062) (896386392) (356DC558)   ;(01011001000101110111001011101011) (958187705) (1494708971) (591772EB)   ;(01111001111000001111110110110100) (727725720) (2044788148) (79E0FDB4)   ;
;88;(11101000100100110010111101011001) (1561817049) (-393007271) (-1-7-6-12-130-10-7)    ;(00100101100111010001000010001010) (252242916) (631050378) (259D108A)   ;(10111011010101111010011111111000) (1695429638) (-1151883272) (-4-4-10-8-5-80-8)   ;(01001000001001011110001110111100) (-1136121974) (1210442684) (4825E3BC)   ;(01010010110011110100010100100010) (116158794) (1389315362) (52CF4522)   ;(01111001111001000011000101101011) (728579609) (2044997995) (79E4316B)   ;(10001100000011010110000000000100) (67933170) (-1945280508) (-7-3-15-2-9-15-15-12)   ;(10100111010101001110000100011000) (-905133702) (-1487609576) (-5-8-10-11-1-14-14-8)   ;
;96;(01001110001010000001110010100010) (-535467406) (1311251618) (4E281CA2)    ;(11111011101111001000000110011010) (-420677146) (-71532134) (-4-4-3-7-14-6-6)   ;(01001010111011100111011001000000) (-874010548) (1257141824) (4AEE7640)   ;(01111101001100110011111001100011) (1072186199) (2100510307) (7D333E63)   ;(10110001010110101010101010011100) (496231104) (-1319458148) (-4-14-10-5-5-5-6-4)   ;(01001111010000111110110000100110) (-426717602) (1329851430) (4F43EC26)   ;(00011110110001110001110001110101) (-633351131) (516365429) (1EC71C75)   ;(10001000001101101101011111111111) (-319773057) (-2009671681) (-7-7-12-9-2-80-1)   ;
;104;(00000011101111110011000101011001) (357630531) (62861657) (3BF3159)    ;(01100100111111101001001011100011) (-1964939601) (1694405347) (64FE92E3)   ;(10010110011110100000001101100001) (1301074707) (-1770388639) (-6-9-8-5-15-12-9-15)   ;(01010010110100111001001011000001) (117227653) (1389597377) (52D392C1)   ;(11101101100100011100101110001001) (2061535129) (-309212279) (-1-2-6-14-3-4-7-7)   ;(01010111011011001100100101111011) (585660925) (1466747259) (576CC97B)   ;(01101011001111111111101101101010) (-1124675392) (1799355242) (6B3FFB6A)   ;(00110101110100100100100010100001) (-2025490351) (902973601) (35D248A1)   ;
;112;(11111001000001000101111001000000) (-676720700) (-117154240) (-6-15-11-10-1-120)    ;(01100111111011000010101000010100) (-1669425920) (1743530516) (67EC2A14)   ;(11000110101010001101001110110100) (1464308478) (-962014284) (-3-9-5-7-2-12-4-12)   ;(00100001010110111111101110000110) (-168191690) (559676294) (215BFB86)   ;(11000110100111000001111101100110) (1459174360) (-962846874) (-3-9-6-3-140-9-10)   ;(01000010010001001101010101101101) (-1926331093) (1111807341) (4244D56D)   ;(00011011001110010010100011110011) (-978742933) (456730867) (1B3928F3)   ;(01110011000110100010001000110110) (-136029878) (1931092534) (731A2236)   ;
;120;(00111000110101111000101100100111) (-1524229145) (953649959) (38D78B27)    ;(00000101100111001001001001001000) (547111110) (94147144) (59C9248)   ;(01011111100001111010010001001010) (1594238464) (1602724938) (5F87A44A)   ;(10101011101001011110110100101110) (-278927674) (-1415189202) (-5-4-5-10-1-2-13-2)   ;(11000000010100100100000001011001) (836596945) (-1068351399) (-3-15-10-13-11-15-10-7)   ;(10011000000010101011101101110010) (1667208728) (-1744127118) (-6-7-15-5-4-4-8-14)   ;(01110100001101111100100111110101) (-26706179) (1949813237) (7437C9F5)   ;(01111110110011101010110001110100) (1221075220) (2127473780) (7ECEAC74)   ;
;128;(11100100010110011101111000101101) (943546573) (-463872467) (-1-11-10-6-2-1-13-3)    ;(01110000001101110001001110000010) (-426839342) (1882657666) (70371382)   ;(10011110010111001001000101101001) (-2003183579) (-1638100631) (-6-1-10-3-6-14-9-7)   ;(11100000000110011110110001110001) (523555679) (-535171983) (-1-15-14-6-1-3-8-15)   ;(10001010100010100010010101001010) (-92904322) (-1970657974) (-7-5-7-5-13-10-11-6)   ;(01011101011010110001111001110101) (1385133517) (1567301237) (5D6B1E75)   ;(10110110100110100001100000100110) (1016119916) (-1231415258) (-4-9-6-5-14-7-13-10)   ;(00011000100101011111010011111010) (-1249594924) (412480762) (1895F4FA)   ;
;136;(11110011010101111100101011001111) (-1452032461) (-212350257) (-12-10-8-3-5-3-1)    ;(11010101001001001000011010101011) (-971707229) (-719026517) (-2-10-13-11-7-9-5-5)   ;(00011110010110011000010001000010) (-668665194) (509183042) (1E598442)   ;(11011000110101001100011100101101) (-417667027) (-657144019) (-2-7-2-11-3-8-13-3)   ;(11111000100101110011111101011111) (-732140241) (-124305569) (-7-6-8-120-10-1)   ;(01111101111100000111100001000100) (1131623160) (2112911428) (7DF07844)   ;(01100000001111000000001110000110) (1869517958) (1614545798) (603C0386)   ;(01011111101001001000110011010000) (1603622672) (1604619472) (5FA48CD0)   ;
;144;(01111101101011010000101101001110) (1110754572) (2108492622) (7DAD0B4E)    ;(11011000000001100011000101000110) (-481379976) (-670682810) (-2-7-15-9-12-14-11-10)   ;(11011101000001101011000111010101) (18720243) (-586763819) (-2-2-15-9-4-14-2-11)   ;(10100100001011001110101010010011) (-1217128907) (-1540560237) (-5-11-13-3-1-5-6-13)   ;(10010011011111011000100011001010) (1001977478) (-1820489526) (-6-12-8-2-7-7-3-6)   ;(00001100011011101001101000100011) (1433515043) (208575011) (C6E9A23)   ;(10111000000110111101111110100011) (1376463513) (-1206132829) (-4-7-14-4-20-5-13)   ;(00101000000001110111110011110000) (706709064) (671579376) (28077CF0)   ;
;152;(10011010101010111001011110101010) (1917386818) (-1700030550) (-6-5-5-4-6-8-5-6)    ;(10110110010110010111111000110100) (995982934) (-1235648972) (-4-9-10-6-8-1-12-12)   ;(01000011011011111100110100101011) (-1813737195) (1131400491) (436FCD2B)   ;(10111110100011111110001111100001) (2013467611) (-1097866271) (-4-1-70-1-12-1-15)   ;(11011010111010000000110000101111) (-210804425) (-622326737) (-2-5-1-7-15-3-13-1)   ;(11101001010110111000000111100110) (1643890264) (-379878938) (-1-6-10-4-7-14-1-10)   ;(01110110011111110111101100011011) (195224489) (1988066075) (767F7B1B)   ;(00100011110100100001100100001101) (69447119) (600971533) (23D2190D)   ;
;160;(11011011110100010011101110010010) (-118574860) (-607044718) (-2-4-2-14-12-4-6-14)    ;(10111010000001001011110011101101) (1570842225) (-1174094611) (-4-5-15-11-4-3-1-3)   ;(11000101100110101011010010101001) (1358689065) (-979716951) (-3-10-6-5-4-11-5-7)   ;(11010001100011001101100101111010) (-1339655910) (-779298438) (-2-14-7-3-2-6-8-6)   ;(11111101110010011110111011111001) (-215410407) (-37097735) (-2-3-6-1-10-7)   ;(11100101110100110100001100011011) (1081830951) (-439139557) (-1-10-2-12-11-12-14-5)   ;(00110110000101000101110110111010) (-1984877920) (907304378) (36145DBA)   ;(00111000000110010000000111111101) (-1583733817) (941163005) (381901FD)   ;
;168;(00101011100001001010001100011101) (1046154139) (730112797) (2B84A31D)    ;(01010110110100111011100000110101) (517250417) (1456715829) (56D3B835)   ;(10000010110110000011101001001111) (-1069291717) (-2099758513) (-7-13-2-7-12-5-11-1)   ;(01010010000111010010101110011010) (59741984) (1377643418) (521D2B9A)   ;(00000010001001000101100100011010) (211054432) (35936538) (224591A)   ;(10000000110101111110101001010000) (-1269561716) (-2133333424) (-7-15-2-8-1-5-110)   ;(01001001100000010101111010101100) (-1007226394) (1233215148) (49815EAC)   ;(10011100100000010111011111100010) (2104946908) (-1669236766) (-6-3-7-14-8-8-1-14)   ;
;176;(11011000001111000001011100011101) (-465797047) (-667150563) (-2-7-12-3-14-8-14-3)    ;(10000010110101001110100010010100) (-1070162610) (-2099976044) (-7-13-2-11-1-7-6-12)   ;(00101101101001111010001011001111) (1256754021) (765960911) (2DA7A2CF)   ;(10101110000010000010111100000101) (-28266725) (-1375195387) (-5-1-15-7-130-15-11)   ;(11101010100001000111111010100111) (1758266765) (-360415577) (-1-5-7-11-8-1-5-9)   ;(11000101001110100011011011101110) (1328590170) (-986040594) (-3-10-12-5-12-9-1-2)   ;(10010000010001001111111010001101) (685850381) (-1874526579) (-6-15-11-110-1-7-3)   ;(11011010110110110001100011111001) (-216196111) (-623175431) (-2-5-2-4-14-70-7)   ;
;184;(00110110001100010101001000101011) (-1975683539) (909201963) (3631522B)    ;(00101011101011100011011101000110) (1058466210) (732837702) (2BAE3746)   ;(00000010110101111000110110011001) (265706631) (47680921) (2D78D99)   ;(10001110000011100010011101110001) (268096727) (-1911675023) (-7-1-15-1-13-8-8-15)   ;(00101110110100011000100111011011) (1369337437) (785484251) (2ED189DB)   ;(01100011101010101000001011101011) (-2089949591) (1672119019) (63AA82EB)   ;(01110101010000100010100110101111) (77973713) (1967270319) (754229AF)   ;(10100001000100000110001010110101) (-1526232865) (-1592761675) (-5-14-14-15-9-13-4-11)   ;
;192;(11100010100001100001100011100001) (758603859) (-494528287) (-1-13-7-9-14-7-1-15)    ;(11111100101011110011010000000000) (-324146000) (-55626752) (-3-50-12-1200)   ;(11001000101001111111101010101100) (1863932068) (-928515412) (-3-7-5-80-5-5-4)   ;(10111110010101101101100110110000) (1995260528) (-1101604432) (-4-1-10-9-2-6-50)   ;(01111100001111110011000001100011) (975179199) (2084515939) (7C3F3063)   ;(01001101001100110001111100111111) (-632866171) (1295195967) (4D331F3F)   ;(10001100110011101011000101101101) (128203721) (-1932611219) (-7-3-3-1-4-14-9-3)   ;(00101101001101010010101101011101) (1220258239) (758459229) (2D352B5D)   ;
;200;(00001101101101101100110100100010) (1555546442) (230083874) (DB6CD22)    ;(01110100010111111111010110001110) (-14678328) (1952445838) (745FF58E)   ;(11100100010100001100011011010010) (941332840) (-464468270) (-1-11-10-15-3-9-2-14)   ;(01010101011001111010111001010001) (384243473) (1432858193) (5567AE51)   ;(11101100001010101100011000001001) (1929732529) (-332741111) (-1-3-13-5-3-9-15-7)   ;(11111100110011101101000100101000) (-314227330) (-53554904) (-3-3-1-2-14-13-8)   ;(00011001001111111000111010010010) (-1177260074) (423595666) (193F8E92)   ;(01010111000110011010011011001100) (558839666) (1461298892) (5719A6CC)   ;
;208;(00000110010111001101110110110110) (627156666) (106749366) (65CDDB6)    ;(00000100111101001110000111111001) (475160771) (83157497) (4F4E1F9)   ;(10101001010111011000101000011110) (-502989094) (-1453487586) (-5-6-10-2-7-5-14-2)   ;(11010101000101101011111110001110) (-977272866) (-719929458) (-2-10-14-9-40-7-2)   ;(11100011000011010110011100011110) (820452954) (-485660898) (-1-12-15-2-9-8-14-2)   ;(11101011111011101011001011111110) (1890720894) (-336678146) (-1-4-1-1-4-130-2)   ;(10110100100011111101110100001111) (813462287) (-1265640177) (-4-11-70-2-2-15-1)   ;(11110100101101110101110001000110) (-1322121672) (-189309882) (-11-4-8-10-3-11-10)   ;
;216;(01001101100111001001011001010000) (-600370528) (1302107728) (4D9C9650)    ;(11110010110111110101100011011000) (-1510123450) (-220243752) (-13-20-10-7-2-8)   ;(01100111101011001110001101110011) (-1689289381) (1739383667) (67ACE373)   ;(01111100110010101100111000111100) (1020096130) (2093665852) (7CCACE3C)   ;(11110100111100111111010111010101) (-1303005053) (-185338411) (-110-120-10-2-11)   ;(00101011111010011111010110011000) (1077405334) (736753048) (2BE9F598)   ;(11110111100010001001100100001000) (-1035663370) (-142042872) (-8-7-7-6-6-15-8)   ;(11110110011111000010111100000111) (-1140750371) (-159633657) (-9-8-3-130-15-9)   ;
;224;(10001000000010101000010010010001) (-332824613) (-2012576623) (-7-7-15-5-7-11-6-15)    ;(10011100001110010110011111010000) (2080936884) (-1673959472) (-6-3-12-6-9-8-30)   ;(11011000100110110100010011010010) (-436168160) (-660912942) (-2-7-6-4-11-11-2-14)   ;(01111100001000011001100001111100) (967863230) (2082576508) (7C21987C)   ;(01001001010111100000001101110111) (-1020082081) (1230898039) (495E0377)   ;(00011100100010000111000001101101) (-852897141) (478703725) (1C88706D)   ;(10111111000010110100001100100101) (2072347315) (-1089780955) (-40-15-4-11-12-13-11)   ;(01111001111111001100100101000100) (734693560) (2046609732) (79FCC944)   ;
;232;(11111101100011000001110110000001) (-234761177) (-41149055) (-2-7-3-14-2-7-15)    ;(11110100111100010110100010101110) (-1303513522) (-185505618) (-110-14-9-7-5-2)   ;(11001111011001111110011101010001) (-1751046961) (-815274159) (-30-9-8-1-8-10-15)   ;(01110101100100000111101100010110) (101624482) (1972402966) (75907B16)   ;(11011000010110011100011111000001) (-456466781) (-665204799) (-2-7-10-6-3-8-3-15)   ;(00000101111011110010111000000010) (573627002) (99560962) (5EF2E02)   ;(00011111010110000000001011001001) (-568965985) (525861577) (1F5802C9)   ;(10001100101101001001001010001011) (119784379) (-1934323061) (-7-3-4-11-6-13-7-5)   ;
;240;(00011001111001100101101101011111) (-1123511759) (434527071) (19E65B5F)    ;(10011100001110110111101110101011) (2081348819) (-1673823317) (-6-3-12-4-8-4-5-5)   ;(00100010101111001000110101111101) (-37860721) (582782333) (22BC8D7D)   ;(00000011101010100000111001011111) (352407137) (61476447) (3AA0E5F)   ;(01111101001101011111010011111111) (1072921433) (2100688127) (7D35F4FF)   ;(11100101001000001000101001101110) (1027294674) (-450852242) (-1-10-13-15-7-5-9-2)   ;(01000100111111011101010001110111) (-1670131481) (1157485687) (44FDD477)   ;(01110100101010000001111100011100) (9566490) (1957175068) (74A81F1C)   ;
;248;(01101001001101101101010011110001) (-1326898583) (1765201137) (6936D4F1)    ;(00110111010111111100001010100010) (-1862193350) (929022626) (375FC2A2)   ;(00100010101000000111111100100110) (-44889850) (580943654) (22A07F26)   ;(01110000000111000001101001001101) (-435435829) (1880889933) (701C1A4D)   ;(10101111010011010010010101010111) (92928397) (-1353898665) (-50-11-2-13-10-10-9)   ;(10111010110010000101101010000010) (1631761072) (-1161274750) (-4-5-3-7-10-5-7-14)   ;(00101001110011111111011000000010) (868805706) (701494786) (29CFF602)   ;(00111110000101111100110010101011) (-984188339) (1041747115) (3E17CCAB)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ov7670_debug|mysystem:u0|mysystem_onchip:onchip|altsyncram:the_altsyncram|altsyncram_7cg1:auto_generated|ALTSYNCRAM                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000010000000000000000110100) (20000064) (4194356) (400034)    ;(00001000010010000000100000010100) (1022004024) (138938388) (8480814)   ;(00001000000000000110100000111010) (1000064072) (134244410) (800683A)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000110110000000000000000110100) (660000064) (113246260) (6C00034)    ;(11011110110100000000000000010100) (181189542) (-556793836) (-2-1-2-15-15-15-14-12)   ;(00000110100000000000000000110100) (640000064) (109051956) (6800034)   ;(11010110101011000001011100010100) (-829797058) (-693364972) (-2-9-5-3-14-8-14-12)   ;(00000000100000000000000000110100) (40000064) (8388660) (800034)   ;(00010000100011000111011100010100) (2043073424) (277640980) (108C7714)   ;(00000000110000000000000000110100) (60000064) (12582964) (C00034)   ;(00011000110011000111101100010100) (-1231891872) (416054036) (18CC7B14)   ;
;16;(00010000110000000000001100100110) (2060001446) (281019174) (10C00326)    ;(00010000000000000000000000010101) (2000000025) (268435477) (10000015)   ;(00010000100000000000000100000100) (2040000404) (276824324) (10800104)   ;(00010000111111111111110100110110) (2077776466) (285211958) (10FFFD36)   ;(00000000000000101000000010000000) (500200) (163968) (28080)   ;(00000000000000101000111101000000) (507500) (167744) (28F40)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;(11011110111111111111101100000100) (194964922) (-553649404) (-2-1000-4-15-12)   ;
;24;(11011111110000000000010000010101) (277191543) (-541064171) (-20-3-15-15-11-14-11)    ;(11011111000000000000001100010101) (217190943) (-553647339) (-20-15-15-15-12-14-11)   ;(11011111000000000000001100000100) (217190922) (-553647356) (-20-15-15-15-12-15-12)   ;(11100000001111111111110110001101) (534966133) (-532677235) (-1-15-1200-2-7-3)   ;(00000001000000000000000110110100) (100000664) (16777652) (10001B4)   ;(00100001000001101010000000000100) (-193447292) (554082308) (2106A004)   ;(00000000000010111000100000111010) (2704072) (755770) (B883A)   ;(00000000000000100010010011000000) (422300) (140480) (224C0)   ;
;32;(00000001000000000000010010000100) (100002204) (16778372) (1000484)    ;(00000001010000000010000000000100) (120020004) (20979716) (1402004)   ;(00000000000000100010111101000000) (427500) (143168) (22F40)   ;(00010000100000000011111111001100) (2040037714) (276840396) (10803FCC)   ;(00010000000001010000000000111010) (2001200072) (268763194) (1005003A)   ;(00010000000000000000001100011110) (2000001436) (268436254) (1000031E)   ;(00000000100000000000000001000100) (40000104) (8388676) (800044)   ;(11100000101111111111111100010101) (574966943) (-524288235) (-1-15-4000-14-11)   ;
;40;(00000000000000000101100000000110) (54006) (22534) (5806)    ;(00000001001100001101010000010100) (114152024) (19977236) (130D414)   ;(00000000000000101001011111000000) (513700) (169920) (297C0)   ;(00000001000000000000001011000100) (100001304) (16777924) (10002C4)   ;(00000000000000100011011111000000) (433700) (145344) (237C0)   ;(11100000101111111111111000000101) (574966523) (-524288507) (-1-15-400-1-15-11)   ;(00000001000000000000001010000100) (100001204) (16777860) (1000284)   ;(00000000000000100011011111000000) (433700) (145344) (237C0)   ;
;48;(11100000101111111111111001000101) (574966623) (-524288443) (-1-15-400-1-11-11)    ;(11100000101111111111111001000011) (574966621) (-524288445) (-1-15-400-1-11-13)   ;(00010000100000000001110111100000) (2040016740) (276831712) (10801DE0)   ;(00010000000001111000100000111010) (2001704072) (268929082) (1007883A)   ;(11100000101111111111111000000011) (574966521) (-524288509) (-1-15-400-1-15-13)   ;(00010000100000000000100001100000) (2040004140) (276826208) (10800860)   ;(00011000100001000111000000111010) (-1253897224) (411332666) (1884703A)   ;(00010000100000000011111111001100) (2040037714) (276840396) (10803FCC)   ;
;56;(00010000000001010000000000111010) (2001200072) (268763194) (1005003A)    ;(00010000000000000001110100011110) (2000016436) (268442910) (10001D1E)   ;(00000000100000000000000001000100) (40000104) (8388676) (800044)   ;(11100000101111111111110100000101) (574965923) (-524288763) (-1-15-400-2-15-11)   ;(11100000001111111111110110001101) (534966133) (-532677235) (-1-15-1200-2-7-3)   ;(00000000000000000001010100000110) (12406) (5382) (1506)   ;(11100000101111111111110110001011) (574966131) (-524288629) (-1-15-400-2-7-5)   ;(00000000110000000000000000110100) (60000064) (12582964) (C00034)   ;
;64;(00011000110010111011101100000100) (-1232231892) (416004868) (18CBBB04)    ;(00010000100001011000100000111010) (2041304072) (277186618) (1085883A)   ;(00010000110001011000100000111010) (2061304072) (281380922) (10C5883A)   ;(00010000100000000000000000000011) (2040000003) (276824067) (10800003)   ;(00010001000000000011111111001100) (2100037714) (285229004) (11003FCC)   ;(11100000101111111111110110001011) (574966131) (-524288629) (-1-15-400-2-7-5)   ;(00000000110000000000000000110100) (60000064) (12582964) (C00034)   ;(00011000110010111011101100000100) (-1232231892) (416004868) (18CBBB04)   ;
;72;(00010000100001011000100000111010) (2041304072) (277186618) (1085883A)    ;(00010000110001011000100000111010) (2061304072) (281380922) (10C5883A)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(00010000100000000000000000000011) (2040000003) (276824067) (10800003)   ;(00010001010000000011111111001100) (2120037714) (289423308) (11403FCC)   ;(00000000000000100010111101000000) (427500) (143168) (22F40)   ;(00000001000000011111010000000100) (100372004) (16905220) (101F404)   ;(00000000000000101001011111000000) (513700) (169920) (297C0)   ;
;80;(11100000101111111111110110001011) (574966131) (-524288629) (-1-15-400-2-7-5)    ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(11100000101111111111110110001101) (574966133) (-524288627) (-1-15-400-2-7-3)   ;(11100000101111111111110110001011) (574966131) (-524288629) (-1-15-400-2-7-5)   ;(00010000100000000001000100110000) (2040010460) (276828464) (10801130)   ;(00010000001111111110100000011110) (2017764036) (272623646) (103FE81E)   ;(00000000000000000010100000000110) (24006) (10246) (2806)   ;(11100000101111111111111001000011) (574966621) (-524288445) (-1-15-400-1-11-13)   ;
;88;(00010000100000000001110110100000) (2040016640) (276831648) (10801DA0)    ;(00010000000001111000100000111010) (2001704072) (268929082) (1007883A)   ;(11100000101111111111111000000011) (574966521) (-524288509) (-1-15-400-1-15-13)   ;(00010000100000000001110011100000) (2040016340) (276831456) (10801CE0)   ;(00011000100001000111000000111010) (-1253897224) (411332666) (1884703A)   ;(00010000100000000011111111001100) (2040037714) (276840396) (10803FCC)   ;(00010000000001010000000000111010) (2001200072) (268763194) (1005003A)   ;(00010000000000000001110100011110) (2000016436) (268442910) (10001D1E)   ;
;96;(00000000100000000000000010000100) (40000204) (8388740) (800084)    ;(11100000101111111111110100000101) (574965923) (-524288763) (-1-15-400-2-15-11)   ;(11100000001111111111110110001101) (534966133) (-532677235) (-1-15-1200-2-7-3)   ;(00000000000000000001010100000110) (12406) (5382) (1506)   ;(11100000101111111111110110001011) (574966131) (-524288629) (-1-15-400-2-7-5)   ;(00000000110000000000000000110100) (60000064) (12582964) (C00034)   ;(00011000110010111101110100000100) (-1232210892) (416013572) (18CBDD04)   ;(00010000100001011000100000111010) (2041304072) (277186618) (1085883A)   ;
;104;(00010000110001011000100000111010) (2061304072) (281380922) (10C5883A)    ;(00010000100000000000000000000011) (2040000003) (276824067) (10800003)   ;(00010001000000000011111111001100) (2100037714) (285229004) (11003FCC)   ;(11100000101111111111110110001011) (574966131) (-524288629) (-1-15-400-2-7-5)   ;(00000000110000000000000000110100) (60000064) (12582964) (C00034)   ;(00011000110010111101110100000100) (-1232210892) (416013572) (18CBDD04)   ;(00010000100001011000100000111010) (2041304072) (277186618) (1085883A)   ;(00010000110001011000100000111010) (2061304072) (281380922) (10C5883A)   ;
;112;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)    ;(00010000100000000000000000000011) (2040000003) (276824067) (10800003)   ;(00010001010000000011111111001100) (2120037714) (289423308) (11403FCC)   ;(00000000000000100010111101000000) (427500) (143168) (22F40)   ;(00000001000000011111010000000100) (100372004) (16905220) (101F404)   ;(00000000000000101001011111000000) (513700) (169920) (297C0)   ;(11100000101111111111110110001011) (574966131) (-524288629) (-1-15-400-2-7-5)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;
;120;(11100000101111111111110110001101) (574966133) (-524288627) (-1-15-400-2-7-3)    ;(11100000101111111111110110001011) (574966131) (-524288629) (-1-15-400-2-7-5)   ;(00010000100000000001110011110000) (2040016360) (276831472) (10801CF0)   ;(00010000001111111110100000011110) (2017764036) (272623646) (103FE81E)   ;(00000000000000000000001000000110) (1006) (518) (206)   ;(00000000101111111111111111000100) (57777704) (12582852) (BFFFC4)   ;(11100000101111111111110100000101) (574965923) (-524288763) (-1-15-400-2-15-11)   ;(11100000101111111111110100000011) (574965921) (-524288765) (-1-15-400-2-15-13)   ;
;128;(11100000101111111111111100010101) (574966943) (-524288235) (-1-15-4000-14-11)    ;(11100000101111111111111100010111) (574966945) (-524288233) (-1-15-4000-14-9)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111111100000100) (194966922) (-553648380) (-2-10000-15-12)   ;
;136;(11011111000000000000000000010101) (217189543) (-553648107) (-20-15-15-15-15-14-11)    ;(11011000001110011000100000111010) (-466506410) (-667318214) (-2-7-12-6-7-7-12-6)   ;(00000000100101000001010100000100) (45012404) (9704708) (941504)   ;(00010000100000000000000000100011) (2040000043) (276824099) (10800023)   ;(00010000100000000000000010001100) (2040000214) (276824204) (1080008C)   ;(00010000100000000000000001001000) (2040000110) (276824136) (10800048)   ;(00010000001111111111101100011110) (2017775436) (272628510) (103FFB1E)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;
;144;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)    ;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111101100000100) (194964922) (-553649404) (-2-1000-4-15-12)   ;(11011111110000000000010000010101) (277191543) (-541064171) (-20-3-15-15-11-14-11)   ;(11011111000000000000001100010101) (217190943) (-553647339) (-20-15-15-15-12-14-11)   ;(11011111000000000000001100000100) (217190922) (-553647356) (-20-15-15-15-12-15-12)   ;(11100001001111111111111000010101) (634966543) (-515899883) (-1-14-1200-1-14-11)   ;
;152;(11100001011111111111111100000101) (654966923) (-511705339) (-1-14-8000-15-11)    ;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)   ;(00010000100001011000100000111010) (2041304072) (277186618) (1085883A)   ;(00010000100001011000100000111010) (2041304072) (277186618) (1085883A)   ;(00010000000001111000100000111010) (2001704072) (268929082) (1007883A)   ;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)   ;(00011000100010111000100000111010) (-1252263224) (411797562) (188B883A)   ;(00000001000000001011111011110100) (100137364) (16826100) (100BEF4)   ;
;160;(00100001001111000010000000000100) (-177947292) (557588484) (213C2004)    ;(00000000000000100111111110000000) (477600) (163712) (27F80)   ;(00010000101111111111111111000100) (2057777704) (281018308) (10BFFFC4)   ;(11100000101111111111110100010101) (574965943) (-524288747) (-1-15-400-2-14-11)   ;(11100000101111111111110100010111) (574965945) (-524288745) (-1-15-400-2-14-9)   ;(00010000110000000011111111001100) (2060037714) (281034700) (10C03FCC)   ;(00000000100101000001010000000100) (45012004) (9704452) (941404)   ;(00010000110000000000000000100101) (2060000045) (281018405) (10C00025)   ;
;168;(11100000101111111111110100010111) (574965945) (-524288745) (-1-15-400-2-14-9)    ;(00010000101111111100000000001100) (2057740014) (281001996) (10BFC00C)   ;(00010000000001001101001000111010) (2001151072) (268751418) (1004D23A)   ;(00010000000001111000100000111010) (2001704072) (268929082) (1007883A)   ;(00000000100101000001010001000100) (45012104) (9704516) (941444)   ;(00010000110000000000000000100101) (2060000045) (281018405) (10C00025)   ;(11100000101111111111111100000011) (574966921) (-524288253) (-1-15-4000-15-13)   ;(00010000100000000000000001011000) (2040000130) (276824152) (10800058)   ;
;176;(00010000000000000000010000011110) (2000002036) (268436510) (1000041E)    ;(00000000110101000001010010000100) (65012204) (13898884) (D41484)   ;(00000000100000000011000000000100) (40030004) (8400900) (803004)   ;(00011000100000000000000000100101) (-1254967251) (411041829) (18800025)   ;(00000000000000000000001100000110) (1406) (774) (306)   ;(00000000110101000001010010000100) (65012204) (13898884) (D41484)   ;(00000000100000000010000000000100) (40020004) (8396804) (802004)   ;(00011000100000000000000000100101) (-1254967251) (411041829) (18800025)   ;
;184;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)    ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111110000000100) (194965522) (-553649148) (-2-1000-3-15-12)   ;(11011111110000000000001100010101) (277190943) (-541064427) (-20-3-15-15-12-14-11)   ;(11011111000000000000001000010101) (217190543) (-553647595) (-20-15-15-15-13-14-11)   ;
;192;(11011111000000000000001000000100) (217190522) (-553647612) (-20-15-15-15-13-15-12)    ;(11100001001111111111111000000101) (634966523) (-515899899) (-1-14-1200-1-15-11)   ;(11100001011111111111111100000101) (654966923) (-511705339) (-1-14-8000-15-11)   ;(00000000000000100010000111000000) (420700) (139712) (221C0)   ;(00000000110101000001010011000100) (65012304) (13898948) (D414C4)   ;(00000000100000000001000010000100) (40010204) (8392836) (801084)   ;(00011000100000000000000000100101) (-1254967251) (411041829) (18800025)   ;(00000000110101000001010100000100) (65012404) (13899012) (D41504)   ;
;200;(00000000100000000010010000000100) (40022004) (8397828) (802404)    ;(00011000100000000000000000100101) (-1254967251) (411041829) (18800025)   ;(00000000000000100010000111000000) (420700) (139712) (221C0)   ;(11100000111111111111111000000011) (594966521) (-520094205) (-1-15000-1-15-13)   ;(00000000100101000001010011000100) (45012304) (9704644) (9414C4)   ;(00010000110000000000000000100101) (2060000045) (281018405) (10C00025)   ;(00000000110101000001010100000100) (65012404) (13899012) (D41504)   ;(00000000100000000000010000000100) (40002004) (8389636) (800404)   ;
;208;(00011000100000000000000000100101) (-1254967251) (411041829) (18800025)    ;(00000000000000100010000111000000) (420700) (139712) (221C0)   ;(11100000111111111111111100000011) (594966921) (-520093949) (-1-150000-15-13)   ;(00000000100101000001010011000100) (45012304) (9704644) (9414C4)   ;(00010000110000000000000000100101) (2060000045) (281018405) (10C00025)   ;(00000000110101000001010100000100) (65012404) (13899012) (D41504)   ;(00000000100000000001010000000100) (40012004) (8393732) (801404)   ;(00011000100000000000000000100101) (-1254967251) (411041829) (18800025)   ;
;216;(00000000000000100010000111000000) (420700) (139712) (221C0)    ;(00000000000001011000100000111010) (1304072) (362554) (5883A)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111110100000100) (194965922) (-553648892) (-2-1000-2-15-12)   ;
;224;(11011111110000000000001000010101) (277190543) (-541064683) (-20-3-15-15-13-14-11)    ;(11011111000000000000000100010101) (217189943) (-553647851) (-20-15-15-15-14-14-11)   ;(11011111000000000000000100000100) (217189922) (-553647868) (-20-15-15-15-14-15-12)   ;(11100001001111111111111100000101) (634966923) (-515899643) (-1-14-12000-15-11)   ;(00000000000000100010000111000000) (420700) (139712) (221C0)   ;(00000000110101000001010011000100) (65012304) (13898948) (D414C4)   ;(00000000100000000001000010000100) (40010204) (8392836) (801084)   ;(00011000100000000000000000100101) (-1254967251) (411041829) (18800025)   ;
;232;(00000000110101000001010100000100) (65012404) (13899012) (D41504)    ;(00000000100000000010010000000100) (40022004) (8397828) (802404)   ;(00011000100000000000000000100101) (-1254967251) (411041829) (18800025)   ;(00000000000000100010000111000000) (420700) (139712) (221C0)   ;(11100000111111111111111100000011) (594966921) (-520093949) (-1-150000-15-13)   ;(00000000100101000001010011000100) (45012304) (9704644) (9414C4)   ;(00010000110000000000000000100101) (2060000045) (281018405) (10C00025)   ;(00000000110101000001010100000100) (65012404) (13899012) (D41504)   ;
;240;(00000000100000000001010000000100) (40012004) (8393732) (801404)    ;(00011000100000000000000000100101) (-1254967251) (411041829) (18800025)   ;(00000000000000100010000111000000) (420700) (139712) (221C0)   ;(00000000110101000001010011000100) (65012304) (13898948) (D414C4)   ;(00000000100000000001000011000100) (40010304) (8392900) (8010C4)   ;(00011000100000000000000000100101) (-1254967251) (411041829) (18800025)   ;(00000000110101000001010100000100) (65012404) (13899012) (D41504)   ;(00000000100000000010010000000100) (40022004) (8397828) (802404)   ;
;248;(00011000100000000000000000100101) (-1254967251) (411041829) (18800025)    ;(00000000000000100010000111000000) (420700) (139712) (221C0)   ;(00000000110101000001010100000100) (65012404) (13899012) (D41504)   ;(00000000100000000001101000000100) (40015004) (8395268) (801A04)   ;(00011000100000000000000000100101) (-1254967251) (411041829) (18800025)   ;(00000000000000100010000111000000) (420700) (139712) (221C0)   ;(00000000100101000001010011000100) (45012304) (9704644) (9414C4)   ;(00010000100000000000000000100011) (2040000043) (276824099) (10800023)   ;
;256;(00010000100000000011111111001100) (2040037714) (276840396) (10803FCC)    ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111101000000100) (194964522) (-553649660) (-2-1000-5-15-12)   ;(11011111110000000000010100010101) (277191943) (-541063915) (-20-3-15-15-10-14-11)   ;
;264;(11011111000000000000010000010101) (217191543) (-553647083) (-20-15-15-15-11-14-11)    ;(11011111000000000000010000000100) (217191522) (-553647100) (-20-15-15-15-11-15-12)   ;(00000000100000000000000010000100) (40000204) (8388740) (800084)   ;(11100000101111111111110001000101) (574965623) (-524288955) (-1-15-400-3-11-11)   ;(00000000000000100000010111000000) (402700) (132544) (205C0)   ;(11100000101111111111110000000101) (574965523) (-524289019) (-1-15-400-3-15-11)   ;(00000000000001011000100000111010) (1304072) (362554) (5883A)   ;(00010000000000000000000000110101) (2000000065) (268435509) (10000035)   ;
;272;(00000001000000001111101000000100) (100175004) (16841220) (100FA04)    ;(00000000000000101001011111000000) (513700) (169920) (297C0)   ;(00000000000001111000100000111010) (1704072) (493626) (7883A)   ;(00000000100000000000000001000100) (40000104) (8388676) (800044)   ;(00011000100000000000000000110101) (-1254967231) (411041845) (18800035)   ;(00000001000000001111101000000100) (100175004) (16841220) (100FA04)   ;(00000000000000101001011111000000) (513700) (169920) (297C0)   ;(11100000101111111111110000000011) (574965521) (-524289021) (-1-15-400-3-15-13)   ;
;280;(00010000100000000000000001011000) (2040000130) (276824152) (10800058)    ;(00010000000000000000010000011110) (2000002036) (268436510) (1000041E)   ;(00000001000000000000000000110100) (100000064) (16777268) (1000034)   ;(00100001000010110101011000000100) (-192314292) (554391044) (210B5604)   ;(00000000000000101001001101000000) (511500) (168768) (29340)   ;(00000000000000000000110100000110) (6406) (3334) (D06)   ;(11100000101111111111110000000011) (574965521) (-524289021) (-1-15-400-3-15-13)   ;(00010000100000000000000010011000) (2040000230) (276824216) (10800098)   ;
;288;(00010000000000000000010000011110) (2000002036) (268436510) (1000041E)    ;(00000001000000000000000000110100) (100000064) (16777268) (1000034)   ;(00100001000010110101111100000100) (-192309892) (554393348) (210B5F04)   ;(00000000000000101001001101000000) (511500) (168768) (29340)   ;(00000000000000000000011000000110) (3006) (1542) (606)   ;(00000001000000000000000000110100) (100000064) (16777268) (1000034)   ;(00100001000010110110100000000100) (-192303292) (554395652) (210B6804)   ;(00000000000000101001001101000000) (511500) (168768) (29340)   ;
;296;(00000000000001011000100000111010) (1304072) (362554) (5883A)    ;(11100000101111111111111100010101) (574966943) (-524288235) (-1-15-4000-14-11)   ;(00000000000000000111111000000110) (77006) (32262) (7E06)   ;(00000001000000000000000000110100) (100000064) (16777268) (1000034)   ;(00100001000010110110111100000100) (-192299892) (554397444) (210B6F04)   ;(00000000000000101001001101000000) (511500) (168768) (29340)   ;(00000001000000000000000000110100) (100000064) (16777268) (1000034)   ;(00100001000010111000010000000100) (-192265292) (554402820) (210B8404)   ;
;304;(00000000000000101001001101000000) (511500) (168768) (29340)    ;(00000001000000000000000000110100) (100000064) (16777268) (1000034)   ;(00100001000010111010000000000100) (-192247292) (554409988) (210BA004)   ;(00000000000000101001001101000000) (511500) (168768) (29340)   ;(00000000000000000000000000000110) (6) (6) (06)   ;(00000000100101000000101000000100) (45005004) (9701892) (940A04)   ;(00010000100000000000000000110111) (2040000067) (276824119) (10800037)   ;(00010000100000000010000000001100) (2040020014) (276832268) (1080200C)   ;
;312;(00010000000001010000000000111010) (2001200072) (268763194) (1005003A)    ;(00010000000000000100011000011110) (2000043036) (268453406) (1000461E)   ;(00000000100101000000100000000100) (45004004) (9701380) (940804)   ;(00010000100000000000000000110111) (2040000067) (276824119) (10800037)   ;(00010000000001111000100000111010) (2001704072) (268929082) (1007883A)   ;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)   ;(00010000110000000000000000000101) (2060000005) (281018373) (10C00005)   ;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)   ;
;320;(00010000100000000000000000000011) (2040000003) (276824067) (10800003)    ;(00010000100000000011111111001100) (2040037714) (276840396) (10803FCC)   ;(00010000100000000001000010011000) (2040010230) (276828312) (10801098)   ;(00010000000000000011101000011110) (2000035036) (268450334) (10003A1E)   ;(00000000100000000000001111110100) (40001764) (8389620) (8003F4)   ;(00010000100100001001000000000100) (2044110004) (277909508) (10909004)   ;(11100000101111111111110100010101) (574965943) (-524288747) (-1-15-400-2-14-11)   ;(00000000000000000000001100000110) (1406) (774) (306)   ;
;328;(11100000101111111111110100010111) (574965945) (-524288745) (-1-15-400-2-14-9)    ;(00010000101111111111111111000100) (2057777704) (281018308) (10BFFFC4)   ;(11100000101111111111110100010101) (574965943) (-524288747) (-1-15-400-2-14-11)   ;(00000000100101000000101000000100) (45005004) (9701892) (940A04)   ;(00010000100000000000000000110111) (2040000067) (276824119) (10800037)   ;(00010000100000000010000000001100) (2040020014) (276832268) (1080200C)   ;(00010000000001001100000000111010) (2001140072) (268746810) (1004C03A)   ;(00010000000000000000001100011110) (2000001436) (268436254) (1000031E)   ;
;336;(11100000101111111111110100010111) (574965945) (-524288745) (-1-15-400-2-14-9)    ;(00010000000001001100000000111010) (2001140072) (268746810) (1004C03A)   ;(00010000001111111111010100011110) (2017772436) (272626974) (103FF51E)   ;(00000000100101000000101000000100) (45005004) (9701892) (940A04)   ;(00010000100000000000000000110111) (2040000067) (276824119) (10800037)   ;(00010000100000000010000000001100) (2040020014) (276832268) (1080200C)   ;(00010000000001010000000000111010) (2001200072) (268763194) (1005003A)   ;(00010000000000000010001100011110) (2000021436) (268444446) (1000231E)   ;
;344;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)    ;(00010000110000000000000001000100) (2060000104) (281018436) (10C00044)   ;(00000000100101000000100000000100) (45004004) (9701380) (940804)   ;(00010000100000000000000000110111) (2040000067) (276824119) (10800037)   ;(00011000100000000000000000000101) (-1254967291) (411041797) (18800005)   ;(00000000100000000000001111110100) (40001764) (8389620) (8003F4)   ;(00010000100100001001000000000100) (2044110004) (277909508) (10909004)   ;(11100000101111111111110100010101) (574965943) (-524288747) (-1-15-400-2-14-11)   ;
;352;(00000000000000000000001100000110) (1406) (774) (306)    ;(11100000101111111111110100010111) (574965945) (-524288745) (-1-15-400-2-14-9)   ;(00010000101111111111111111000100) (2057777704) (281018308) (10BFFFC4)   ;(11100000101111111111110100010101) (574965943) (-524288747) (-1-15-400-2-14-11)   ;(00000000100101000000101000000100) (45005004) (9701892) (940A04)   ;(00010000100000000000000000110111) (2040000067) (276824119) (10800037)   ;(00010000100000000010000000001100) (2040020014) (276832268) (1080200C)   ;(00010000000001001100000000111010) (2001140072) (268746810) (1004C03A)   ;
;360;(00010000000000000000001100011110) (2000001436) (268436254) (1000031E)    ;(11100000101111111111110100010111) (574965945) (-524288745) (-1-15-400-2-14-9)   ;(00010000000001001100000000111010) (2001140072) (268746810) (1004C03A)   ;(00010000001111111111010100011110) (2017772436) (272626974) (103FF51E)   ;(00000000100101000000101000000100) (45005004) (9701892) (940A04)   ;(00010000100000000000000000110111) (2040000067) (276824119) (10800037)   ;(00010000100000000010000000001100) (2040020014) (276832268) (1080200C)   ;(00010000000001010000000000111010) (2001200072) (268763194) (1005003A)   ;
;368;(00010000000000000000011100011110) (2000003436) (268437278) (1000071E)    ;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)   ;(00010000110000000000000010000100) (2060000204) (281018500) (10C00084)   ;(00000000100101000000100000000100) (45004004) (9701380) (940804)   ;(00010000100000000000000000110111) (2040000067) (276824119) (10800037)   ;(00011000100000000000000000000101) (-1254967291) (411041797) (18800005)   ;(11100000001111111111110001000101) (534965623) (-532677563) (-1-15-1200-3-11-11)   ;(00000000000000000000100000000110) (4006) (2054) (806)   ;
;376;(00000000100000000000000001000100) (40000104) (8388676) (800044)    ;(11100000101111111111110001000101) (574965623) (-524288955) (-1-15-400-3-11-11)   ;(00000000000000000000010100000110) (2406) (1286) (506)   ;(00000000100000000000000001000100) (40000104) (8388676) (800044)   ;(11100000101111111111110001000101) (574965623) (-524288955) (-1-15-400-3-11-11)   ;(00000000000000000000001000000110) (1006) (518) (206)   ;(00000000100000000000000001000100) (40000104) (8388676) (800044)   ;(11100000101111111111110001000101) (574965623) (-524288955) (-1-15-400-3-11-11)   ;
;384;(11100000101111111111110001000011) (574965621) (-524288957) (-1-15-400-3-11-13)    ;(00010000000001001100000000111010) (2001140072) (268746810) (1004C03A)   ;(00010000000000000001110100011110) (2000016436) (268442910) (10001D1E)   ;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(00010000110000000000000000000011) (2060000003) (281018371) (10C00003)   ;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)   ;(00010000100000000000000010000100) (2040000204) (276824196) (10800084)   ;
;392;(00010000100000000000000000000011) (2040000003) (276824067) (10800003)    ;(00011000100001000111000000111010) (-1253897224) (411332666) (1884703A)   ;(00010000100000000011111111001100) (2040037714) (276840396) (10803FCC)   ;(00010000100000000011111111011000) (2040037730) (276840408) (10803FD8)   ;(00010000000000000000011100011110) (2000003436) (268437278) (1000071E)   ;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(00010000000000000000000000000101) (2000000005) (268435461) (10000005)   ;
;400;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)    ;(00010000100000000000000010000100) (2040000204) (276824196) (10800084)   ;(00010000000000000000000000000101) (2000000005) (268435461) (10000005)   ;(00000000001111110111100000000110) (17674006) (4159494) (3F7806)   ;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(00010000100000000000000000000011) (2040000003) (276824067) (10800003)   ;(00010001000000000011111111001100) (2100037714) (285229004) (11003FCC)   ;
;408;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)    ;(00010000100000000000000010000100) (2040000204) (276824196) (10800084)   ;(00010000100000000000000000000011) (2040000003) (276824067) (10800003)   ;(00010001010000000011111111001100) (2120037714) (289423308) (11403FCC)   ;(00000000000000100010111101000000) (427500) (143168) (22F40)   ;(00000000100000000000000010000100) (40000204) (8388740) (800084)   ;(11100000101111111111110001000101) (574965623) (-524288955) (-1-15-400-3-11-11)   ;(00000000001111111001010100000110) (17712406) (4166918) (3F9506)   ;
;416;(11100000101111111111110001000011) (574965621) (-524288957) (-1-15-400-3-11-13)    ;(00010000100000000000000001011000) (2040000130) (276824152) (10800058)   ;(00010000001111111001001000011110) (2017711036) (272601630) (103F921E)   ;(00000001000000000000000000110100) (100000064) (16777268) (1000034)   ;(00100001000010111011011100000100) (-192233892) (554415876) (210BB704)   ;(00000000000000101001001101000000) (511500) (168768) (29340)   ;(00000000100000000000000010000100) (40000204) (8388740) (800084)   ;(11100000101111111111110001000101) (574965623) (-524288955) (-1-15-400-3-11-11)   ;
;424;(00000000001111111000110000000110) (17706006) (4164614) (3F8C06)    ;(11100000101111111111111100010111) (574966945) (-524288233) (-1-15-4000-14-9)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00101001000000000001101100101110) (805048160) (687872814) (29001B2E)   ;
;432;(00101000000000000001101000010110) (705047730) (671095318) (28001A16)    ;(00000000100000000000000001000100) (40000104) (8388676) (800044)   ;(00000000000001111000100000111010) (1704072) (493626) (7883A)   ;(00000001110000000000011111000100) (160003704) (29362116) (1C007C4)   ;(00000000000000000000001100000110) (1406) (774) (306)   ;(00011001110000000001001100100110) (-1134955850) (432018214) (19C01326)   ;(00011000110000000000000001000100) (-1234967192) (415236164) (18C00044)   ;(00101000000000000000010000010110) (705034730) (671089686) (28000416)   ;
;440;(00101001010010111000100000111010) (827736776) (692815930) (294B883A)    ;(00010000100001011000100000111010) (2041304072) (277186618) (1085883A)   ;(00101001001111111111101000110110) (822807770) (692058678) (293FFA36)   ;(00010000000000000000110100100110) (2000006446) (268438822) (10000D26)   ;(00000000000001111000100000111010) (1704072) (493626) (7883A)   ;(00100001010000000000001000110110) (-174966230) (557842998) (21400236)   ;(00100001010010011100100000111010) (-172623224) (558483514) (2149C83A)   ;(00011000100001101011000000111010) (-1253437224) (411480122) (1886B03A)   ;
;448;(00010000000001001101000001111010) (2001150172) (268750970) (1004D07A)    ;(00101000000010101101000001111010) (707582876) (671797370) (280AD07A)   ;(00010000001111111111101000011110) (2017775036) (272628254) (103FFA1E)   ;(00110000000000000000001000100110) (1705033750) (805306918) (30000226)   ;(00100000000001011000100000111010) (-293663224) (537233466) (2005883A)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00011000000010011000100000111010) (-1292663224) (403277882) (1809883A)   ;(00100000000001011000100000111010) (-293663224) (537233466) (2005883A)   ;
;456;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)    ;(00000000000001111000100000111010) (1704072) (493626) (7883A)   ;(00000000001111111111100000000110) (17774006) (4192262) (3FF806)   ;(00000000100000000000000001000100) (40000104) (8388676) (800044)   ;(00000000000001111000100000111010) (1704072) (493626) (7883A)   ;(00000000001111111110111100000110) (17767406) (4189958) (3FEF06)   ;(11011110111111111111111000000100) (194966522) (-553648636) (-2-1000-1-15-12)   ;(11011100000000000000000000010101) (-82810457) (-603979755) (-2-3-15-15-15-15-14-11)   ;
;464;(11011111110000000000000100010101) (277189943) (-541064939) (-20-3-15-15-14-14-11)    ;(00000000001000011000100000111010) (10304072) (2197562) (21883A)   ;(00100000000000000000110000010110) (-294961270) (536874006) (20000C16)   ;(00000000000011011000100000111010) (3304072) (886842) (D883A)   ;(00101000000000000000111000010110) (705039730) (671092246) (28000E16)   ;(00000000000000100110101111000000) (465700) (158656) (26BC0)   ;(00010000000001111000100000111010) (2001704072) (268929082) (1007883A)   ;(10000000000001010000000000111010) (-1334126762) (-2147155910) (-7-15-15-10-15-15-12-6)   ;
;472;(00010000000000000000000100011110) (2000000436) (268435742) (1000011E)    ;(00000000110001111100100000111010) (61744072) (13092922) (C7C83A)   ;(00011000000001011000100000111010) (-1293663224) (403015738) (1805883A)   ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)   ;(11011100000000000000000000010111) (-82810455) (-603979753) (-2-3-15-15-15-15-14-9)   ;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000001000010011100100000111010) (102344072) (17418298) (109C83A)   ;
;480;(00000100000000000000000001000100) (400000104) (67108932) (4000044)    ;(00000000000011011000100000111010) (3304072) (886842) (D883A)   ;(00101000001111111111001000001110) (722803720) (675279374) (283FF20E)   ;(00000001010010111100100000111010) (122744072) (21743674) (14BC83A)   ;(10000000001000010000000000111010) (-1325126762) (-2145320902) (-7-15-13-14-15-15-12-6)   ;(00000000001111111110111100000110) (17767406) (4189958) (3FEF06)   ;(11011110111111111111111100000100) (194966922) (-553648380) (-2-10000-15-12)   ;(11011111110000000000000000010101) (277189543) (-541065195) (-20-3-15-15-15-14-11)   ;
;488;(00000001100000000000000001000100) (140000104) (25165892) (1800044)    ;(00101000000001111000100000111010) (706736776) (671582266) (2807883A)   ;(00100000000000000000010000010110) (-294965270) (536871958) (20000416)   ;(00101000000000000000110000010110) (705038730) (671091734) (28000C16)   ;(11011111110000000000000000010111) (277189545) (-541065193) (-20-3-15-15-15-14-9)   ;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12)   ;(00000000000000100110101111000001) (465701) (158657) (26BC1)   ;(00000001000010011100100000111010) (102344072) (17418298) (109C83A)   ;
;496;(00101000000000000000101100010110) (705038130) (671091478) (28000B16)    ;(00011000000010111000100000111010) (-1292263224) (403408954) (180B883A)   ;(00000001100000000000000001000100) (140000104) (25165892) (1800044)   ;(00000000000000100110101111000000) (465700) (158656) (26BC0)   ;(00000000100001011100100000111010) (41344072) (8767546) (85C83A)   ;(11011111110000000000000000010111) (277189545) (-541065193) (-20-3-15-15-15-14-9)   ;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;
;504;(00000001010010111100100000111010) (122744072) (21743674) (14BC83A)    ;(11011111110000000000000000010111) (277189545) (-541065193) (-20-3-15-15-15-14-9)   ;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12)   ;(00000000000000100110101111000001) (465701) (158657) (26BC1)   ;(00000001010001111100100000111010) (121744072) (21481530) (147C83A)   ;(00000000001111111111001100000110) (17771406) (4190982) (3FF306)   ;(00000000000011011000100000111010) (3304072) (886842) (D883A)   ;(00000000000000100110101111000001) (465701) (158657) (26BC1)   ;
;512;(00000001100000000000000001000100) (140000104) (25165892) (1800044)    ;(00000000000000100110101111000001) (465701) (158657) (26BC1)   ;(11011110111111111111111000000100) (194966522) (-553648636) (-2-1000-1-15-12)   ;(11011111110000000000000100010101) (277189943) (-541064939) (-20-3-15-15-14-14-11)   ;(11011111000000000000000000010101) (217189543) (-553648107) (-20-15-15-15-15-14-11)   ;(11011000001110011000100000111010) (-466506410) (-667318214) (-2-7-12-6-7-7-12-6)   ;(00000001000000000000000000110100) (100000064) (16777268) (1000034)   ;(00100001000011000001100100000100) (-191952892) (554440964) (210C1904)   ;
;520;(00000001010000000000000000110100) (120000064) (20971572) (1400034)    ;(00101001010010111011101100000100) (827768108) (692828932) (294BBB04)   ;(00000001100000000000000000110100) (140000064) (25165876) (1800034)   ;(00110001100011000001100100000100) (1848047108) (831265028) (318C1904)   ;(00000000000000101000100010000000) (504200) (166016) (28880)   ;(00000001000000000000000000110100) (100000064) (16777268) (1000034)   ;(00100001000010000000100000000100) (-192963292) (554174468) (21080804)   ;(00000001010000000000000000110100) (120000064) (20971572) (1400034)   ;
;528;(00101001010010000000100000000100) (827036708) (692586500) (29480804)    ;(00000001100000000000000000110100) (140000064) (25165876) (1800034)   ;(00110001100010000000100000000100) (1847036708) (830998532) (31880804)   ;(00000000000000101000100010000000) (504200) (166016) (28880)   ;(00000001000000000000000000110100) (100000064) (16777268) (1000034)   ;(00100001000010110101011000000100) (-192314292) (554391044) (210B5604)   ;(00000001010000000000000000110100) (120000064) (20971572) (1400034)   ;(00101001010010110101011000000100) (827685708) (692803076) (294B5604)   ;
;536;(00000001100000000000000000110100) (140000064) (25165876) (1800034)    ;(00110001100010111011101100000100) (1847768108) (831240964) (318BBB04)   ;(00000000000000101000100010000000) (504200) (166016) (28880)   ;(00000000000000101100101010000000) (545200) (182912) (2CA80)   ;(00000000000000101100110001000000) (546100) (183360) (2CC40)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;
;544;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)    ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111110000000100) (194965522) (-553649148) (-2-1000-3-15-12)   ;(11011111000000000000001100010101) (217190943) (-553647339) (-20-15-15-15-12-14-11)   ;(11011111000000000000001100000100) (217190922) (-553647356) (-20-15-15-15-12-15-12)   ;(11100001001111111111110100010101) (634965943) (-515900139) (-1-14-1200-2-14-11)   ;(11100001011111111111111000010101) (654966543) (-511705579) (-1-14-800-1-14-11)   ;(11100001101111111111111100010101) (674966943) (-507511019) (-1-14-4000-14-11)   ;
;552;(11100000111111111111111000010111) (594966545) (-520094185) (-1-15000-1-14-9)    ;(11100000101111111111110100010111) (574965945) (-524288745) (-1-15-400-2-14-9)   ;(00011000100000000000111000100110) (-1254960250) (411045414) (18800E26)   ;(00000000000000000000101000000110) (5006) (2566) (A06)   ;(11100000101111111111110100010111) (574965945) (-524288745) (-1-15-400-2-14-9)   ;(00010000110000000000000000010111) (2060000027) (281018391) (10C00017)   ;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)   ;(00010000110000000000000000010101) (2060000025) (281018389) (10C00015)   ;
;560;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)    ;(00010000100000000000000100000100) (2040000404) (276824324) (10800104)   ;(11100000101111111111111000010101) (574966543) (-524288491) (-1-15-400-1-14-11)   ;(11100000101111111111110100010111) (574965945) (-524288745) (-1-15-400-2-14-9)   ;(00010000100000000000000100000100) (2040000404) (276824324) (10800104)   ;(11100000101111111111110100010101) (574965943) (-524288747) (-1-15-400-2-14-11)   ;(11100000111111111111111000010111) (594966545) (-520094185) (-1-15000-1-14-9)   ;(11100000101111111111111100010111) (574966945) (-524288233) (-1-15-4000-14-9)   ;
;568;(00011000101111111111001100011110) (-1237195860) (415232798) (18BFF31E)    ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111111000000100) (194966522) (-553648636) (-2-1000-1-15-12)   ;(11011111110000000000000100010101) (277189943) (-541064939) (-20-3-15-15-14-14-11)   ;(11011111000000000000000000010101) (217189543) (-553648107) (-20-15-15-15-15-14-11)   ;
;576;(11011000001110011000100000111010) (-466506410) (-667318214) (-2-7-12-6-7-7-12-6)    ;(00000000000010011000100000111010) (2304072) (624698) (9883A)   ;(00000000000000101001101011000000) (515300) (170688) (29AC0)   ;(00000000000000101001111000000000) (517000) (171520) (29E00)   ;(11010001001000000110000000010111) (-1372750455) (-786407401) (-2-14-13-15-9-15-14-9)   ;(11010001011000000110000100010111) (-1352750055) (-782212841) (-2-14-9-15-9-14-14-9)   ;(11010001101000000110001000010111) (-1332749455) (-778018281) (-2-14-5-15-9-13-14-9)   ;(00000000000000100100000110000000) (440600) (147840) (24180)   ;
;584;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)    ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111110100000100) (194965922) (-553648892) (-2-1000-2-15-12)   ;(11011111110000000000001000010101) (277190543) (-541064683) (-20-3-15-15-13-14-11)   ;(11011111000000000000000100010101) (217189943) (-553647851) (-20-15-15-15-14-14-11)   ;
;592;(11011111000000000000000100000100) (217189922) (-553647868) (-20-15-15-15-14-15-12)    ;(11100001001111111111111100010101) (634966943) (-515899627) (-1-14-12000-14-11)   ;(11100001001111111111111100010111) (634966945) (-515899625) (-1-14-12000-14-9)   ;(00000000000000101101000000000000) (550000) (184320) (2D000)   ;(00010000000011011000100000111010) (2003304072) (269322298) (100D883A)   ;(00000001000000000000000000110100) (100000064) (16777268) (1000034)   ;(00100001000011000001011100000100) (-191953892) (554440452) (210C1704)   ;(11100001011111111111111100010111) (654966945) (-511705321) (-1-14-8000-14-9)   ;
;600;(00000000000011111000100000111010) (3704072) (1017914) (F883A)    ;(00000000000000101001111111000000) (517700) (171968) (29FC0)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111110100000100) (194965922) (-553648892) (-2-1000-2-15-12)   ;
;608;(11011111110000000000001000010101) (277190543) (-541064683) (-20-3-15-15-13-14-11)    ;(11011111000000000000000100010101) (217189943) (-553647851) (-20-15-15-15-14-14-11)   ;(11011111000000000000000100000100) (217189922) (-553647868) (-20-15-15-15-14-15-12)   ;(11100001001111111111111100010101) (634966943) (-515899627) (-1-14-12000-14-11)   ;(11100001001111111111111100010111) (634966945) (-515899625) (-1-14-12000-14-9)   ;(00000000000000101011010011000000) (532300) (177344) (2B4C0)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)   ;
;616;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)    ;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111110100000100) (194965922) (-553648892) (-2-1000-2-15-12)   ;(11011111110000000000001000010101) (277190543) (-541064683) (-20-3-15-15-13-14-11)   ;(11011111000000000000000100010101) (217189943) (-553647851) (-20-15-15-15-14-14-11)   ;(11011111000000000000000100000100) (217189922) (-553647868) (-20-15-15-15-14-15-12)   ;(11100001001111111111111100010101) (634966943) (-515899627) (-1-14-12000-14-11)   ;
;624;(00000000000000101100111000000000) (547000) (183808) (2CE00)    ;(00000000100000000000000001000100) (40000104) (8388676) (800044)   ;(00010000000000010111000000111010) (2000270072) (268529722) (1001703A)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;
;632;(11011110111111111111111100000100) (194966922) (-553648380) (-2-10000-15-12)    ;(11011111000000000000000000010101) (217189543) (-553648107) (-20-15-15-15-15-14-11)   ;(11011000001110011000100000111010) (-466506410) (-667318214) (-2-7-12-6-7-7-12-6)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111011100000100) (194962922) (-553650428) (-2-1000-8-15-12)   ;
;640;(11011111110000000000100000010101) (277193543) (-541063147) (-20-3-15-15-7-14-11)    ;(11011111000000000000011100010101) (217192943) (-553646315) (-20-15-15-15-8-14-11)   ;(11011111000000000000011100000100) (217192922) (-553646332) (-20-15-15-15-8-15-12)   ;(11100001001111111111110000010101) (634965543) (-515900395) (-1-14-1200-3-14-11)   ;(11100001011111111111110100010101) (654965943) (-511705835) (-1-14-800-2-14-11)   ;(11100001101111111111111000010101) (674966543) (-507511275) (-1-14-400-1-14-11)   ;(11100001111111111111111100010101) (694966943) (-503316715) (-1-140000-14-11)   ;(11100000101111111111111100010111) (574966945) (-524288233) (-1-15-4000-14-9)   ;
;648;(00010000100100000000000000001100) (2044000014) (277872652) (1090000C)    ;(00010000000001010000000000111010) (2001200072) (268763194) (1005003A)   ;(11100000101111111111101100010101) (574964943) (-524289259) (-1-15-400-4-14-11)   ;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)   ;(11100000101111111111100100010101) (574963943) (-524289771) (-1-15-400-6-14-11)   ;(11100000101111111111110000010111) (574965545) (-524289001) (-1-15-400-3-14-9)   ;(00010000100000000000000000010111) (2040000027) (276824087) (10800017)   ;(00010000100000000000001000000100) (2040001004) (276824580) (10800204)   ;
;656;(00010000100000000000000000110111) (2040000067) (276824119) (10800037)    ;(11100000101111111111101000010101) (574964543) (-524289515) (-1-15-400-5-14-11)   ;(11100000101111111111101000010111) (574964545) (-524289513) (-1-15-400-5-14-9)   ;(00010000100000000001000000001100) (2040010014) (276828172) (1080100C)   ;(00010000000001010000000000111010) (2001200072) (268763194) (1005003A)   ;(00010000000000000001000000011110) (2000010036) (268439582) (1000101E)   ;(11100000101111111111110000010111) (574965545) (-524289001) (-1-15-400-3-14-9)   ;(00010000100000000000000000010111) (2040000027) (276824087) (10800017)   ;
;664;(00010001000000000000000100000100) (2100000404) (285212932) (11000104)    ;(11100000101111111111110100010111) (574965945) (-524288745) (-1-15-400-2-14-9)   ;(00010000100000000000000000000011) (2040000003) (276824067) (10800003)   ;(00010000110000000011111111001100) (2060037714) (281034700) (10C03FCC)   ;(00011000110000000010000000011100) (-1234947262) (415244316) (18C0201C)   ;(00011000111111111110000000000100) (-1217207292) (419422212) (18FFE004)   ;(11100000101111111111110100010111) (574965945) (-524288745) (-1-15-400-2-14-9)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;
;672;(11100000101111111111110100010101) (574965943) (-524288747) (-1-15-400-2-14-11)    ;(00100000000001011000100000111010) (-293663224) (537233466) (2005883A)   ;(00010000110000000000000000110101) (2060000065) (281018421) (10C00035)   ;(11100000101111111111100100010111) (574963945) (-524289769) (-1-15-400-6-14-9)   ;(00010000101111111111111111000100) (2057777704) (281018308) (10BFFFC4)   ;(11100000101111111111100100010101) (574963943) (-524289771) (-1-15-400-6-14-11)   ;(11100000101111111111101100010111) (574964945) (-524289257) (-1-15-400-4-14-9)   ;(00010000000001010000000000111010) (2001200072) (268763194) (1005003A)   ;
;680;(00010000000000000000001100011110) (2000001436) (268436254) (1000031E)    ;(11100000101111111111100100010111) (574963945) (-524289769) (-1-15-400-6-14-9)   ;(00010000000001001100000000111010) (2001140072) (268746810) (1004C03A)   ;(00010000001111111110000100011110) (2017760436) (272621854) (103FE11E)   ;(11100000101111111111100100010111) (574963945) (-524289769) (-1-15-400-6-14-9)   ;(00010000000001010000000000111010) (2001200072) (268763194) (1005003A)   ;(00010000000000000000010000011110) (2000002036) (268436510) (1000041E)   ;(00000000000000101010111011000000) (527300) (175808) (2AEC0)   ;
;688;(00010000000001111000100000111010) (2001704072) (268929082) (1007883A)    ;(00000000100000000000001011000100) (40001304) (8389316) (8002C4)   ;(00011000100000000000000000010101) (-1254967271) (411041813) (18800015)   ;(11100000111111111111111000010111) (594966545) (-520094185) (-1-15000-1-14-9)   ;(11100000101111111111100100010111) (574963945) (-524289769) (-1-15-400-6-14-9)   ;(00011000100001011100100000111010) (-1253623224) (411420730) (1885C83A)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)   ;
;696;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)    ;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111110100000100) (194965922) (-553648892) (-2-1000-2-15-12)   ;(11011111110000000000001000010101) (277190543) (-541064683) (-20-3-15-15-13-14-11)   ;(11011111000000000000000100010101) (217189943) (-553647851) (-20-15-15-15-14-14-11)   ;(11011111000000000000000100000100) (217189922) (-553647868) (-20-15-15-15-14-15-12)   ;(00000000100000000000000000110100) (40000064) (8388660) (800034)   ;
;704;(00010000100011000001100000000100) (2043014004) (277616644) (108C1804)    ;(00010000100000000000000000010111) (2040000027) (276824087) (10800017)   ;(00010000000001010000000000111010) (2001200072) (268763194) (1005003A)   ;(00010000000000000000011000011110) (2000003036) (268437022) (1000061E)   ;(00000000100000000000000000110100) (40000064) (8388660) (800034)   ;(00010000100011000001100000000100) (2043014004) (277616644) (108C1804)   ;(00010000100000000000000000010111) (2040000027) (276824087) (10800017)   ;(00010000001111101110100000111010) (2017564072) (272558138) (103EE83A)   ;
;712;(11100000101111111111111100010101) (574966943) (-524288235) (-1-15-4000-14-11)    ;(00000000000000000000001100000110) (1406) (774) (306)   ;(00000000100000000000000000110100) (40000064) (8388660) (800034)   ;(00010000100011000111101000000100) (2043075004) (277641732) (108C7A04)   ;(11100000101111111111111100010101) (574966943) (-524288235) (-1-15-4000-14-11)   ;(11100000101111111111111100010111) (574966945) (-524288233) (-1-15-4000-14-9)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)   ;
;720;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)    ;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111101000000100) (194964522) (-553649660) (-2-1000-5-15-12)   ;(11011111110000000000010100010101) (277191943) (-541063915) (-20-3-15-15-10-14-11)   ;(11011111000000000000010000010101) (217191543) (-553647083) (-20-15-15-15-11-14-11)   ;(11011111000000000000010000000100) (217191522) (-553647100) (-20-15-15-15-11-15-12)   ;(11100001001111111111111100010101) (634966943) (-515899627) (-1-14-12000-14-11)   ;
;728;(00000000100000000000001001000100) (40001104) (8389188) (800244)    ;(11100000101111111111110000010101) (574965543) (-524289003) (-1-15-400-3-14-11)   ;(11100001001111111111110000010111) (634965545) (-515900393) (-1-14-1200-3-14-9)   ;(00000001010000000000001111110100) (120001764) (20972532) (14003F4)   ;(00101001010100001001000000000100) (829142708) (693145604) (29509004)   ;(00000000000000101101001000000000) (551000) (184832) (2D200)   ;(00010000000010111000100000111010) (2002704072) (269191226) (100B883A)   ;(00000001000000001011111011110100) (100137364) (16826100) (100BEF4)   ;
;736;(00100001001111000010000000000100) (-177947292) (557588484) (213C2004)    ;(00000000000000100111111110000000) (477600) (163712) (27F80)   ;(00010000000010111000100000111010) (2002704072) (269191226) (100B883A)   ;(00000001001000000000000000110100) (110000064) (18874420) (1200034)   ;(00100001001111111111111111000100) (-177189592) (557842372) (213FFFC4)   ;(00000000000000100111111110000000) (477600) (163712) (27F80)   ;(00010000000010111000100000111010) (2002704072) (269191226) (100B883A)   ;(11100001001111111111111100010111) (634966945) (-515899625) (-1-14-12000-14-9)   ;
;744;(00000000000000100111111110000000) (477600) (163712) (27F80)    ;(11100000101111111111110100010101) (574965943) (-524288747) (-1-15-400-2-14-11)   ;(11100000101111111111110100010111) (574965945) (-524288745) (-1-15-400-2-14-9)   ;(00010000000001010000000000111010) (2001200072) (268763194) (1005003A)   ;(00010000000000000010101000011110) (2000025036) (268446238) (10002A1E)   ;(11100000001111111111111000010101) (534966543) (-532677099) (-1-15-1200-1-14-11)   ;(00000000000000000001011100000110) (13406) (5894) (1706)   ;(00000000101000000000000000110100) (50000064) (10485812) (A00034)   ;
;752;(00010000101111111111111111000100) (2057777704) (281018308) (10BFFFC4)    ;(00010000101111111111111111000100) (2057777704) (281018308) (10BFFFC4)   ;(00010000001111111111111000011110) (2017777036) (272629278) (103FFE1E)   ;(11100001001111111111110000010111) (634965545) (-515900393) (-1-14-1200-3-14-9)   ;(00000001010000000000001111110100) (120001764) (20972532) (14003F4)   ;(00101001010100001001000000000100) (829142708) (693145604) (29509004)   ;(00000000000000101101001000000000) (551000) (184832) (2D200)   ;(00010000000010111000100000111010) (2002704072) (269191226) (100B883A)   ;
;760;(00000001000000001011111011110100) (100137364) (16826100) (100BEF4)    ;(00100001001111000010000000000100) (-177947292) (557588484) (213C2004)   ;(00000000000000100111111110000000) (477600) (163712) (27F80)   ;(00010000000010111000100000111010) (2002704072) (269191226) (100B883A)   ;(00000001001000000000000000110100) (110000064) (18874420) (1200034)   ;(00100001001111111111111111000100) (-177189592) (557842372) (213FFFC4)   ;(00000000000000100111111110000000) (477600) (163712) (27F80)   ;(00010000000001111000100000111010) (2001704072) (268929082) (1007883A)   ;
;768;(11100000101111111111111100010111) (574966945) (-524288233) (-1-15-4000-14-9)    ;(00010000110001011100100000111010) (2061344072) (281397306) (10C5C83A)   ;(11100000101111111111111100010101) (574966943) (-524288235) (-1-15-4000-14-11)   ;(11100000101111111111111000010111) (574966545) (-524288489) (-1-15-400-1-14-9)   ;(00010000100000000000000001000100) (2040000104) (276824132) (10800044)   ;(11100000101111111111111000010101) (574966543) (-524288491) (-1-15-400-1-14-11)   ;(11100000111111111111111000010111) (594966545) (-520094185) (-1-15000-1-14-9)   ;(11100000101111111111110100010111) (574965945) (-524288745) (-1-15-400-2-14-9)   ;
;776;(00011000101111111110011000010110) (-1237204270) (415229462) (18BFE616)    ;(11100001001111111111110000010111) (634965545) (-515900393) (-1-14-1200-3-14-9)   ;(00000001010000000000001111110100) (120001764) (20972532) (14003F4)   ;(00101001010100001001000000000100) (829142708) (693145604) (29509004)   ;(00000000000000101101001000000000) (551000) (184832) (2D200)   ;(00010000000010111000100000111010) (2002704072) (269191226) (100B883A)   ;(00000001000000001011111011110100) (100137364) (16826100) (100BEF4)   ;(00100001001111000010000000000100) (-177947292) (557588484) (213C2004)   ;
;784;(00000000000000100111111110000000) (477600) (163712) (27F80)    ;(00010000000010011000100000111010) (2002304072) (269060154) (1009883A)   ;(11100001011111111111111100010111) (654966945) (-511705321) (-1-14-8000-14-9)   ;(00000000000000101101001000000000) (551000) (184832) (2D200)   ;(00010000101111111111111111000100) (2057777704) (281018308) (10BFFFC4)   ;(00010000001111111111111000011110) (2017777036) (272629278) (103FFE1E)   ;(00000000000000000000110100000110) (6406) (3334) (D06)   ;(11100001001111111111110000010111) (634965545) (-515900393) (-1-14-1200-3-14-9)   ;
;792;(00000001010000000000001111110100) (120001764) (20972532) (14003F4)    ;(00101001010100001001000000000100) (829142708) (693145604) (29509004)   ;(00000000000000101101001000000000) (551000) (184832) (2D200)   ;(00010000000010111000100000111010) (2002704072) (269191226) (100B883A)   ;(00000001000000001011111011110100) (100137364) (16826100) (100BEF4)   ;(00100001001111000010000000000100) (-177947292) (557588484) (213C2004)   ;(00000000000000100111111110000000) (477600) (163712) (27F80)   ;(00010000000010011000100000111010) (2002304072) (269060154) (1009883A)   ;
;800;(11100001011111111111111100010111) (654966945) (-511705321) (-1-14-8000-14-9)    ;(00000000000000101101001000000000) (551000) (184832) (2D200)   ;(00010000101111111111111111000100) (2057777704) (281018308) (10BFFFC4)   ;(00000000101111111111111000010110) (57777026) (12582422) (BFFE16)   ;(00000000000001011000100000111010) (1304072) (362554) (5883A)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;
;808;(11011110110000000000001000000100) (177190522) (-557841916) (-2-1-3-15-15-13-15-12)    ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(11011110111111111111111100000100) (194966922) (-553648380) (-2-10000-15-12)   ;(11011111000000000000000000010101) (217189543) (-553648107) (-20-15-15-15-15-14-11)   ;(11011000001110011000100000111010) (-466506410) (-667318214) (-2-7-12-6-7-7-12-6)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12)   ;
;816;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)    ;(11011110111111111111111100000100) (194966922) (-553648380) (-2-10000-15-12)   ;(11011111000000000000000000010101) (217189543) (-553648107) (-20-15-15-15-15-14-11)   ;(11011000001110011000100000111010) (-466506410) (-667318214) (-2-7-12-6-7-7-12-6)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;
;824;(11011110111111111111111100000100) (194966922) (-553648380) (-2-10000-15-12)    ;(11011111000000000000000000010101) (217189543) (-553648107) (-20-15-15-15-15-14-11)   ;(11011000001110011000100000111010) (-466506410) (-667318214) (-2-7-12-6-7-7-12-6)   ;(00000000000000010111000011111010) (270372) (94458) (170FA)   ;(11100000001101111000100000111010) (532893590) (-533231558) (-1-15-12-8-7-7-12-6)   ;(11011111000000000000000000010111) (217189545) (-553648105) (-20-15-15-15-15-14-9)   ;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;
;832;(00100000100000000000000000000111) (-254967289) (545259527) (20800007)    ;(00010000000000000000010100100110) (2000002446) (268436774) (10000526)   ;(00100000000001111000100000111010) (-293263224) (537364538) (2007883A)   ;(00011000110000000000000001000100) (-1234967192) (415236164) (18C00044)   ;(00011000100000000000000000000111) (-1254967289) (411041799) (18800007)   ;(00010000001111111111110100011110) (2017776436) (272629022) (103FFD1E)   ;(00011001000001011100100000111010) (-1193623224) (419809338) (1905C83A)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;
;840;(00100000000000000000101000100110) (-294962250) (536873510) (20000A26)    ;(00000000000001111000100000111010) (1704072) (493626) (7883A)   ;(00100000100000000000000001001100) (-254967182) (545259596) (2080004C)   ;(00010000000001010000000000111010) (2001200072) (268763194) (1005003A)   ;(00100000000010001101000001111010) (-292817124) (537448570) (2008D07A)   ;(00010000000000000000000100011110) (2000000436) (268435742) (1000011E)   ;(00011001010001111000100000111010) (-1173263224) (424118330) (1947883A)   ;(00101001010010111000100000111010) (827736776) (692815930) (294B883A)   ;
;848;(00100000001111111111100100011110) (-277192860) (541063454) (203FF91E)    ;(00011000000001011000100000111010) (-1293663224) (403015738) (1805883A)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(00000000000001111000100000111010) (1704072) (493626) (7883A)   ;(00011000000001011000100000111010) (-1293663224) (403015738) (1805883A)   ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6)   ;(01010011010011110100110101000011) (176162855) (1397706051) (534F4D43)   ;(01101001011011100100100100100000) (-1309006504) (1768835360) (696E4920)   ;
;856;(01001011010011110010000001110100) (-823863484) (1263476852) (4B4F2074)    ;(01100101011010000101010000101100) (-1910398890) (1701336108) (6568542C)   ;(01100100011011110100110100100000) (-2008804504) (1685015840) (646F4D20)   ;(01101001001000000110110001100101) (-1332384799) (1763732581) (69206C65)   ;(01010110010011110010000001110011) (476136515) (1448026227) (564F2073)   ;(00110101001100100011011100110111) (-2075501125) (892483383) (35323737)   ;(00000000000000000000101000100001) (5041) (2593) (A21)   ;(01010011010011110100110101000011) (176162855) (1397706051) (534F4D43)   ;
;864;(01101001011011100100100100100000) (-1309006504) (1768835360) (696E4920)    ;(01001011010011110010000001110100) (-823863484) (1263476852) (4B4F2074)   ;(01100101011010000101010000101100) (-1910398890) (1701336108) (6568542C)   ;(01100100011011110100110100100000) (-2008804504) (1685015840) (646F4D20)   ;(01101001001000000110110001100101) (-1332384799) (1763732581) (69206C65)   ;(01010110010011110010000001110011) (476136515) (1448026227) (564F2073)   ;(00110000001101110011011000110111) (1720665771) (808924727) (30373637)   ;(00000000000000000000101000100001) (5041) (2593) (A21)   ;
;872;(00100111011011100110000101000011) (438493207) (661545283) (276E6143)    ;(01100101011100100010000001110100) (-1908030780) (1701978228) (65722074)   ;(01101110011001110110111101100011) (-810783401) (1852272483) (6E676F63)   ;(00100000011001010111101001101001) (-263692145) (543521385) (20657A69)   ;(00100000011001010110100001110100) (-263703132) (543516788) (20656874)   ;(01100101011001000110111101001101) (-1911383429) (1701080909) (65646F4D)   ;(00000000000010100010000101101100) (2420554) (663916) (A216C)   ;(00100000011101010110111101011001) (-259699765) (544567129) (20756F59)   ;
;880;(00100000011011100110000101100011) (-261506753) (544104803) (206E6163)    ;(01100100011011100110010101110011) (-2008988381) (1684956531) (646E6573)   ;(01110010001000000110000100100000) (-232390504) (1914724640) (72206120)   ;(01110011011010010110011101100101) (-110187399) (1936287589) (73696765)   ;(00100000011100100110010101110100) (-260504732) (544367988) (20726574)   ;(01110010011001000110010001100001) (-211388803) (1919181921) (72646461)   ;(00100000011100110111001101100101) (-260295751) (544437093) (20737365)   ;(01101101001000000110111101110100) (-932383380) (1830842228) (6D206F74)   ;
;888;(01100110011010010110010001101111) (-1810188787) (1718183023) (6669646F)    ;(01101000011101000010000001111001) (-1407430773) (1752440953) (68742079)   ;(01100001011101100010000001100101) (1987936497) (1635131493) (61762065)   ;(00100000011001010111010101101100) (-263694742) (543520108) (2065756C)   ;(01101001001000000110111001101001) (-1332383793) (1763733097) (69206E69)   ;(01101000011101000010000001110100) (-1407430780) (1752440948) (68742074)   ;(01100111011101010110111101110010) (-1707183382) (1735749490) (67756F72)   ;(01101000011101000010000001101000) (-1407430794) (1752440936) (68742068)   ;
;896;(01100101011100110010000001100101) (-1907830799) (1702043749) (65732065)    ;(01101100011000010110100101110010) (-1012186382) (1818323314) (6C616972)   ;(01110010011011110111000000100000) (-208780904) (1919905824) (726F7020)   ;(00000000000000000000101001110100) (5164) (2676) (A74)   ;(00100000011100100110111101000110) (-260499790) (544370502) (20726F46)   ;(01101101011000010111100001000101) (-912176839) (1835104325) (6D617845)   ;(00111010011001010110110001110000) (-1358668432) (979725424) (3A656C70)   ;(01101110011001010101001100100000) (-811199504) (1852134176) (6E655320)   ;
;904;(01111000001100000010000001100100) (571569200) (2016419940) (78302064)    ;(00110000001000000011001000110100) (1715063768) (807416372) (30203234)   ;(00100000011001010011000101111000) (-263736726) (543502712) (20653178)   ;(00110001001100000111100000110000) (1819106764) (825260080) (31307830)   ;(00100000011011100110100100100000) (-261502856) (544106784) (206E6920)   ;(00100000011110000110010101101000) (-258904746) (544761192) (20786568)   ;(01101101011100100110111101100110) (-907983398) (1836216166) (6D726F66)   ;(00100000001011000111010001100001) (-281895155) (539784289) (202C7461)   ;
;912;(00100000011101010110111101011001) (-259699765) (544567129) (20756F59)    ;(00100000011011100110000101100011) (-261506753) (544104803) (206E6163)   ;(01110010011100100110100101101101) (-207986389) (1920100717) (7272696D)   ;(01101111001000000111001001101111) (-732379787) (1864397423) (6F20726F)   ;(01101000011101000010000001100110) (-1407430798) (1752440934) (68742066)   ;(01101101011010010010000001100101) (-910230799) (1835606117) (6D692065)   ;(00100000011001010110011101100001) (-263703755) (543516513) (20656761)   ;(01110110001000000110111001101001) (167616207) (1981836905) (76206E69)   ;
;920;(01101001011101000111001001100101) (-1307379799) (1769239141) (69747265)    ;(00100000011011000110000101100011) (-261906753) (543973731) (206C6163)   ;(01100101011100100110100101100100) (-1907986400) (1701996900) (65726964)   ;(01101111011010010111010001100011) (-710178801) (1869182051) (6F697463)   ;(01000110001010000010111001101110) (-1535456492) (1177038446) (46282E6E)   ;(01001111001000000111001001101111) (-437412491) (1327526511) (4F20726F)   ;(00110111001101100011011101010110) (-1874501066) (926299990) (37363756)   ;(00000000000010100010100100110000) (2424460) (665904) (A2930)   ;
;928;(01100101011101000110111101101110) (-1907383388) (1702129518) (65746F6E)    ;(00110100011110000011000000111010) (2141062776) (880291898) (3478303A)   ;(01110011011010010010000000110010) (-110230882) (1936269362) (73692032)   ;(01100101011010000111010000100000) (-1910378904) (1701344288) (65687420)   ;(00100000011001000110100100100000) (-263902856) (543451424) (20646920)   ;(01000011001000000110011001101111) (-1837420491) (1126196847) (4320666F)   ;(00101100010100110100111101001101) (1129680219) (743657293) (2C534F4D)   ;(00110001011110000011000000100000) (1841062744) (829960224) (31783020)   ;
;936;(01110011011010010010000001100101) (-110230799) (1936269413) (73692065)    ;(01100101011011100110111100100000) (-1908983504) (1701736224) (656E6F20)   ;(00100000011001100110111100100000) (-263499856) (543584032) (20666F20)   ;(00100000011001010110100001110100) (-263703132) (543516788) (20656874)   ;(01101001011001110110010101110010) (-1310788382) (1768383858) (69676572)   ;(01110010011001010111010001110011) (-211178781) (1919251571) (72657473)   ;(01100100011001000110000100100000) (-2011390504) (1684300064) (64646120)   ;(01110011011100110110010101110010) (-107788382) (1936942450) (73736572)   ;
;944;(01111000001100000010000000101100) (571569110) (2016419884) (7830202C)    ;(01101001001000000011000100110000) (-1332420484) (1763717424) (69203130)   ;(01101000011101000010000001110011) (-1407430781) (1752440947) (68742073)   ;(01100101011011100010000001100101) (-1909030799) (1701716069) (656E2065)   ;(01100001011101100010000001110111) (1987936519) (1635131511) (61762077)   ;(00001010011001010111010101101100) (1231272554) (174421356) (A65756C)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00100000010001000100110101000011) (-273920793) (541347139) (20444D43)   ;
;952;(01001111010100100101001001000101) (-423032543) (1330795077) (4F525245)    ;(00100001001000010010000101010010) (-184746774) (555819346) (21212152)   ;(00000000000000000000000000001010) (12) (10) (0A)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000011001111011000000000010010) (317300022) (54362130) (33D8012)   ;(00100010000101110000001000010101) (-89366271) (571933205) (22170215)   ;(00000111000110011010010000011000) (706322030) (119120920) (719A418)   ;(00000000001100101111000000011010) (14570032) (3338266) (32F01A)   ;(11110000001011001010000000101001) (-1764657727) (-265510871) (-15-13-3-5-15-13-7)   ;(00000001000100010100000100001101) (104240415) (17907981) (111410D)   ;(00010000000011000000011000010010) (2003003022) (269223442) (100C0612)   ;
;1056;(00001001010011010111111101000010) (1123277502) (156073794) (94D7F42)    ;(11111111011001001111000001100011) (-46607635) (-10162077) (-9-110-15-9-13)   ;(00000000011001100000000001100101) (31400145) (6684773) (660065)   ;(11111111000100110000000001100111) (-73177631) (-15531929) (-14-12-15-15-9-9)   ;(00010001000101001100010100001111) (2105142417) (286573839) (1114C50F)   ;(00000011001000111001100000100010) (310714042) (52664354) (3239822)   ;(00110000001001010100000000100100) (1716272748) (807747620) (30254024)   ;(10011110001010111010000100100110) (-2017573684) (-1641307866) (-6-1-13-4-5-14-13-10)   ;
;1064;(11111111000100111010101001101011) (-73052625) (-15488405) (-14-12-5-5-9-5)    ;(00000001100100010000101010010000) (144205220) (26282640) (1910A90)   ;(00000001100100110000000110010010) (144600622) (26411410) (1930192)   ;(01010011100101010101111110010100) (197773976) (1402298260) (53955F94)   ;(00011010100101110001000110010110) (-1049356670) (446108054) (1A971196)   ;(01011010100110010011110110011000) (1098752982) (1519992216) (5A993D98)   ;(00111111100110110001111010011010) (-843317360) (1067130522) (3F9B1E9A)   ;(10000001100111100010010110011100) (-1187904200) (-2120342116) (-7-14-6-1-13-10-6-4)   ;
;1072;(01100101101001110000011010100110) (-1890847698) (1705445030) (65A706A6)    ;(10000000101010010110010110101000) (-1283064186) (-2136382040) (-7-15-5-6-9-10-5-8)   ;(00001100011111101000000010101010) (1437500252) (209617066) (C7E80AA)   ;(00101010100000000001011001111111) (945045881) (713037439) (2A80167F)   ;(01100001100000100100111010000001) (1992963553) (1635929729) (61824E81)   ;(01111011100001000110111110000011) (898616659) (2072276867) (7B846F83)   ;(10001110100001101000011010000101) (306176371) (-1903786363) (-7-1-7-9-7-9-7-11)   ;(10100100100010001001011110000111) (-1188180523) (-1534552185) (-5-11-7-7-6-8-7-9)   ;
;1080;(11000101100010101010111110001001) (1354684425) (-980766839) (-3-10-7-5-50-7-7)    ;(11101000100011001101011110001011) (1560343131) (-393422965) (-1-7-7-3-2-8-7-5)   ;(01100101000011100010000010001101) (-1939030729) (1695424653) (650E208D)   ;(11010000010000000000010000111010) (-1462808410) (-801110982) (-2-15-11-15-15-11-12-6)   ;(10110110001100100000010000010010) (984107892) (-1238236142) (-4-9-12-13-15-11-14-14)   ;(00000001000110000001001100010111) (106011427) (18354967) (1181317)   ;(01111010000110100000001000011001) (763950087) (2048524825) (7A1A0219)   ;(00000000000011000000101000000011) (3005003) (788995) (C0A03)   ;
;1088;(00000000001111100000000000010101) (17400025) (4063253) (3E0015)    ;(00000001011100010000000001110000) (134200160) (24182896) (1710070)   ;(00000000011100110001000101110010) (34610562) (7541106) (731172)   ;(10000000000100010000001010100010) (-1331125592) (-2146368862) (-7-15-14-14-15-13-5-14)   ;(00011100011110110010000001111010) (-858347124) (477831290) (1C7B207A)   ;(00111100011111010010100001111100) (-1152710418) (1014835324) (3C7D287C)   ;(01101000011111110101010101111110) (-1404798368) (1753175422) (687F557E)   ;(10000000100000010111011010000000) (-1295053656) (-2138999168) (-7-15-7-14-8-9-80)   ;
;1096;(10001111100000111000100010000010) (405377368) (-1887205246) (-70-7-12-7-7-7-14)    ;(10100011100001011001011010000100) (-1288980926) (-1551526268) (-5-12-7-10-6-9-7-12)   ;(11000100100001111010111110000110) (1253884420) (-997740666) (-3-11-7-8-50-7-10)   ;(11101000100010011101011110001000) (1559543126) (-393619576) (-1-7-7-6-2-8-7-8)   ;(00000000000000001110000000010011) (160023) (57363) (E013)   ;(00000000000011010000000000010000) (3200020) (851984) (D0010)   ;(00000101101001010010100000010100) (551224024) (94709780) (5A52814)   ;(01110101001001000000011110101011) (68552709) (1965295531) (752407AB)   ;
;1104;(10100101001001100110001100100101) (-1118832685) (-1524210907) (-5-10-13-9-9-12-13-11)    ;(01101000101000000111100010011111) (-1392376707) (1755347103) (68A0789F)   ;(11011111101001100000001110100001) (268591159) (-542768223) (-20-5-9-15-12-5-15)   ;(11110000101010001101111110100111) (-1725620131) (-257368153) (-15-5-7-20-5-9)   ;(10010100101010101001000010101001) (1117183417) (-1800761175) (-6-11-5-5-6-15-5-7)   ;(01100001000011101110111100010011) (1956083775) (1628368659) (610EEF13)   ;(00000010000101100100101100001111) (205445417) (35015439) (2164B0F)   ;(00000010001000010001000100011110) (210210436) (35721502) (221111E)   ;
;1112;(00000111001010011001000100100010) (712310442) (120164642) (7299122)    ;(00001011001101010000101100110011) (1315205463) (188025651) (B350B33)   ;(01110001001110000001110100110111) (-326434477) (1899502903) (71381D37)   ;(01111000001111000010101000111001) (574574127) (2017208889) (783C2A39)   ;(00100000010011100100000001001101) (-271527181) (541999181) (204E404D)   ;(00000000011010110000000001101001) (32600151) (7012457) (6B0069)   ;(01001111100011010001100101110100) (-404269084) (1334647156) (4F8D1974)   ;(00000000100011110000000010001110) (43600216) (9371790) (8F008E)   ;
;1120;(00000000100100010000000010010000) (44200220) (9502864) (910090)    ;(00000000100101100000000010010010) (45400222) (9830546) (960092)   ;(10000100101100001000000010011010) (-881226602) (-2068807526) (-7-11-4-15-7-15-6-6)   ;(00001110101100100000110010110001) (1654406261) (246549681) (EB20CB1)   ;(00001010101110001000001010110011) (1256101263) (179864243) (AB882B3)   ;(11110000010001000001010001000011) (-1756765675) (-263973821) (-15-11-11-14-11-11-13)   ;(01011000010001100011010001000101) (873948457) (1480995909) (58463445)   ;(00111010010010000010100001000111) (-1367910485) (977807431) (3A482847)   ;
;1128;(10001000010110101000100001011001) (-308822703) (-2007332775) (-7-7-10-5-7-7-10-7)    ;(01100111010111000100010001011011) (-1715408811) (1734100059) (675C445B)   ;(00001110010111100100100101011101) (1627444535) (241060189) (E5E495D)   ;(00100000011001010000010001100100) (-263765152) (543491172) (20650464)   ;(00000100100101000000010101100110) (445002546) (76809574) (4940566)   ;(00001010011011000000100010010101) (1233004225) (174852245) (A6C0895)   ;(10000000010011110101010101101101) (-1311674279) (-2142284435) (-7-15-110-10-10-9-3)   ;(00000000010100011000000001010000) (24300120) (5341264) (518050)   ;
;1136;(01011110010100110010001001010010) (1477137474) (1582506578) (5E532252)    ;(00000011000010011000000001010100) (302300124) (50954324) (3098054)   ;(10011111011011110001000101101110) (-1896683574) (-1620110994) (-60-90-14-14-9-2)   ;(01000000010101100000000001010101) (-2122083523) (1079378005) (40560055)   ;(00000000000000001000000001010111) (100127) (32855) (8057)   ;(00000000000000000101000000100000) (50040) (20512) (5020)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 3,912 / 32,401 ( 12 % ) ;
; C16 interconnects     ; 32 / 1,326 ( 2 % )      ;
; C4 interconnects      ; 2,289 / 21,816 ( 10 % ) ;
; Direct links          ; 545 / 32,401 ( 2 % )    ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 1,438 / 10,320 ( 14 % ) ;
; R24 interconnects     ; 41 / 1,289 ( 3 % )      ;
; R4 interconnects      ; 2,632 / 28,186 ( 9 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.57) ; Number of LABs  (Total = 246) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 27                            ;
; 2                                           ; 12                            ;
; 3                                           ; 10                            ;
; 4                                           ; 3                             ;
; 5                                           ; 4                             ;
; 6                                           ; 2                             ;
; 7                                           ; 2                             ;
; 8                                           ; 7                             ;
; 9                                           ; 3                             ;
; 10                                          ; 7                             ;
; 11                                          ; 4                             ;
; 12                                          ; 9                             ;
; 13                                          ; 14                            ;
; 14                                          ; 11                            ;
; 15                                          ; 30                            ;
; 16                                          ; 101                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.08) ; Number of LABs  (Total = 246) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 147                           ;
; 1 Clock                            ; 199                           ;
; 1 Clock enable                     ; 78                            ;
; 1 Sync. clear                      ; 14                            ;
; 1 Sync. load                       ; 36                            ;
; 2 Async. clears                    ; 6                             ;
; 2 Clock enables                    ; 17                            ;
; 2 Clocks                           ; 14                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.05) ; Number of LABs  (Total = 246) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 9                             ;
; 1                                            ; 10                            ;
; 2                                            ; 16                            ;
; 3                                            ; 7                             ;
; 4                                            ; 4                             ;
; 5                                            ; 3                             ;
; 6                                            ; 5                             ;
; 7                                            ; 0                             ;
; 8                                            ; 5                             ;
; 9                                            ; 1                             ;
; 10                                           ; 0                             ;
; 11                                           ; 1                             ;
; 12                                           ; 4                             ;
; 13                                           ; 0                             ;
; 14                                           ; 3                             ;
; 15                                           ; 6                             ;
; 16                                           ; 11                            ;
; 17                                           ; 8                             ;
; 18                                           ; 9                             ;
; 19                                           ; 7                             ;
; 20                                           ; 7                             ;
; 21                                           ; 11                            ;
; 22                                           ; 17                            ;
; 23                                           ; 10                            ;
; 24                                           ; 17                            ;
; 25                                           ; 10                            ;
; 26                                           ; 17                            ;
; 27                                           ; 14                            ;
; 28                                           ; 7                             ;
; 29                                           ; 9                             ;
; 30                                           ; 6                             ;
; 31                                           ; 5                             ;
; 32                                           ; 7                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.01) ; Number of LABs  (Total = 246) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 9                             ;
; 1                                               ; 30                            ;
; 2                                               ; 14                            ;
; 3                                               ; 8                             ;
; 4                                               ; 8                             ;
; 5                                               ; 7                             ;
; 6                                               ; 11                            ;
; 7                                               ; 19                            ;
; 8                                               ; 21                            ;
; 9                                               ; 21                            ;
; 10                                              ; 15                            ;
; 11                                              ; 22                            ;
; 12                                              ; 11                            ;
; 13                                              ; 16                            ;
; 14                                              ; 7                             ;
; 15                                              ; 7                             ;
; 16                                              ; 15                            ;
; 17                                              ; 2                             ;
; 18                                              ; 1                             ;
; 19                                              ; 1                             ;
; 20                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.21) ; Number of LABs  (Total = 246) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 8                             ;
; 2                                            ; 10                            ;
; 3                                            ; 13                            ;
; 4                                            ; 16                            ;
; 5                                            ; 7                             ;
; 6                                            ; 7                             ;
; 7                                            ; 9                             ;
; 8                                            ; 12                            ;
; 9                                            ; 3                             ;
; 10                                           ; 5                             ;
; 11                                           ; 11                            ;
; 12                                           ; 10                            ;
; 13                                           ; 11                            ;
; 14                                           ; 6                             ;
; 15                                           ; 6                             ;
; 16                                           ; 11                            ;
; 17                                           ; 11                            ;
; 18                                           ; 8                             ;
; 19                                           ; 9                             ;
; 20                                           ; 5                             ;
; 21                                           ; 6                             ;
; 22                                           ; 12                            ;
; 23                                           ; 6                             ;
; 24                                           ; 3                             ;
; 25                                           ; 6                             ;
; 26                                           ; 8                             ;
; 27                                           ; 3                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 5                             ;
; 31                                           ; 0                             ;
; 32                                           ; 6                             ;
; 33                                           ; 4                             ;
; 34                                           ; 1                             ;
; 35                                           ; 0                             ;
; 36                                           ; 0                             ;
; 37                                           ; 2                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 72           ; 72           ; 0            ; 0            ; 76        ; 72           ; 0            ; 0            ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 31           ; 0            ; 0            ; 31           ; 0            ; 0            ; 0            ; 0            ; 76        ; 76        ; 76        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 76           ; 4            ; 4            ; 76           ; 76           ; 0         ; 4            ; 76           ; 76           ; 76           ; 76           ; 74           ; 76           ; 76           ; 76           ; 76           ; 76           ; 45           ; 76           ; 76           ; 45           ; 76           ; 76           ; 76           ; 76           ; 0         ; 0         ; 0         ; 76           ; 76           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; cmos_xclk           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_rst_n          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pwdn           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VS              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_RED[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_RED[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_RED[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_RED[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_RED[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_GREEN[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_GREEN[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_GREEN[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_GREEN[5]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_GREEN[6]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_GREEN[7]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_BLUE[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_BLUE[4]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_BLUE[5]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_BLUE[6]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_BLUE[7]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_sclk           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_sdat           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; reset_n             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pclk           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_href           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[5]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[6]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[7]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_vsync          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE10E22C8 for design "ov7670_debug"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] port File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v Line: 43
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf Line: 37
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_r9q1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.sdc'
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|q_b[11] is being clocked by clk
Warning (332060): Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|delayed_wrptr_g[0] is being clocked by cmos_pclk
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 41
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1) File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1) File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C3 of PLL_1) File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node reset_n~input (placed in PIN 90 (CLK5, DIFFCLK_2n)) File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 42
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CKE File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v Line: 48
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CS_N[0] File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v Line: 329
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|WE_N File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v Line: 51
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CAS_N File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v Line: 50
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|RAS_N File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v Line: 49
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[10] File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v Line: 329
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]~1 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 435
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v Line: 84
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA~0 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v Line: 46
        Info (176357): Destination node Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA~1 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v Line: 46
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node mysystem:u0|altera_reset_controller:rst_controller|r_sync_rst  File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|host_ack File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd Line: 233
        Info (176357): Destination node mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|core_cmd[3] File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd Line: 233
        Info (176357): Destination node mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|core_cmd[2] File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd Line: 233
        Info (176357): Destination node mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|core_cmd[1] File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd Line: 233
        Info (176357): Destination node mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|core_cmd[0] File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd Line: 233
        Info (176357): Destination node mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|ld File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd Line: 150
        Info (176357): Destination node mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|shift File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd Line: 150
        Info (176357): Destination node mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|iscl_oen File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd Line: 443
        Info (176357): Destination node mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1|isda_oen File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd Line: 443
        Info (176357): Destination node mysystem:u0|oc_i2c_master:oc_iic_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|core_txd File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd Line: 146
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node mysystem:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node mysystem:u0|altera_reset_controller:rst_controller_001|merged_reset~0  File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v Line: 43
Warning (15064): PLL "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[3] feeds output pin "cmos_xclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v Line: 43
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.35 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 31 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin cmos_sclk uses I/O standard 3.3-V LVTTL at 72 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 47
    Info (169178): Pin cmos_sdat uses I/O standard 3.3-V LVTTL at 73 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 48
    Info (169178): Pin sdram_dq[0] uses I/O standard 3.3-V LVTTL at 51 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 67
    Info (169178): Pin sdram_dq[1] uses I/O standard 3.3-V LVTTL at 52 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 67
    Info (169178): Pin sdram_dq[2] uses I/O standard 3.3-V LVTTL at 54 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 67
    Info (169178): Pin sdram_dq[3] uses I/O standard 3.3-V LVTTL at 53 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 67
    Info (169178): Pin sdram_dq[4] uses I/O standard 3.3-V LVTTL at 58 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 67
    Info (169178): Pin sdram_dq[5] uses I/O standard 3.3-V LVTTL at 55 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 67
    Info (169178): Pin sdram_dq[6] uses I/O standard 3.3-V LVTTL at 60 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 67
    Info (169178): Pin sdram_dq[7] uses I/O standard 3.3-V LVTTL at 59 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 67
    Info (169178): Pin sdram_dq[8] uses I/O standard 3.3-V LVTTL at 65 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 67
    Info (169178): Pin sdram_dq[9] uses I/O standard 3.3-V LVTTL at 64 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 67
    Info (169178): Pin sdram_dq[10] uses I/O standard 3.3-V LVTTL at 67 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 67
    Info (169178): Pin sdram_dq[11] uses I/O standard 3.3-V LVTTL at 66 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 67
    Info (169178): Pin sdram_dq[12] uses I/O standard 3.3-V LVTTL at 69 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 67
    Info (169178): Pin sdram_dq[13] uses I/O standard 3.3-V LVTTL at 68 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 67
    Info (169178): Pin sdram_dq[14] uses I/O standard 3.3-V LVTTL at 71 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 67
    Info (169178): Pin sdram_dq[15] uses I/O standard 3.3-V LVTTL at 70 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 67
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at 23 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 41
    Info (169178): Pin reset_n uses I/O standard 3.3-V LVTTL at 90 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 42
    Info (169178): Pin cmos_pclk uses I/O standard 3.3-V LVTTL at 76 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 51
    Info (169178): Pin cmos_data[0] uses I/O standard 3.3-V LVTTL at 99 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 53
    Info (169178): Pin cmos_href uses I/O standard 3.3-V LVTTL at 75 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 50
    Info (169178): Pin cmos_data[1] uses I/O standard 3.3-V LVTTL at 98 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 53
    Info (169178): Pin cmos_data[2] uses I/O standard 3.3-V LVTTL at 87 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 53
    Info (169178): Pin cmos_data[3] uses I/O standard 3.3-V LVTTL at 86 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 53
    Info (169178): Pin cmos_data[4] uses I/O standard 3.3-V LVTTL at 85 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 53
    Info (169178): Pin cmos_data[5] uses I/O standard 3.3-V LVTTL at 84 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 53
    Info (169178): Pin cmos_data[6] uses I/O standard 3.3-V LVTTL at 83 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 53
    Info (169178): Pin cmos_data[7] uses I/O standard 3.3-V LVTTL at 80 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 53
    Info (169178): Pin cmos_vsync uses I/O standard 3.3-V LVTTL at 74 File: /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v Line: 49
Info (144001): Generated suppressed messages file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/output_files/ov7670_debug.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 1552 megabytes
    Info: Processing ended: Sat Oct 26 00:50:43 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/output_files/ov7670_debug.fit.smsg.


