$date
	Fri Jul 15 15:13:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module imm_gen_tb $end
$var reg 32 ! r_Instr [31:0] $end
$upscope $end
$scope module imm_gen_tb $end
$var wire 64 " w_Immediate [63:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx "
bx !
$end
#200000
b111111111111 "
b11111111111111111111111111111111 !
#400000
b101010111100 "
b10101011110011011111111111111111 !
#600000
b110110101011 "
b11011010101111001111111111111111 !
#800000
b110011011010 "
b11001101101010111111111111111111 !
#1000000
b101111001101 "
b10111100110110101111111111111111 !
#1200000
b101010111100 "
b10101011110011011111111111111111 !
#200000000
