

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_627_156'
================================================================
* Date:           Tue Feb  8 11:01:54 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_627_1  |        2|        2|         2|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln57_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln57"   --->   Operation 8 'read' 'trunc_ln57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub_ln629_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub_ln629_1"   --->   Operation 9 'read' 'sub_ln629_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_ln542_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln542"   --->   Operation 10 'read' 'sub_ln542_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 2, i2 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_30 = load i2 %i" [../src/ban.cpp:627]   --->   Operation 15 'load' 'i_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.44ns)   --->   "%icmp_ln627 = icmp_eq  i2 %i_30, i2 0" [../src/ban.cpp:627]   --->   Operation 17 'icmp' 'icmp_ln627' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln627 = br i1 %icmp_ln627, void %.split121_ifconv, void %_ZNK3Ban22sum_infinitesimal_realEPff.exit.i.i.exitStub" [../src/ban.cpp:627]   --->   Operation 19 'br' 'br_ln627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln630 = zext i2 %i_30" [../src/ban.cpp:630]   --->   Operation 20 'zext' 'zext_ln630' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.78ns)   --->   "%add_ln630 = add i6 %sub_ln542_read, i6 %zext_ln630" [../src/ban.cpp:630]   --->   Operation 21 'add' 'add_ln630' <Predicate = (!icmp_ln627)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln630_2 = zext i6 %add_ln630" [../src/ban.cpp:630]   --->   Operation 22 'zext' 'zext_ln630_2' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_53_cast = zext i2 %i_30" [../src/ban.cpp:627]   --->   Operation 23 'zext' 'i_53_cast' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.99ns)   --->   "%icmp_ln629 = icmp_ult  i32 %i_53_cast, i32 %sub_ln629_1_read" [../src/ban.cpp:629]   --->   Operation 24 'icmp' 'icmp_ln629' <Predicate = (!icmp_ln627)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln630_1 = add i6 %trunc_ln57_read, i6 %zext_ln630" [../src/ban.cpp:630]   --->   Operation 25 'add' 'add_ln630_1' <Predicate = (!icmp_ln627)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln630_2 = add i6 %sub_ln542_read, i6 %add_ln630_1" [../src/ban.cpp:630]   --->   Operation 26 'add' 'add_ln630_2' <Predicate = (!icmp_ln627)> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln630_3 = zext i6 %add_ln630_2" [../src/ban.cpp:630]   --->   Operation 27 'zext' 'zext_ln630_3' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%b_num_addr_9 = getelementptr i32 %b_num, i64 0, i64 %zext_ln630_3" [../src/ban.cpp:630]   --->   Operation 28 'getelementptr' 'b_num_addr_9' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 29 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln627)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr_9" [../src/ban.cpp:630]   --->   Operation 30 'load' 'b_num_load' <Predicate = (!icmp_ln627)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 31 [1/1] (1.13ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln630_3" [../src/ban.cpp:630]   --->   Operation 31 'icmp' 'addr_cmp' <Predicate = (!icmp_ln627)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln630 = store i64 %zext_ln630_2, i64 %reuse_addr_reg" [../src/ban.cpp:630]   --->   Operation 32 'store' 'store_ln630' <Predicate = (!icmp_ln627)> <Delay = 0.42>
ST_2 : Operation 33 [1/1] (0.54ns)   --->   "%add_ln627 = add i2 %i_30, i2 3" [../src/ban.cpp:627]   --->   Operation 33 'add' 'add_ln627' <Predicate = (!icmp_ln627)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln627 = store i2 %add_ln627, i2 %i" [../src/ban.cpp:627]   --->   Operation 34 'store' 'store_ln627' <Predicate = (!icmp_ln627)> <Delay = 0.42>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln627)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln630_2" [../src/ban.cpp:630]   --->   Operation 35 'getelementptr' 'b_num_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln627 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/ban.cpp:627]   --->   Operation 36 'specloopname' 'specloopname_ln627' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 37 'load' 'reuse_reg_load' <Predicate = (addr_cmp & !icmp_ln629)> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (1.23ns)   --->   "%b_num_load = load i6 %b_num_addr_9" [../src/ban.cpp:630]   --->   Operation 38 'load' 'b_num_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln629)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %b_num_load" [../src/ban.cpp:630]   --->   Operation 39 'select' 'reuse_select' <Predicate = (!icmp_ln629)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln629 = select i1 %icmp_ln629, i32 0, i32 %reuse_select" [../src/ban.cpp:629]   --->   Operation 40 'select' 'select_ln629' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.23ns)   --->   "%store_ln630 = store i32 %select_ln629, i6 %b_num_addr" [../src/ban.cpp:630]   --->   Operation 41 'store' 'store_ln630' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln629 = store i32 %select_ln629, i32 %reuse_reg" [../src/ban.cpp:629]   --->   Operation 42 'store' 'store_ln629' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'store' operation ('store_ln0') of constant 2 on local variable 'i' [11]  (0.427 ns)

 <State 2>: 2ns
The critical path consists of the following:
	'load' operation ('i', ../src/ban.cpp:627) on local variable 'i' [16]  (0 ns)
	'add' operation ('add_ln630_1', ../src/ban.cpp:630) [29]  (0 ns)
	'add' operation ('add_ln630_2', ../src/ban.cpp:630) [30]  (0.76 ns)
	'getelementptr' operation ('b_num_addr_9', ../src/ban.cpp:630) [32]  (0 ns)
	'load' operation ('b_num_load', ../src/ban.cpp:630) on array 'b_num' [35]  (1.24 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	'load' operation ('b_num_load', ../src/ban.cpp:630) on array 'b_num' [35]  (1.24 ns)
	'select' operation ('reuse_select', ../src/ban.cpp:630) [37]  (0 ns)
	'select' operation ('select_ln629', ../src/ban.cpp:629) [38]  (0.449 ns)
	'store' operation ('store_ln630', ../src/ban.cpp:630) of variable 'select_ln629', ../src/ban.cpp:629 on array 'b_num' [39]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
