# Reading pref.tcl
# do labpractice_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/Programass/intelFPGA_lite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Udea/Semestre6/Digitales\ 2/practica2/practica2 {D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:07 on Apr 26,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Udea/Semestre6/Digitales 2/practica2/practica2" D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv 
# -- Compiling module addsub754_JJ
# ** Warning: D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv(114): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv(174): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv(197): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv(441): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv(442): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv(453): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module test_bench
# ** Warning: D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv(471): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv(472): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	test_bench
# End time: 12:15:07 on Apr 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# 
vsim work.test_bench
# vsim work.test_bench 
# Start time: 12:15:13 on Apr 26,2021
# Loading sv_std.std
# Loading work.test_bench
# Loading work.addsub754_JJ
add wave -position end  sim:/test_bench/tb/A
add wave -position end  sim:/test_bench/tb/aux
add wave -position end  sim:/test_bench/tb/B
add wave -position end  sim:/test_bench/tb/clk
add wave -position end  sim:/test_bench/tb/currentState
add wave -position end  sim:/test_bench/tb/diferencia
add wave -position end  sim:/test_bench/tb/expA
add wave -position end  sim:/test_bench/tb/expB
add wave -position end  sim:/test_bench/tb/i
add wave -position end  sim:/test_bench/tb/j
add wave -position end  sim:/test_bench/tb/mantA
add wave -position end  sim:/test_bench/tb/mantB
add wave -position end  sim:/test_bench/tb/mayA
add wave -position end  sim:/test_bench/tb/nextState
add wave -position end  sim:/test_bench/tb/oper
add wave -position end  sim:/test_bench/tb/OUT
add wave -position end  sim:/test_bench/tb/R
add wave -position end  sim:/test_bench/tb/rA
add wave -position end  sim:/test_bench/tb/rB
add wave -position end  sim:/test_bench/tb/ready
add wave -position end  sim:/test_bench/tb/reset
add wave -position end  sim:/test_bench/tb/result
add wave -position end  sim:/test_bench/tb/start
run -all
# ** Note: $stop    : D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv(518)
#    Time: 812 ns  Iteration: 0  Instance: /test_bench
# Break in Module test_bench at D:/Udea/Semestre6/Digitales 2/practica2/practica2/addsub754_JJ.sv line 518
# End time: 12:20:28 on Apr 26,2021, Elapsed time: 0:05:15
# Errors: 0, Warnings: 0
