INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/test/test.srcs/sources_1/new/GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-311] analyzing module and_gate_behavioral
INFO: [VRFC 10-311] analyzing module and_gate_structual
INFO: [VRFC 10-311] analyzing module and_gate_dataflow
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-311] analyzing module or_gate_behavioral
INFO: [VRFC 10-311] analyzing module and_gate_structual
WARNING: [VRFC 10-3609] overwriting previous definition of module 'and_gate_structual' [/home/psh/work/test/test.srcs/sources_1/new/GATE.v:94]
INFO: [VRFC 10-311] analyzing module or_gate_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/test/test.srcs/sim_1/new/tb_or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_or_gate
