INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/rtl/Multi_Carry4_DelayLine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_Carry4_DelayLine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Giacomo/Desktop/LAE_TDC_project/TDC/work/impl/Carry4_DelayLine.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
