<?xml version="1.0" encoding="utf-8"?>
<ECU_MEMORY name="" sw_id="" default_rom_data="Applpfls1" default_bss="lmu0_nc" default_data="dsram1">
  <BLOCKS> 
	<!-- CPU specific ROM -->
    <!-- <BLOCK name="Applpfls0_complete"            address="0x80000000"   offset="0x0000"   size="0x300000"  />      total size 3072KB -> 0x300000 -->
    <BLOCK name="ROM_Applpfls0_FBL_STIL_HSM_..."         address="0x80000000"   offset="0x0000"   size="0xE0000" type="rom"  /> <!-- total size 917KB -> 0xE0000 -->
	
	<BLOCK name="ROM_CalBoschBlock"                     address="0x800E0000"   offset="0x0000"   size="0x8000" type="rom" /> <!-- total size 32KB -> 0x8000 -->
	<BLOCK name="ROM_CalJlrBlock"                       address="0x800E8000"   offset="0x0000"   size="0x8000" type="rom" /> <!-- total size 32KB -> 0x8000 -->
	
	
	
    <BLOCK name="ROM_Applpfls0_Func"                     address="0x800F0000"   offset="0x0000"   size="0x210000" type="rom" /> <!-- total size 2176KB -> 0x2100000 -->
   
    <!-- <BLOCK name="Applpfls1_complete"            address="0x80300000"   offset="0x0000"   size="0x300000"  />      total size 3072KB -> 0x300000 -->
	<BLOCK name="ROM_Applpfls1_Func"                     address="0x80300000"   offset="0x0000"   size="0x300000" type="rom" /> <!-- total size 3072KB -> 0x300000  -->

	<!-- <BLOCK name="Applpfls2_complete"            address="0x80600000"   offset="0x0000"   size="0x300000"  />      total size 3072KB -> 0x300000 -->
	<BLOCK name="ROM_Applpfls2_Func"                     address="0x80600000"   offset="0x0000"   size="0x300000" type="rom" /> <!-- total size 3072KB -> 0x300000 -->

	<!-- <BLOCK name="Applpfls3_complete"            address="0x80900000"   offset="0x0000"   size="0x300000"  />      total size 3072KB -> 0x300000 -->
	<BLOCK name="ROM_JlrSwBlock"                         address="0x80900000"   offset="0x0000"   size="0x8000" type="rom"   /> <!-- total size 32KB   -> 0x8000 -->	
	<BLOCK name="ROM_Applpfls3_Func"                     address="0x80908000"   offset="0x0000"   size="0x2F8000" type="rom" /> <!-- total size 3040KB -> 0x2F8000 -->

	<!-- <BLOCK name="Applpfls4_complete"            address="0x80C00000"   offset="0x0000"   size="0x300000"  />      total size 3072KB -> 0x300000 -->
	<BLOCK name="ROM_Applpfls4_Func"                     address="0x80C00000"   offset="0x0000"   size="0x300000" type="rom" /> <!-- total size 3072KB -> 0x300000 -->
	
	<!-- <BLOCK name="Applpfls5_complete"            address="0x80F00000"   offset="0x0000"   size="0x100000"  />      total size 1024KB -> 0x100000 -->
	<BLOCK name="ROM_Applpfls5_Func"                     address="0x80F00000"   offset="0x0000"   size="0x100000" type="rom" /> <!-- total size 1024KB -> 0x100000 -->


  	<!-- CPU specific RAM -->
    <!-- <BLOCK name="dsram0_DataRAM_Core0_complete"           address="0x70000000"   offset="0x0000"   size="0x3C000"  />      total size 240KB -> 0x3C000 -->
	<BLOCK name="RAM_Data_dsram0_Core0"                         address="0x70000000"   offset="0x0000"   size="0x3C000" type="ram" /> <!-- total size 240KB -> 0x3C000 -->
	
    <!-- <BLOCK name="dsram1_DataRAM_Core1_complete"           address="0x60000000"   offset="0x0000"   size="0x3C000"  />      total size 240KB -> 0x3C000 -->
	<BLOCK name="RAM_Data_dsram1_Core1"                         address="0x60000000"   offset="0x0000"   size="0x3C000" type="ram" /> <!-- total size 240KB -> 0x3C000 -->
	
    <!-- <BLOCK name="dsram2_DataRAM_Core2_complete"           address="0x50000000"   offset="0x0000"   size="0x18000"  />      total size 96KB -> 0x18000 -->
	<BLOCK name="RAM_Data_dsram2_Core2"                         address="0x50000000"   offset="0x0000"   size="0x18000" type="ram" /> <!-- total size 96KB -> 0x18000 -->
   
    <!-- <BLOCK name="dsram3_DataRAM_Core3_complete"           address="0x40000000"   offset="0x0000"   size="0x18000"  />      total size 96KB -> 0x18000 -->
	<BLOCK name="RAM_Data_dsram3_Core3_BoschAPPL"               address="0x40005200"   offset="0x0000"   size="0x18000" type="ram" /> <!-- total size 96KB -> 0x18000 -->	
	
    <!-- <BLOCK name="dsram4_DataRAM_Core4_complete"           address="0x30000000"   offset="0x0000"   size="0x18000"  />      total size 96KB -> 0x18000 -->
	<BLOCK name="RAM_Data_dsram4_Core4"                         address="0x30000000"   offset="0x0000"   size="0x18000" type="ram" /> <!-- total size 96KB -> 0x18000 -->	

    <!-- <BLOCK name="dsram5_DataRAM_Core5_complete"           address="0x10000000"   offset="0x0000"   size="0x18000"  />      total size 96KB -> 0x18000 -->
	<BLOCK name="RAM_Data_dsram5_Core5"                         address="0x10000000"   offset="0x0000"   size="0x18000" type="ram" /> <!-- total size 96KB -> 0x18000 -->
	

	
	
	<!-- Common RAM nc= non cached -->
	<!-- Local RAM ** no hardware safety mechanisms in place to support use in ASIL B, ASIL C or ASIL D -->
    <BLOCK name="RAM_Local_lmu0_nc"                            address="0xB0040000"   offset="0x0000"   size="0x3FFF4" type="ram" />  <!-- total size 256KB -> 0x40000 -->
	<BLOCK name="RAM_Local_lmu_buram"                          address="0xB007FFF4"   offset="0x0000"   size="0xC" type="ram"    />
    <BLOCK name="RAM_Local_lmu1_nc"                            address="0xB0080000"   offset="0x0000"   size="0x3FFF4" type="ram" />  <!-- total size 256KB -> 0x40000 -->
    <BLOCK name="RAM_Local_lmu2_nc"                            address="0xB00C0000"   offset="0x0000"   size="0x3FFF4" type="ram"  />  <!-- total size 256KB -> 0x40000 -->
	<!-- Distributed Local RAM -->
    <BLOCK name="RAM_DistributedLocal_dlmu0_nc"                           address="0xB0000000"   offset="0x0000"   size="0x10000" type="ram"  /> <!-- total size 64KB -> 0x10000 -->
	<BLOCK name="RAM_DistributedLocal_dlmu1_nc"                           address="0xB0010000"   offset="0x0000"   size="0x10000" type="ram"  /> <!-- total size 64KB -> 0x10000 -->
	<BLOCK name="RAM_DistributedLocal_dlmu2_nc"                           address="0xB0020000"   offset="0x0000"   size="0x10000" type="ram"  /> <!-- total size 64KB -> 0x10000 -->
	<BLOCK name="RAM_DistributedLocal_dlmu3_nc"                           address="0xB0030000"   offset="0x0000"   size="0x10000" type="ram"  /> <!-- total size 64KB -> 0x10000 -->
	<BLOCK name="RAM_DistributedLocal_dlmu4_nc"                           address="0xB0100000"   offset="0x0000"   size="0x10000" type="ram"  /> <!-- total size 64KB -> 0x10000 -->
	<BLOCK name="RAM_DistributedLocal_dlmu5_nc"                           address="0xB0110000"   offset="0x0000"   size="0x10000" type="ram"  /> <!-- total size 64KB -> 0x10000 -->
	
    <BLOCK name="RAM_Extended_emem0_nc"                           address="0xB9200000"   offset="0x0000"   size="0x100000" type="ram" /> <!-- total size 1000KB -> 0x100000 -->
	<BLOCK name="RAM_Extended_emem1_nc"                           address="0xB9300000"   offset="0x0000"   size="0x100000" type="ram" /> <!-- total size 1000KB -> 0x100000 -->
	<!-- EMEM2 & EMEM3 "TCM" are not used and left free to be used by the tracer -->
 
<!--
    <BLOCK name="dlmu0" address="0x90000000" offset="0x0000" size="0x10000" />
    <BLOCK name="dlmu1" address="0x90010000" offset="0x0000" size="0x10000" />
    <BLOCK name="dlmu2" address="0x90020000" offset="0x0000" size="0x10000" />
    <BLOCK name="Applpfls2" address="0x80600000" offset="0x0000" size="0x300000" />
    <BLOCK name="Applpfls3" address="0x80900000" offset="0x0000" size="0x300000" />
    <BLOCK name="Applpfls4" address="0x80C00000" offset="0x0000" size="0x300000" />
    <BLOCK name="Applpfls5" address="0x80F00000" offset="0x0000" size="0x100000" />
    <BLOCK name="dlmu0_nc" address="0xB0000000" offset="0x0000" size="0x10000" />
    <BLOCK name="dlmu1_nc" address="0xB0010000" offset="0x0000" size="0x10000" />
    <BLOCK name="dlmu2_nc" address="0xB0020000" offset="0x0000" size="0x10000" />
    <BLOCK name="dlmu3" address="0x90030000" offset="0x0000" size="0x10000" />
    <BLOCK name="dlmu3_nc" address="0xB0030000" offset="0x0000" size="0x10000" />
    <BLOCK name="dlmu4" address="0x90140000" offset="0x0000" size="0x10000" />
    <BLOCK name="dlmu4_nc" address="0xB0140000" offset="0x0000" size="0x10000" />
    <BLOCK name="dlmu5" address="0x90150000" offset="0x0000" size="0x10000" />
    <BLOCK name="dlmu5_nc" address="0xB0150000" offset="0x0000" size="0x10000" />
    <BLOCK name="dsram3" address="0x40000000" offset="0x0000" size="0x18000"/>
    <BLOCK name="dsram4" address="0x30000000" offset="0x0000" size="0x18000"/>
    <BLOCK name="dsram5" address="0x10000000" offset="0x0000" size="0x18000"/>
    <BLOCK name="emem1" address="0x99100000" offset="0x0000" size="0x100000" />
    <BLOCK name="emem1_nc" address="0xB9100000" offset="0x0000" size="0x100000" />
    <BLOCK name="emem2" address="0x99200000" offset="0x0000" size="0x100000" />
    <BLOCK name="emem2_nc" address="0xB9200000" offset="0x0000" size="0x100000" />
    <BLOCK name="emem3" address="0x99300000" offset="0x0000" size="0x100000" />
    <BLOCK name="emem3_nc" address="0xB9300000" offset="0x0000" size="0x100000" />
    <BLOCK name="lmu0" address="0x90040000" offset="0x0000" size="0x40000" />
    <BLOCK name="lmu1" address="0x90080000" offset="0x0000" size="0x40000" />
    <BLOCK name="lmu1_nc" address="0xB0080000" offset="0x0000" size="0x40000" />
    <BLOCK name="lmu2" address="0x900C0000" offset="0x0000" size="0x40000" />
    <BLOCK name="lmu2_nc" address="0xB00C0000" offset="0x0000" size="0x40000" />
    <BLOCK name="lmu3" address="0x90100000" offset="0x0000" size="0x40000" />
    <BLOCK name="lmu3_nc" address="0xB0100000" offset="0x0000" size="0x40000" />
-->
  </BLOCKS>
</ECU_MEMORY>
