{"vcs1":{"timestamp_begin":1684263197.291416975, "rt":1.26, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1684263198.644900977, "rt":1.21, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684263199.930124153, "rt":0.47, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684263196.636777509}
{"VCS_COMP_START_TIME": 1684263196.636777509}
{"VCS_COMP_END_TIME": 1684263201.964713134}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330364}}
{"stitch_vcselab": {"peak_mem": 211884}}
