[2025-09-16 23:10:44] START suite=qualcomm_srv trace=srv170_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv170_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2628275 heartbeat IPC: 3.805 cumulative IPC: 3.805 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5069059 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5069059 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5069060 heartbeat IPC: 4.097 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 13998218 heartbeat IPC: 1.12 cumulative IPC: 1.12 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 22917174 heartbeat IPC: 1.121 cumulative IPC: 1.121 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 31904400 heartbeat IPC: 1.113 cumulative IPC: 1.118 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 40833652 heartbeat IPC: 1.12 cumulative IPC: 1.118 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 49823846 heartbeat IPC: 1.112 cumulative IPC: 1.117 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 58816823 heartbeat IPC: 1.112 cumulative IPC: 1.116 (Simulation time: 00 hr 08 min 15 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 67847067 heartbeat IPC: 1.107 cumulative IPC: 1.115 (Simulation time: 00 hr 09 min 21 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 76809242 heartbeat IPC: 1.116 cumulative IPC: 1.115 (Simulation time: 00 hr 10 min 26 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv170_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000020 cycles: 85761264 heartbeat IPC: 1.117 cumulative IPC: 1.115 (Simulation time: 00 hr 11 min 29 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 89767456 cumulative IPC: 1.114 (Simulation time: 00 hr 12 min 37 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 89767456 cumulative IPC: 1.114 (Simulation time: 00 hr 12 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv170_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.114 instructions: 100000000 cycles: 89767456
CPU 0 Branch Prediction Accuracy: 90.79% MPKI: 16.18 Average ROB Occupancy at Mispredict: 25.87
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3885
BRANCH_INDIRECT: 0.4195
BRANCH_CONDITIONAL: 13.21
BRANCH_DIRECT_CALL: 0.9342
BRANCH_INDIRECT_CALL: 0.6041
BRANCH_RETURN: 0.6265


====Backend Stall Breakdown====
ROB_STALL: 99547
LQ_STALL: 0
SQ_STALL: 499812


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 134.39394
REPLAY_LOAD: 106.39286
NON_REPLAY_LOAD: 22.912876

== Total ==
ADDR_TRANS: 4435
REPLAY_LOAD: 5958
NON_REPLAY_LOAD: 89154

== Counts ==
ADDR_TRANS: 33
REPLAY_LOAD: 56
NON_REPLAY_LOAD: 3891

cpu0->cpu0_STLB TOTAL        ACCESS:    1861219 HIT:    1857139 MISS:       4080 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1861219 HIT:    1857139 MISS:       4080 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 214.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8265772 HIT:    7248424 MISS:    1017348 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6720788 HIT:    5903265 MISS:     817523 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     554712 HIT:     378074 MISS:     176638 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     982876 HIT:     966487 MISS:      16389 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7396 HIT:        598 MISS:       6798 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.34 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14995912 HIT:    8059652 MISS:    6936260 MSHR_MERGE:    1633956
cpu0->cpu0_L1I LOAD         ACCESS:   14995912 HIT:    8059652 MISS:    6936260 MSHR_MERGE:    1633956
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.58 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30450810 HIT:   26988795 MISS:    3462015 MSHR_MERGE:    1481424
cpu0->cpu0_L1D LOAD         ACCESS:   17109018 HIT:   15324274 MISS:    1784744 MSHR_MERGE:     366261
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13333509 HIT:   11663731 MISS:    1669778 MSHR_MERGE:    1115066
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8283 HIT:        790 MISS:       7493 MSHR_MERGE:         97
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.44 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12446942 HIT:   10537157 MISS:    1909785 MSHR_MERGE:     961909
cpu0->cpu0_ITLB LOAD         ACCESS:   12446942 HIT:   10537157 MISS:    1909785 MSHR_MERGE:     961909
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.059 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28863857 HIT:   27643056 MISS:    1220801 MSHR_MERGE:     307458
cpu0->cpu0_DTLB LOAD         ACCESS:   28863857 HIT:   27643056 MISS:    1220801 MSHR_MERGE:     307458
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.904 cycles
cpu0->LLC TOTAL        ACCESS:    1260048 HIT:    1209998 MISS:      50050 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     817523 HIT:     798337 MISS:      19186 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     176638 HIT:     149838 MISS:      26800 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     259089 HIT:     258855 MISS:        234 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6798 HIT:       2968 MISS:       3830 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 120.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2508
  ROW_BUFFER_MISS:      47305
  AVG DBUS CONGESTED CYCLE: 3.49
Channel 0 WQ ROW_BUFFER_HIT:        963
  ROW_BUFFER_MISS:      20416
  FULL:          0
Channel 0 REFRESHES ISSUED:       7481

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       516920       438201        73600         2624
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          151          363          252
  STLB miss resolved @ L2C                0           75          159          244           64
  STLB miss resolved @ LLC                0          143          319         1566          533
  STLB miss resolved @ MEM                0            2          324         2223         2040

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             162156        49075      1269827       132387          363
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           67           83           16
  STLB miss resolved @ L2C                0           47           89           47            5
  STLB miss resolved @ LLC                0           42          137          399           32
  STLB miss resolved @ MEM                0            1           47          214           38
[2025-09-16 23:23:21] END   suite=qualcomm_srv trace=srv170_ap (rc=0)
