{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501677879099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501677879103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 02 20:44:38 2017 " "Processing started: Wed Aug 02 20:44:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501677879103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1501677879103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off verilog_ip_pll -c verilog_ip_pll " "Command: quartus_eda --read_settings_files=off --write_settings_files=off verilog_ip_pll -c verilog_ip_pll" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1501677879103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1501677879468 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_ip_pll_6_1200mv_85c_slow.vo E:/altera/verilog_ip_pll/simulation/modelsim/ simulation " "Generated file verilog_ip_pll_6_1200mv_85c_slow.vo in folder \"E:/altera/verilog_ip_pll/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1501677879563 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_ip_pll_6_1200mv_0c_slow.vo E:/altera/verilog_ip_pll/simulation/modelsim/ simulation " "Generated file verilog_ip_pll_6_1200mv_0c_slow.vo in folder \"E:/altera/verilog_ip_pll/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1501677879582 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_ip_pll_min_1200mv_0c_fast.vo E:/altera/verilog_ip_pll/simulation/modelsim/ simulation " "Generated file verilog_ip_pll_min_1200mv_0c_fast.vo in folder \"E:/altera/verilog_ip_pll/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1501677879599 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_ip_pll.vo E:/altera/verilog_ip_pll/simulation/modelsim/ simulation " "Generated file verilog_ip_pll.vo in folder \"E:/altera/verilog_ip_pll/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1501677879614 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_ip_pll_6_1200mv_85c_v_slow.sdo E:/altera/verilog_ip_pll/simulation/modelsim/ simulation " "Generated file verilog_ip_pll_6_1200mv_85c_v_slow.sdo in folder \"E:/altera/verilog_ip_pll/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1501677879628 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_ip_pll_6_1200mv_0c_v_slow.sdo E:/altera/verilog_ip_pll/simulation/modelsim/ simulation " "Generated file verilog_ip_pll_6_1200mv_0c_v_slow.sdo in folder \"E:/altera/verilog_ip_pll/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1501677879640 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_ip_pll_min_1200mv_0c_v_fast.sdo E:/altera/verilog_ip_pll/simulation/modelsim/ simulation " "Generated file verilog_ip_pll_min_1200mv_0c_v_fast.sdo in folder \"E:/altera/verilog_ip_pll/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1501677879655 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "verilog_ip_pll_v.sdo E:/altera/verilog_ip_pll/simulation/modelsim/ simulation " "Generated file verilog_ip_pll_v.sdo in folder \"E:/altera/verilog_ip_pll/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1501677879669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501677879740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 02 20:44:39 2017 " "Processing ended: Wed Aug 02 20:44:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501677879740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501677879740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501677879740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1501677879740 ""}
