## Week-6

  - Modify processor.v according to the gpio architecture. In our case, we have used 3 input gpio pins and 4 output gpio pins.

    ![image](https://github.com/VamsiKaparthi/riscv-hdp/assets/89274263/8e6cd5e0-19e5-4462-a5c9-3c33dbc73331)

    ![image](https://github.com/VamsiKaparthi/riscv-hdp/assets/89274263/bbb90e53-565a-495a-8431-80802b7f3e0a)

  - Modify testbench.v according to the gpio architecture.

    ![image](https://github.com/VamsiKaparthi/riscv-hdp/assets/89274263/1a1051cb-c221-4232-9fdb-5e874c1a7527)

