module SmulAsFunction_Verilog(
  input wire [31:0] x,
  input wire [31:0] y,
  input wire [31:0] z
);
  function automatic reg [31:0] smul32b_32b_x_32b (input reg [31:0] lhs, input reg [31:0] rhs);
    reg signed  [31:0] signed_lhs;
    reg signed  [31:0] signed_rhs;
    reg signed  [31:0] signed_result;
    signed_lhs = $signed(lhs);
    signed_rhs = $signed(rhs);
    signed_result = signed_lhs * signed_rhs;
    smul32b_32b_x_32b = $unsigned(signed_result);
  endfunction
  wire [31:0] x_smul_y;
  wire [31:0] z_smul_z;
  assign x_smul_y = smul32b_32b_x_32b(x, y);
  assign z_smul_z = smul32b_32b_x_32b(z, z);
endmodule
