

================================================================
== Vivado HLS Report for 'conv2d_3x3_4chan_rev'
================================================================
* Date:           Mon Dec  2 23:36:00 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       finished
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------------------------------------------+
    |   Latency   |   Interval  |                   Pipeline                  |
    |  min |  max |  min |  max |                     Type                    |
    +------+------+------+------+---------------------------------------------+
    |  2054|  2055|  2048|  2048| loop rewind(delay=1 initiation interval(s)) |
    +------+------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L1_L2   |  2054|  2054|         9|          2|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      9|       -|       -|
|Expression       |        -|      -|       0|     580|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      17|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     224|
|Register         |        2|      -|    1484|      97|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      9|    1484|     918|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------+-------------------+---------+-------+---+----+
    |        Instance        |       Module      | BRAM_18K| DSP48E| FF| LUT|
    +------------------------+-------------------+---------+-------+---+----+
    |CNN_mux_42_48_1_1_U457  |CNN_mux_42_48_1_1  |        0|      0|  0|  17|
    +------------------------+-------------------+---------+-------+---+----+
    |Total                   |                   |        0|      0|  0|  17|
    +------------------------+-------------------+---------+-------+---+----+

    * DSP48: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |CNN_mul_mul_25s_1eOg_U458  |CNN_mul_mul_25s_1eOg  |  i0 * i1  |
    |CNN_mul_mul_25s_1eOg_U459  |CNN_mul_mul_25s_1eOg  |  i0 * i1  |
    |CNN_mul_mul_25s_1eOg_U460  |CNN_mul_mul_25s_1eOg  |  i0 * i1  |
    |CNN_mul_mul_25s_1eOg_U461  |CNN_mul_mul_25s_1eOg  |  i0 * i1  |
    |CNN_mul_mul_25s_1eOg_U462  |CNN_mul_mul_25s_1eOg  |  i0 * i1  |
    |CNN_mul_mul_25s_1eOg_U463  |CNN_mul_mul_25s_1eOg  |  i0 * i1  |
    |CNN_mul_mul_25s_1eOg_U464  |CNN_mul_mul_25s_1eOg  |  i0 * i1  |
    |CNN_mul_mul_25s_1eOg_U465  |CNN_mul_mul_25s_1eOg  |  i0 * i1  |
    |CNN_mul_mul_25s_1eOg_U466  |CNN_mul_mul_25s_1eOg  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_819_p2                  |     +    |      0|  0|  16|           9|           1|
    |indvar_flatten_next_fu_781_p2  |     +    |      0|  0|  17|           1|          10|
    |k_2_fu_675_p2                  |     +    |      0|  0|  12|           1|           3|
    |p_Val2_10_8_fu_1027_p2         |     +    |      0|  0|   8|          48|          48|
    |p_Val2_13_8_fu_1043_p2         |     +    |      0|  0|  57|          50|          50|
    |tmp1_fu_1023_p2                |     +    |      0|  0|   8|          48|          48|
    |tmp2_fu_974_p2                 |     +    |      0|  0|  55|          48|          48|
    |tmp3_fu_980_p2                 |     +    |      0|  0|  55|          48|          48|
    |tmp4_fu_1018_p2                |     +    |      0|  0|   8|          48|          48|
    |tmp5_fu_1012_p2                |     +    |      0|  0|   8|          48|          48|
    |tmp6_fu_992_p2                 |     +    |      0|  0|   8|          48|          48|
    |tmp7_fu_986_p2                 |     +    |      0|  0|   8|          48|          48|
    |tmp_5_fu_724_p2                |     +    |      0|  0|  17|           8|          10|
    |tmp_6_fu_737_p2                |     +    |      0|  0|  17|           9|          10|
    |tmp_7_fu_893_p2                |     +    |      0|  0|   8|           7|           7|
    |x_4_8_fu_799_p2                |     +    |      0|  0|  39|          32|           1|
    |y_4_8_fu_787_p2                |     +    |      0|  0|  39|          32|           1|
    |tmp_4_fu_854_p2                |     -    |      0|  0|   8|           7|           7|
    |ap_condition_467               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_483               |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_830_p2     |   icmp   |      0|  0|  13|          10|           2|
    |tmp_79_8_fu_793_p2             |   icmp   |      0|  0|  18|          32|           4|
    |tmp_s_fu_824_p2                |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |i_mid2_fu_681_p3               |  select  |      0|  0|   9|           1|           1|
    |k_mid2_fu_697_p3               |  select  |      0|  0|   3|           1|           3|
    |p_8_fu_811_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_x_1_8_fu_804_p3              |  select  |      0|  0|  32|           1|          32|
    |x_mid2_fu_689_p3               |  select  |      0|  0|  32|           1|           1|
    |y_mid2_fu_756_p3               |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 580|         601|         544|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  17|          4|    1|          4|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                  |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_611_p6               |  13|          3|    9|         27|
    |ap_phi_mux_indvar_flatten_phi_fu_653_p6  |  13|          3|   10|         30|
    |ap_phi_mux_k_phi_fu_625_p6               |  13|          3|    3|          9|
    |ap_phi_mux_tmp_22_phi_fu_582_p6          |  13|          3|    1|          3|
    |ap_phi_mux_x_phi_fu_597_p6               |  13|          3|   32|         96|
    |ap_phi_mux_y_phi_fu_639_p6               |  13|          3|   32|         96|
    |i_reg_607                                |   9|          2|    9|         18|
    |in_image_0_V_address0                    |  13|          3|   10|         30|
    |in_image_1_V_address0                    |  13|          3|   10|         30|
    |in_image_2_V_address0                    |  13|          3|   10|         30|
    |indvar_flatten_reg_649                   |   9|          2|   10|         20|
    |k_reg_621                                |   9|          2|    3|          6|
    |rewind_ap_ready_reg                      |   9|          2|    1|          2|
    |tmp_22_reg_578                           |   9|          2|    1|          2|
    |x_reg_593                                |   9|          2|   32|         64|
    |y_reg_635                                |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 224|         51|  209|        537|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |exitcond_flatten_reg_1343          |   1|   0|    1|          0|
    |i_5_reg_1333                       |   9|   0|    9|          0|
    |i_mid2_reg_1132                    |   9|   0|    9|          0|
    |i_reg_607                          |   9|   0|    9|          0|
    |in_image_0_V_load_2_reg_1258       |  25|   0|   25|          0|
    |in_image_1_V_load_3_reg_1283       |  25|   0|   25|          0|
    |in_image_2_V_load_2_reg_1298       |  25|   0|   25|          0|
    |indvar_flatten_next_reg_1318       |  10|   0|   10|          0|
    |indvar_flatten_reg_649             |  10|   0|   10|          0|
    |k_mid2_reg_1143                    |   3|   0|    3|          0|
    |k_reg_621                          |   3|   0|    3|          0|
    |kernel_0_V_load_reg_1248           |  18|   0|   18|          0|
    |kernel_1_V_load_reg_1357           |  18|   0|   18|          0|
    |kernel_2_V_load_reg_1362           |  18|   0|   18|          0|
    |kernel_3_V_load_reg_1367           |  18|   0|   18|          0|
    |kernel_4_V_load_reg_1273           |  18|   0|   18|          0|
    |kernel_5_V_load_reg_1278           |  18|   0|   18|          0|
    |kernel_6_V_load_reg_1288           |  18|   0|   18|          0|
    |kernel_7_V_load_reg_1293           |  18|   0|   18|          0|
    |kernel_8_V_load_reg_1412           |  18|   0|   18|          0|
    |p_8_reg_1328                       |  32|   0|   32|          0|
    |p_Val2_9_1_reg_1487                |  41|   0|   41|          0|
    |p_Val2_9_2_reg_1492                |  41|   0|   41|          0|
    |p_Val2_9_3_reg_1497                |  41|   0|   41|          0|
    |p_Val2_9_4_reg_1457                |  41|   0|   41|          0|
    |p_Val2_9_4_reg_1457_pp0_iter2_reg  |  41|   0|   41|          0|
    |p_Val2_9_5_reg_1462                |  41|   0|   41|          0|
    |p_Val2_9_5_reg_1462_pp0_iter2_reg  |  41|   0|   41|          0|
    |p_Val2_9_6_reg_1467                |  41|   0|   41|          0|
    |p_Val2_9_7_reg_1472                |  41|   0|   41|          0|
    |p_Val2_9_8_reg_1502                |  41|   0|   41|          0|
    |p_Val2_9_reg_1422                  |  41|   0|   41|          0|
    |p_x_1_8_reg_1323                   |  32|   0|   32|          0|
    |reg_663                            |  25|   0|   25|          0|
    |reg_667                            |  25|   0|   25|          0|
    |reg_671                            |  25|   0|   25|          0|
    |rewind_ap_ready_reg                |   1|   0|    1|          0|
    |tmp2_reg_1507                      |  41|   0|   48|          7|
    |tmp3_reg_1512                      |  41|   0|   48|          7|
    |tmp4_reg_1522                      |  41|   0|   48|          7|
    |tmp6_reg_1517                      |  41|   0|   48|          7|
    |tmp_10_reg_1229                    |   4|   0|    4|          0|
    |tmp_12_reg_1313                    |  48|   0|   48|          0|
    |tmp_19_reg_1150                    |   3|   0|   64|         61|
    |tmp_20_reg_1158                    |   9|   0|   64|         55|
    |tmp_22_reg_578                     |   1|   0|    1|          0|
    |tmp_6_cast_reg_1173                |  10|   0|   64|         54|
    |tmp_78_8_reg_1527                  |  48|   0|   48|          0|
    |tmp_7_reg_1417                     |   7|   0|    7|          0|
    |tmp_8_reg_1308                     |   7|   0|    7|          0|
    |tmp_9_reg_1224                     |   2|   0|    2|          0|
    |tmp_s_reg_1338                     |   1|   0|    1|          0|
    |x_mid2_reg_1137                    |  32|   0|   32|          0|
    |x_reg_593                          |  32|   0|   32|          0|
    |y_reg_635                          |  32|   0|   32|          0|
    |exitcond_flatten_reg_1343          |  64|  32|    1|          0|
    |tmp_10_reg_1229                    |  64|  32|    4|          0|
    |tmp_12_reg_1313                    |   1|   1|   48|          0|
    |tmp_7_reg_1417                     |  64|  32|    7|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1484|  97| 1549|        198|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|in_image_0_V_address0    | out |   10|  ap_memory |     in_image_0_V     |     array    |
|in_image_0_V_ce0         | out |    1|  ap_memory |     in_image_0_V     |     array    |
|in_image_0_V_q0          |  in |   25|  ap_memory |     in_image_0_V     |     array    |
|in_image_0_V_address1    | out |   10|  ap_memory |     in_image_0_V     |     array    |
|in_image_0_V_ce1         | out |    1|  ap_memory |     in_image_0_V     |     array    |
|in_image_0_V_q1          |  in |   25|  ap_memory |     in_image_0_V     |     array    |
|in_image_1_V_address0    | out |   10|  ap_memory |     in_image_1_V     |     array    |
|in_image_1_V_ce0         | out |    1|  ap_memory |     in_image_1_V     |     array    |
|in_image_1_V_q0          |  in |   25|  ap_memory |     in_image_1_V     |     array    |
|in_image_1_V_address1    | out |   10|  ap_memory |     in_image_1_V     |     array    |
|in_image_1_V_ce1         | out |    1|  ap_memory |     in_image_1_V     |     array    |
|in_image_1_V_q1          |  in |   25|  ap_memory |     in_image_1_V     |     array    |
|in_image_2_V_address0    | out |   10|  ap_memory |     in_image_2_V     |     array    |
|in_image_2_V_ce0         | out |    1|  ap_memory |     in_image_2_V     |     array    |
|in_image_2_V_q0          |  in |   25|  ap_memory |     in_image_2_V     |     array    |
|in_image_2_V_address1    | out |   10|  ap_memory |     in_image_2_V     |     array    |
|in_image_2_V_ce1         | out |    1|  ap_memory |     in_image_2_V     |     array    |
|in_image_2_V_q1          |  in |   25|  ap_memory |     in_image_2_V     |     array    |
|kernel_0_V_address0      | out |    2|  ap_memory |      kernel_0_V      |     array    |
|kernel_0_V_ce0           | out |    1|  ap_memory |      kernel_0_V      |     array    |
|kernel_0_V_q0            |  in |   18|  ap_memory |      kernel_0_V      |     array    |
|kernel_1_V_address0      | out |    2|  ap_memory |      kernel_1_V      |     array    |
|kernel_1_V_ce0           | out |    1|  ap_memory |      kernel_1_V      |     array    |
|kernel_1_V_q0            |  in |   18|  ap_memory |      kernel_1_V      |     array    |
|kernel_2_V_address0      | out |    2|  ap_memory |      kernel_2_V      |     array    |
|kernel_2_V_ce0           | out |    1|  ap_memory |      kernel_2_V      |     array    |
|kernel_2_V_q0            |  in |   18|  ap_memory |      kernel_2_V      |     array    |
|kernel_3_V_address0      | out |    2|  ap_memory |      kernel_3_V      |     array    |
|kernel_3_V_ce0           | out |    1|  ap_memory |      kernel_3_V      |     array    |
|kernel_3_V_q0            |  in |   18|  ap_memory |      kernel_3_V      |     array    |
|kernel_4_V_address0      | out |    2|  ap_memory |      kernel_4_V      |     array    |
|kernel_4_V_ce0           | out |    1|  ap_memory |      kernel_4_V      |     array    |
|kernel_4_V_q0            |  in |   18|  ap_memory |      kernel_4_V      |     array    |
|kernel_5_V_address0      | out |    2|  ap_memory |      kernel_5_V      |     array    |
|kernel_5_V_ce0           | out |    1|  ap_memory |      kernel_5_V      |     array    |
|kernel_5_V_q0            |  in |   18|  ap_memory |      kernel_5_V      |     array    |
|kernel_6_V_address0      | out |    2|  ap_memory |      kernel_6_V      |     array    |
|kernel_6_V_ce0           | out |    1|  ap_memory |      kernel_6_V      |     array    |
|kernel_6_V_q0            |  in |   18|  ap_memory |      kernel_6_V      |     array    |
|kernel_7_V_address0      | out |    2|  ap_memory |      kernel_7_V      |     array    |
|kernel_7_V_ce0           | out |    1|  ap_memory |      kernel_7_V      |     array    |
|kernel_7_V_q0            |  in |   18|  ap_memory |      kernel_7_V      |     array    |
|kernel_8_V_address0      | out |    2|  ap_memory |      kernel_8_V      |     array    |
|kernel_8_V_ce0           | out |    1|  ap_memory |      kernel_8_V      |     array    |
|kernel_8_V_q0            |  in |   18|  ap_memory |      kernel_8_V      |     array    |
|bias_0_V                 |  in |   48|   ap_none  |       bias_0_V       |    pointer   |
|bias_1_V                 |  in |   48|   ap_none  |       bias_1_V       |    pointer   |
|bias_2_V                 |  in |   48|   ap_none  |       bias_2_V       |    pointer   |
|bias_3_V                 |  in |   48|   ap_none  |       bias_3_V       |    pointer   |
|out_image_0_V_address0   | out |    6|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_ce0        | out |    1|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_we0        | out |    1|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_d0         | out |   48|  ap_memory |     out_image_0_V    |     array    |
|out_image_1_V_address0   | out |    6|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_ce0        | out |    1|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_we0        | out |    1|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_d0         | out |   48|  ap_memory |     out_image_1_V    |     array    |
|out_image_2_V_address0   | out |    6|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_ce0        | out |    1|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_we0        | out |    1|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_d0         | out |   48|  ap_memory |     out_image_2_V    |     array    |
|out_image_3_V_address0   | out |    6|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_ce0        | out |    1|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_we0        | out |    1|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_d0         | out |   48|  ap_memory |     out_image_3_V    |     array    |
|out_image_4_V_address0   | out |    6|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_ce0        | out |    1|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_we0        | out |    1|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_d0         | out |   48|  ap_memory |     out_image_4_V    |     array    |
|out_image_5_V_address0   | out |    6|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_ce0        | out |    1|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_we0        | out |    1|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_d0         | out |   48|  ap_memory |     out_image_5_V    |     array    |
|out_image_6_V_address0   | out |    6|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_ce0        | out |    1|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_we0        | out |    1|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_d0         | out |   48|  ap_memory |     out_image_6_V    |     array    |
|out_image_7_V_address0   | out |    6|  ap_memory |     out_image_7_V    |     array    |
|out_image_7_V_ce0        | out |    1|  ap_memory |     out_image_7_V    |     array    |
|out_image_7_V_we0        | out |    1|  ap_memory |     out_image_7_V    |     array    |
|out_image_7_V_d0         | out |   48|  ap_memory |     out_image_7_V    |     array    |
|out_image_8_V_address0   | out |    6|  ap_memory |     out_image_8_V    |     array    |
|out_image_8_V_ce0        | out |    1|  ap_memory |     out_image_8_V    |     array    |
|out_image_8_V_we0        | out |    1|  ap_memory |     out_image_8_V    |     array    |
|out_image_8_V_d0         | out |   48|  ap_memory |     out_image_8_V    |     array    |
|out_image_9_V_address0   | out |    6|  ap_memory |     out_image_9_V    |     array    |
|out_image_9_V_ce0        | out |    1|  ap_memory |     out_image_9_V    |     array    |
|out_image_9_V_we0        | out |    1|  ap_memory |     out_image_9_V    |     array    |
|out_image_9_V_d0         | out |   48|  ap_memory |     out_image_9_V    |     array    |
|out_image_10_V_address0  | out |    6|  ap_memory |    out_image_10_V    |     array    |
|out_image_10_V_ce0       | out |    1|  ap_memory |    out_image_10_V    |     array    |
|out_image_10_V_we0       | out |    1|  ap_memory |    out_image_10_V    |     array    |
|out_image_10_V_d0        | out |   48|  ap_memory |    out_image_10_V    |     array    |
|out_image_11_V_address0  | out |    6|  ap_memory |    out_image_11_V    |     array    |
|out_image_11_V_ce0       | out |    1|  ap_memory |    out_image_11_V    |     array    |
|out_image_11_V_we0       | out |    1|  ap_memory |    out_image_11_V    |     array    |
|out_image_11_V_d0        | out |   48|  ap_memory |    out_image_11_V    |     array    |
|out_image_12_V_address0  | out |    6|  ap_memory |    out_image_12_V    |     array    |
|out_image_12_V_ce0       | out |    1|  ap_memory |    out_image_12_V    |     array    |
|out_image_12_V_we0       | out |    1|  ap_memory |    out_image_12_V    |     array    |
|out_image_12_V_d0        | out |   48|  ap_memory |    out_image_12_V    |     array    |
|out_image_13_V_address0  | out |    6|  ap_memory |    out_image_13_V    |     array    |
|out_image_13_V_ce0       | out |    1|  ap_memory |    out_image_13_V    |     array    |
|out_image_13_V_we0       | out |    1|  ap_memory |    out_image_13_V    |     array    |
|out_image_13_V_d0        | out |   48|  ap_memory |    out_image_13_V    |     array    |
+-------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 11 [1/1] (0.87ns)   --->   "br label %.reset"   --->   Operation 11 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_22 = phi i1 [ false, %0 ], [ %tmp_s, %._crit_edge.0170 ], [ false, %1 ]" [../src/CNN_final.cpp:197]   --->   Operation 12 'phi' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%x = phi i32 [ 0, %0 ], [ %p_x_1_8, %._crit_edge.0170 ], [ 0, %1 ]" [../src/CNN_final.cpp:210]   --->   Operation 13 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i9 [ 0, %0 ], [ %i_5, %._crit_edge.0170 ], [ 0, %1 ]"   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %0 ], [ %k_mid2, %._crit_edge.0170 ], [ 0, %1 ]" [../src/CNN_final.cpp:197]   --->   Operation 15 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.93ns)   --->   "%k_2 = add i3 1, %k" [../src/CNN_final.cpp:192]   --->   Operation 16 'add' 'k_2' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.37ns)   --->   "%i_mid2 = select i1 %tmp_22, i9 0, i9 %i" [../src/CNN_final.cpp:197]   --->   Operation 17 'select' 'i_mid2' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.49ns)   --->   "%x_mid2 = select i1 %tmp_22, i32 0, i32 %x" [../src/CNN_final.cpp:197]   --->   Operation 18 'select' 'x_mid2' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.51ns)   --->   "%k_mid2 = select i1 %tmp_22, i3 %k_2, i3 %k" [../src/CNN_final.cpp:197]   --->   Operation 19 'select' 'k_mid2' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_19 = zext i3 %k_mid2 to i64" [../src/CNN_final.cpp:204]   --->   Operation 20 'zext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_20 = zext i9 %i_mid2 to i64" [../src/CNN_final.cpp:204]   --->   Operation 21 'zext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i9 %i_mid2 to i10" [../src/CNN_final.cpp:197]   --->   Operation 22 'zext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%in_image_0_V_addr = getelementptr [588 x i25]* %in_image_0_V, i64 0, i64 %tmp_20" [../src/CNN_final.cpp:204]   --->   Operation 23 'getelementptr' 'in_image_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.35ns)   --->   "%tmp_5 = add i10 196, %tmp_20_cast" [../src/CNN_final.cpp:197]   --->   Operation 24 'add' 'tmp_5' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i10 %tmp_5 to i64" [../src/CNN_final.cpp:197]   --->   Operation 25 'zext' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_image_0_V_addr_2 = getelementptr [588 x i25]* %in_image_0_V, i64 0, i64 %tmp_5_cast" [../src/CNN_final.cpp:197]   --->   Operation 26 'getelementptr' 'in_image_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.35ns)   --->   "%tmp_6 = add i10 392, %tmp_20_cast" [../src/CNN_final.cpp:197]   --->   Operation 27 'add' 'tmp_6' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i10 %tmp_6 to i64" [../src/CNN_final.cpp:197]   --->   Operation 28 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%in_image_1_V_addr_2 = getelementptr [588 x i25]* %in_image_1_V, i64 0, i64 %tmp_5_cast" [../src/CNN_final.cpp:197]   --->   Operation 29 'getelementptr' 'in_image_1_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%in_image_1_V_addr_3 = getelementptr [588 x i25]* %in_image_1_V, i64 0, i64 %tmp_6_cast" [../src/CNN_final.cpp:197]   --->   Operation 30 'getelementptr' 'in_image_1_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%in_image_2_V_addr = getelementptr [588 x i25]* %in_image_2_V, i64 0, i64 %tmp_20" [../src/CNN_final.cpp:204]   --->   Operation 31 'getelementptr' 'in_image_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%in_image_2_V_addr_2 = getelementptr [588 x i25]* %in_image_2_V, i64 0, i64 %tmp_5_cast" [../src/CNN_final.cpp:197]   --->   Operation 32 'getelementptr' 'in_image_2_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_0_V_addr = getelementptr [4 x i18]* %kernel_0_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 33 'getelementptr' 'kernel_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.14ns)   --->   "%kernel_0_V_load = load i18* %kernel_0_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 34 'load' 'kernel_0_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 35 [2/2] (2.26ns)   --->   "%in_image_0_V_load = load i25* %in_image_0_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 35 'load' 'in_image_0_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 36 [2/2] (2.26ns)   --->   "%in_image_0_V_load_2 = load i25* %in_image_0_V_addr_2, align 4" [../src/CNN_final.cpp:204]   --->   Operation 36 'load' 'in_image_0_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_4_V_addr = getelementptr [4 x i18]* %kernel_4_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 37 'getelementptr' 'kernel_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.14ns)   --->   "%kernel_4_V_load = load i18* %kernel_4_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 38 'load' 'kernel_4_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 39 [2/2] (2.26ns)   --->   "%in_image_1_V_load_2 = load i25* %in_image_1_V_addr_2, align 4" [../src/CNN_final.cpp:204]   --->   Operation 39 'load' 'in_image_1_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_5_V_addr = getelementptr [4 x i18]* %kernel_5_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 40 'getelementptr' 'kernel_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.14ns)   --->   "%kernel_5_V_load = load i18* %kernel_5_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 41 'load' 'kernel_5_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 42 [2/2] (2.26ns)   --->   "%in_image_1_V_load_3 = load i25* %in_image_1_V_addr_3, align 4" [../src/CNN_final.cpp:204]   --->   Operation 42 'load' 'in_image_1_V_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_6_V_addr = getelementptr [4 x i18]* %kernel_6_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 43 'getelementptr' 'kernel_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.14ns)   --->   "%kernel_6_V_load = load i18* %kernel_6_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 44 'load' 'kernel_6_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 45 [2/2] (2.26ns)   --->   "%in_image_2_V_load = load i25* %in_image_2_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 45 'load' 'in_image_2_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_7_V_addr = getelementptr [4 x i18]* %kernel_7_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 46 'getelementptr' 'kernel_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.14ns)   --->   "%kernel_7_V_load = load i18* %kernel_7_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 47 'load' 'kernel_7_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 48 [2/2] (2.26ns)   --->   "%in_image_2_V_load_2 = load i25* %in_image_2_V_addr_2, align 4" [../src/CNN_final.cpp:204]   --->   Operation 48 'load' 'in_image_2_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i3 %k_mid2 to i2" [../src/CNN_final.cpp:197]   --->   Operation 49 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i32 %x_mid2 to i4" [../src/CNN_final.cpp:197]   --->   Operation 50 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "switch i4 %tmp_10, label %branch13 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
  ]" [../src/CNN_final.cpp:208]   --->   Operation 51 'switch' <Predicate = true> <Delay = 0.88>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 52 'br' <Predicate = (tmp_10 == 12)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 53 'br' <Predicate = (tmp_10 == 11)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 54 'br' <Predicate = (tmp_10 == 10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 55 'br' <Predicate = (tmp_10 == 9)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 56 'br' <Predicate = (tmp_10 == 8)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 57 'br' <Predicate = (tmp_10 == 7)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 58 'br' <Predicate = (tmp_10 == 6)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 59 'br' <Predicate = (tmp_10 == 5)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 60 'br' <Predicate = (tmp_10 == 4)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 61 'br' <Predicate = (tmp_10 == 3)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 62 'br' <Predicate = (tmp_10 == 2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 63 'br' <Predicate = (tmp_10 == 1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 64 'br' <Predicate = (tmp_10 == 0)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 65 'br' <Predicate = (tmp_10 == 13) | (tmp_10 == 14) | (tmp_10 == 15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.78>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%y = phi i32 [ 0, %0 ], [ %p_8, %._crit_edge.0170 ], [ 0, %1 ]" [../src/CNN_final.cpp:210]   --->   Operation 66 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge.0170 ], [ 0, %1 ]"   --->   Operation 67 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.49ns)   --->   "%y_mid2 = select i1 %tmp_22, i32 0, i32 %y" [../src/CNN_final.cpp:197]   --->   Operation 68 'select' 'y_mid2' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str939)" [../src/CNN_final.cpp:198]   --->   Operation 69 'specregionbegin' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%in_image_0_V_addr_3 = getelementptr [588 x i25]* %in_image_0_V, i64 0, i64 %tmp_6_cast" [../src/CNN_final.cpp:197]   --->   Operation 70 'getelementptr' 'in_image_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%in_image_1_V_addr = getelementptr [588 x i25]* %in_image_1_V, i64 0, i64 %tmp_20" [../src/CNN_final.cpp:204]   --->   Operation 71 'getelementptr' 'in_image_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%in_image_2_V_addr_3 = getelementptr [588 x i25]* %in_image_2_V, i64 0, i64 %tmp_6_cast" [../src/CNN_final.cpp:197]   --->   Operation 72 'getelementptr' 'in_image_2_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (1.14ns)   --->   "%kernel_0_V_load = load i18* %kernel_0_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 73 'load' 'kernel_0_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 74 [1/2] (2.26ns)   --->   "%in_image_0_V_load = load i25* %in_image_0_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 74 'load' 'in_image_0_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_1_V_addr = getelementptr [4 x i18]* %kernel_1_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 75 'getelementptr' 'kernel_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (1.14ns)   --->   "%kernel_1_V_load = load i18* %kernel_1_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 76 'load' 'kernel_1_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 77 [1/2] (2.26ns)   --->   "%in_image_0_V_load_2 = load i25* %in_image_0_V_addr_2, align 4" [../src/CNN_final.cpp:204]   --->   Operation 77 'load' 'in_image_0_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_2_V_addr = getelementptr [4 x i18]* %kernel_2_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 78 'getelementptr' 'kernel_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (1.14ns)   --->   "%kernel_2_V_load = load i18* %kernel_2_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 79 'load' 'kernel_2_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 80 [2/2] (2.26ns)   --->   "%in_image_0_V_load_3 = load i25* %in_image_0_V_addr_3, align 4" [../src/CNN_final.cpp:204]   --->   Operation 80 'load' 'in_image_0_V_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%kernel_3_V_addr = getelementptr [4 x i18]* %kernel_3_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 81 'getelementptr' 'kernel_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (1.14ns)   --->   "%kernel_3_V_load = load i18* %kernel_3_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 82 'load' 'kernel_3_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 83 [2/2] (2.26ns)   --->   "%in_image_1_V_load = load i25* %in_image_1_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 83 'load' 'in_image_1_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 84 [1/2] (1.14ns)   --->   "%kernel_4_V_load = load i18* %kernel_4_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 84 'load' 'kernel_4_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 85 [1/2] (2.26ns)   --->   "%in_image_1_V_load_2 = load i25* %in_image_1_V_addr_2, align 4" [../src/CNN_final.cpp:204]   --->   Operation 85 'load' 'in_image_1_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 86 [1/2] (1.14ns)   --->   "%kernel_5_V_load = load i18* %kernel_5_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 86 'load' 'kernel_5_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 87 [1/2] (2.26ns)   --->   "%in_image_1_V_load_3 = load i25* %in_image_1_V_addr_3, align 4" [../src/CNN_final.cpp:204]   --->   Operation 87 'load' 'in_image_1_V_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 88 [1/2] (1.14ns)   --->   "%kernel_6_V_load = load i18* %kernel_6_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 88 'load' 'kernel_6_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 89 [1/2] (2.26ns)   --->   "%in_image_2_V_load = load i25* %in_image_2_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 89 'load' 'in_image_2_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 90 [1/2] (1.14ns)   --->   "%kernel_7_V_load = load i18* %kernel_7_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 90 'load' 'kernel_7_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 91 [1/2] (2.26ns)   --->   "%in_image_2_V_load_2 = load i25* %in_image_2_V_addr_2, align 4" [../src/CNN_final.cpp:204]   --->   Operation 91 'load' 'in_image_2_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%kernel_8_V_addr = getelementptr [4 x i18]* %kernel_8_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 92 'getelementptr' 'kernel_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (1.14ns)   --->   "%kernel_8_V_load = load i18* %kernel_8_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 93 'load' 'kernel_8_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 94 [2/2] (2.26ns)   --->   "%in_image_2_V_load_3 = load i25* %in_image_2_V_addr_3, align 4" [../src/CNN_final.cpp:204]   --->   Operation 94 'load' 'in_image_2_V_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i32 %y_mid2 to i7" [../src/CNN_final.cpp:208]   --->   Operation 95 'trunc' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%bias_0_V_read = call i48 @_ssdm_op_Read.ap_auto.i48P(i48* %bias_0_V)"   --->   Operation 96 'read' 'bias_0_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%bias_1_V_read = call i48 @_ssdm_op_Read.ap_auto.i48P(i48* %bias_1_V)"   --->   Operation 97 'read' 'bias_1_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%bias_2_V_read = call i48 @_ssdm_op_Read.ap_auto.i48P(i48* %bias_2_V)"   --->   Operation 98 'read' 'bias_2_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%bias_3_V_read = call i48 @_ssdm_op_Read.ap_auto.i48P(i48* %bias_3_V)"   --->   Operation 99 'read' 'bias_3_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.88ns)   --->   "%tmp_12 = call i48 @_ssdm_op_Mux.ap_auto.4i48.i2(i48 %bias_0_V_read, i48 %bias_1_V_read, i48 %bias_2_V_read, i48 %bias_3_V_read, i2 %tmp_9)" [../src/CNN_final.cpp:197]   --->   Operation 100 'mux' 'tmp_12' <Predicate = true> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.35ns)   --->   "%indvar_flatten_next = add i10 1, %indvar_flatten"   --->   Operation 101 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.51ns)   --->   "%y_4_8 = add i32 %y_mid2, 1" [../src/CNN_final.cpp:209]   --->   Operation 102 'add' 'y_4_8' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (1.28ns)   --->   "%tmp_79_8 = icmp eq i32 %y_4_8, 14" [../src/CNN_final.cpp:210]   --->   Operation 103 'icmp' 'tmp_79_8' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.51ns)   --->   "%x_4_8 = add i32 %x_mid2, 1" [../src/CNN_final.cpp:213]   --->   Operation 104 'add' 'x_4_8' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.49ns)   --->   "%p_x_1_8 = select i1 %tmp_79_8, i32 %x_4_8, i32 %x_mid2" [../src/CNN_final.cpp:210]   --->   Operation 105 'select' 'p_x_1_8' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.49ns)   --->   "%p_8 = select i1 %tmp_79_8, i32 0, i32 %y_4_8" [../src/CNN_final.cpp:210]   --->   Operation 106 'select' 'p_8' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str939, i32 %tmp_18)" [../src/CNN_final.cpp:218]   --->   Operation 107 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.35ns)   --->   "%i_5 = add i9 %i_mid2, 1" [../src/CNN_final.cpp:197]   --->   Operation 108 'add' 'i_5' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.98ns)   --->   "%tmp_s = icmp eq i9 %i_5, -256" [../src/CNN_final.cpp:197]   --->   Operation 109 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (1.03ns)   --->   "%exitcond_flatten = icmp eq i10 %indvar_flatten, -1"   --->   Operation 110 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %1, label %.reset"   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br label %.reset" [../src/CNN_final.cpp:221]   --->   Operation 112 'br' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.95>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %k_mid2, i4 0)" [../src/CNN_final.cpp:197]   --->   Operation 113 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k_mid2, i1 false)" [../src/CNN_final.cpp:197]   --->   Operation 114 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_3 to i7" [../src/CNN_final.cpp:208]   --->   Operation 115 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_4 = sub i7 %tmp, %p_shl1_cast" [../src/CNN_final.cpp:208]   --->   Operation 116 'sub' 'tmp_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%OP1_V = sext i18 %kernel_0_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 117 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%OP2_V = sext i25 %in_image_0_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 118 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (4.95ns)   --->   "%p_Val2_9 = mul i41 %OP2_V, %OP1_V" [../src/CNN_final.cpp:204]   --->   Operation 119 'mul' 'p_Val2_9' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/2] (1.14ns)   --->   "%kernel_1_V_load = load i18* %kernel_1_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 120 'load' 'kernel_1_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_4 : Operation 121 [1/2] (1.14ns)   --->   "%kernel_2_V_load = load i18* %kernel_2_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 121 'load' 'kernel_2_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_4 : Operation 122 [1/2] (2.26ns)   --->   "%in_image_0_V_load_3 = load i25* %in_image_0_V_addr_3, align 4" [../src/CNN_final.cpp:204]   --->   Operation 122 'load' 'in_image_0_V_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_4 : Operation 123 [1/2] (1.14ns)   --->   "%kernel_3_V_load = load i18* %kernel_3_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 123 'load' 'kernel_3_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_4 : Operation 124 [1/2] (2.26ns)   --->   "%in_image_1_V_load = load i25* %in_image_1_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 124 'load' 'in_image_1_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%OP1_V_4 = sext i18 %kernel_4_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 125 'sext' 'OP1_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i25 %in_image_1_V_load_2 to i41" [../src/CNN_final.cpp:204]   --->   Operation 126 'sext' 'OP2_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [2/2] (4.95ns)   --->   "%p_Val2_9_4 = mul i41 %OP2_V_4, %OP1_V_4" [../src/CNN_final.cpp:204]   --->   Operation 127 'mul' 'p_Val2_9_4' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%OP1_V_5 = sext i18 %kernel_5_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 128 'sext' 'OP1_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i25 %in_image_1_V_load_3 to i41" [../src/CNN_final.cpp:204]   --->   Operation 129 'sext' 'OP2_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [2/2] (4.95ns)   --->   "%p_Val2_9_5 = mul i41 %OP2_V_5, %OP1_V_5" [../src/CNN_final.cpp:204]   --->   Operation 130 'mul' 'p_Val2_9_5' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%OP1_V_6 = sext i18 %kernel_6_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 131 'sext' 'OP1_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%OP2_V_6 = sext i25 %in_image_2_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 132 'sext' 'OP2_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (4.95ns)   --->   "%p_Val2_9_6 = mul i41 %OP2_V_6, %OP1_V_6" [../src/CNN_final.cpp:204]   --->   Operation 133 'mul' 'p_Val2_9_6' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%OP1_V_7 = sext i18 %kernel_7_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 134 'sext' 'OP1_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%OP2_V_7 = sext i25 %in_image_2_V_load_2 to i41" [../src/CNN_final.cpp:204]   --->   Operation 135 'sext' 'OP2_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [2/2] (4.95ns)   --->   "%p_Val2_9_7 = mul i41 %OP2_V_7, %OP1_V_7" [../src/CNN_final.cpp:204]   --->   Operation 136 'mul' 'p_Val2_9_7' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [1/2] (1.14ns)   --->   "%kernel_8_V_load = load i18* %kernel_8_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 137 'load' 'kernel_8_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_4 : Operation 138 [1/2] (2.26ns)   --->   "%in_image_2_V_load_3 = load i25* %in_image_2_V_addr_3, align 4" [../src/CNN_final.cpp:204]   --->   Operation 138 'load' 'in_image_2_V_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_4 : Operation 139 [1/1] (1.93ns) (root node of TernaryAdder)   --->   "%tmp_7 = add i7 %tmp_8, %tmp_4" [../src/CNN_final.cpp:208]   --->   Operation 139 'add' 'tmp_7' <Predicate = true> <Delay = 1.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.95>
ST_5 : Operation 140 [1/2] (0.00ns)   --->   "%p_Val2_9 = mul i41 %OP2_V, %OP1_V" [../src/CNN_final.cpp:204]   --->   Operation 140 'mul' 'p_Val2_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i18 %kernel_1_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 141 'sext' 'OP1_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i25 %in_image_0_V_load_2 to i41" [../src/CNN_final.cpp:204]   --->   Operation 142 'sext' 'OP2_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [2/2] (4.95ns)   --->   "%p_Val2_9_1 = mul i41 %OP2_V_1, %OP1_V_1" [../src/CNN_final.cpp:204]   --->   Operation 143 'mul' 'p_Val2_9_1' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i18 %kernel_2_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 144 'sext' 'OP1_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i25 %in_image_0_V_load_3 to i41" [../src/CNN_final.cpp:204]   --->   Operation 145 'sext' 'OP2_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [2/2] (4.95ns)   --->   "%p_Val2_9_2 = mul i41 %OP2_V_2, %OP1_V_2" [../src/CNN_final.cpp:204]   --->   Operation 146 'mul' 'p_Val2_9_2' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i18 %kernel_3_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 147 'sext' 'OP1_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i25 %in_image_1_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 148 'sext' 'OP2_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [2/2] (4.95ns)   --->   "%p_Val2_9_3 = mul i41 %OP2_V_3, %OP1_V_3" [../src/CNN_final.cpp:204]   --->   Operation 149 'mul' 'p_Val2_9_3' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/2] (0.00ns)   --->   "%p_Val2_9_4 = mul i41 %OP2_V_4, %OP1_V_4" [../src/CNN_final.cpp:204]   --->   Operation 150 'mul' 'p_Val2_9_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 151 [1/2] (0.00ns)   --->   "%p_Val2_9_5 = mul i41 %OP2_V_5, %OP1_V_5" [../src/CNN_final.cpp:204]   --->   Operation 151 'mul' 'p_Val2_9_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [1/2] (0.00ns)   --->   "%p_Val2_9_6 = mul i41 %OP2_V_6, %OP1_V_6" [../src/CNN_final.cpp:204]   --->   Operation 152 'mul' 'p_Val2_9_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/2] (0.00ns)   --->   "%p_Val2_9_7 = mul i41 %OP2_V_7, %OP1_V_7" [../src/CNN_final.cpp:204]   --->   Operation 153 'mul' 'p_Val2_9_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%OP1_V_8 = sext i18 %kernel_8_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 154 'sext' 'OP1_V_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%OP2_V_8 = sext i25 %in_image_2_V_load_3 to i41" [../src/CNN_final.cpp:204]   --->   Operation 155 'sext' 'OP2_V_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [2/2] (4.95ns)   --->   "%p_Val2_9_8 = mul i41 %OP2_V_8, %OP1_V_8" [../src/CNN_final.cpp:204]   --->   Operation 156 'mul' 'p_Val2_9_8' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 157 [1/2] (0.00ns)   --->   "%p_Val2_9_1 = mul i41 %OP2_V_1, %OP1_V_1" [../src/CNN_final.cpp:204]   --->   Operation 157 'mul' 'p_Val2_9_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 158 [1/2] (0.00ns)   --->   "%p_Val2_9_2 = mul i41 %OP2_V_2, %OP1_V_2" [../src/CNN_final.cpp:204]   --->   Operation 158 'mul' 'p_Val2_9_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [1/2] (0.00ns)   --->   "%p_Val2_9_3 = mul i41 %OP2_V_3, %OP1_V_3" [../src/CNN_final.cpp:204]   --->   Operation 159 'mul' 'p_Val2_9_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 160 [1/2] (0.00ns)   --->   "%p_Val2_9_8 = mul i41 %OP2_V_8, %OP1_V_8" [../src/CNN_final.cpp:204]   --->   Operation 160 'mul' 'p_Val2_9_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.49>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_21 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 161 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_70_1 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_1, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 162 'bitconcatenate' 'tmp_70_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_70_2 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_2, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 163 'bitconcatenate' 'tmp_70_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_70_3 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_3, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 164 'bitconcatenate' 'tmp_70_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_70_6 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_6, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 165 'bitconcatenate' 'tmp_70_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_70_7 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_7, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 166 'bitconcatenate' 'tmp_70_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_70_8 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_8, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 167 'bitconcatenate' 'tmp_70_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (1.64ns)   --->   "%tmp2 = add i48 %tmp_21, %tmp_70_1" [../src/CNN_final.cpp:204]   --->   Operation 168 'add' 'tmp2' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (1.64ns)   --->   "%tmp3 = add i48 %tmp_70_2, %tmp_70_3" [../src/CNN_final.cpp:204]   --->   Operation 169 'add' 'tmp3' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i48 %tmp_70_7, %tmp_70_8" [../src/CNN_final.cpp:204]   --->   Operation 170 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 171 [1/1] (2.49ns) (root node of TernaryAdder)   --->   "%tmp6 = add i48 %tmp7, %tmp_70_6" [../src/CNN_final.cpp:204]   --->   Operation 171 'add' 'tmp6' <Predicate = true> <Delay = 2.49> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.49>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_70_4 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_4, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 172 'bitconcatenate' 'tmp_70_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_70_5 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_5, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 173 'bitconcatenate' 'tmp_70_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i48 %tmp_70_4, %tmp_70_5" [../src/CNN_final.cpp:204]   --->   Operation 174 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 175 [1/1] (2.49ns) (root node of TernaryAdder)   --->   "%tmp4 = add i48 %tmp6, %tmp5" [../src/CNN_final.cpp:204]   --->   Operation 175 'add' 'tmp4' <Predicate = true> <Delay = 2.49> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.14>
ST_9 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i48 %tmp3, %tmp2" [../src/CNN_final.cpp:204]   --->   Operation 176 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 177 [1/1] (2.49ns) (root node of TernaryAdder)   --->   "%p_Val2_10_8 = add i48 %tmp4, %tmp1" [../src/CNN_final.cpp:204]   --->   Operation 177 'add' 'p_Val2_10_8' <Predicate = true> <Delay = 2.49> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_75_8 = call i50 @_ssdm_op_BitConcatenate.i50.i48.i2(i48 %p_Val2_10_8, i2 0)" [../src/CNN_final.cpp:208]   --->   Operation 178 'bitconcatenate' 'tmp_75_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_76_8_cast = sext i48 %tmp_12 to i50" [../src/CNN_final.cpp:208]   --->   Operation 179 'sext' 'tmp_76_8_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (1.65ns)   --->   "%p_Val2_13_8 = add i50 %tmp_75_8, %tmp_76_8_cast" [../src/CNN_final.cpp:208]   --->   Operation 180 'add' 'p_Val2_13_8' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_78_8 = call i48 @_ssdm_op_PartSelect.i48.i50.i32.i32(i50 %p_Val2_13_8, i32 2, i32 49)" [../src/CNN_final.cpp:208]   --->   Operation 181 'partselect' 'tmp_78_8' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.26>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"   --->   Operation 182 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str939) nounwind" [../src/CNN_final.cpp:198]   --->   Operation 183 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str131) nounwind" [../src/CNN_final.cpp:199]   --->   Operation 184 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i7 %tmp_7 to i64" [../src/CNN_final.cpp:208]   --->   Operation 185 'sext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%out_image_0_V_addr = getelementptr [56 x i48]* %out_image_0_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 186 'getelementptr' 'out_image_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%out_image_1_V_addr = getelementptr [56 x i48]* %out_image_1_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 187 'getelementptr' 'out_image_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%out_image_2_V_addr = getelementptr [56 x i48]* %out_image_2_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 188 'getelementptr' 'out_image_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%out_image_3_V_addr = getelementptr [56 x i48]* %out_image_3_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 189 'getelementptr' 'out_image_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%out_image_4_V_addr = getelementptr [56 x i48]* %out_image_4_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 190 'getelementptr' 'out_image_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%out_image_5_V_addr = getelementptr [56 x i48]* %out_image_5_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 191 'getelementptr' 'out_image_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%out_image_6_V_addr = getelementptr [56 x i48]* %out_image_6_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 192 'getelementptr' 'out_image_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%out_image_7_V_addr = getelementptr [56 x i48]* %out_image_7_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 193 'getelementptr' 'out_image_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%out_image_8_V_addr = getelementptr [56 x i48]* %out_image_8_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 194 'getelementptr' 'out_image_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%out_image_9_V_addr = getelementptr [56 x i48]* %out_image_9_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 195 'getelementptr' 'out_image_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%out_image_10_V_addr = getelementptr [56 x i48]* %out_image_10_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 196 'getelementptr' 'out_image_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%out_image_11_V_addr = getelementptr [56 x i48]* %out_image_11_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 197 'getelementptr' 'out_image_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%out_image_12_V_addr = getelementptr [56 x i48]* %out_image_12_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 198 'getelementptr' 'out_image_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%out_image_13_V_addr = getelementptr [56 x i48]* %out_image_13_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 199 'getelementptr' 'out_image_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 200 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_12_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 201 'store' <Predicate = (tmp_10 == 12)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_10 : Operation 202 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_11_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 202 'store' <Predicate = (tmp_10 == 11)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_10 : Operation 203 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_10_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 203 'store' <Predicate = (tmp_10 == 10)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_10 : Operation 204 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_9_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 204 'store' <Predicate = (tmp_10 == 9)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_10 : Operation 205 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_8_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 205 'store' <Predicate = (tmp_10 == 8)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_10 : Operation 206 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_7_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 206 'store' <Predicate = (tmp_10 == 7)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_10 : Operation 207 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_6_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 207 'store' <Predicate = (tmp_10 == 6)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_10 : Operation 208 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_5_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 208 'store' <Predicate = (tmp_10 == 5)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_10 : Operation 209 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_4_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 209 'store' <Predicate = (tmp_10 == 4)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_10 : Operation 210 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_3_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 210 'store' <Predicate = (tmp_10 == 3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_10 : Operation 211 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_2_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 211 'store' <Predicate = (tmp_10 == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_10 : Operation 212 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_1_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 212 'store' <Predicate = (tmp_10 == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_10 : Operation 213 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_0_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 213 'store' <Predicate = (tmp_10 == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_10 : Operation 214 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_13_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 214 'store' <Predicate = (tmp_10 == 13) | (tmp_10 == 14) | (tmp_10 == 15)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 588> <RAM>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [../src/CNN_final.cpp:221]   --->   Operation 215 'return' <Predicate = (exitcond_flatten)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_image_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_image_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_image_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ kernel_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_image_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11         (br               ) [ 01111111111]
tmp_22              (phi              ) [ 00111111111]
x                   (phi              ) [ 00111111111]
i                   (phi              ) [ 00111111111]
k                   (phi              ) [ 00111111111]
k_2                 (add              ) [ 00000000000]
i_mid2              (select           ) [ 00010000000]
x_mid2              (select           ) [ 00010000000]
k_mid2              (select           ) [ 01111111111]
tmp_19              (zext             ) [ 00010000000]
tmp_20              (zext             ) [ 00010000000]
tmp_20_cast         (zext             ) [ 00000000000]
in_image_0_V_addr   (getelementptr    ) [ 00010000000]
tmp_5               (add              ) [ 00000000000]
tmp_5_cast          (zext             ) [ 00000000000]
in_image_0_V_addr_2 (getelementptr    ) [ 00010000000]
tmp_6               (add              ) [ 00000000000]
tmp_6_cast          (zext             ) [ 00010000000]
in_image_1_V_addr_2 (getelementptr    ) [ 00010000000]
in_image_1_V_addr_3 (getelementptr    ) [ 00010000000]
in_image_2_V_addr   (getelementptr    ) [ 00010000000]
in_image_2_V_addr_2 (getelementptr    ) [ 00010000000]
kernel_0_V_addr     (getelementptr    ) [ 00010000000]
kernel_4_V_addr     (getelementptr    ) [ 00010000000]
kernel_5_V_addr     (getelementptr    ) [ 00010000000]
kernel_6_V_addr     (getelementptr    ) [ 00010000000]
kernel_7_V_addr     (getelementptr    ) [ 00010000000]
tmp_9               (trunc            ) [ 00010000000]
tmp_10              (trunc            ) [ 00111111111]
StgValue_51         (switch           ) [ 00000000000]
StgValue_52         (br               ) [ 00000000000]
StgValue_53         (br               ) [ 00000000000]
StgValue_54         (br               ) [ 00000000000]
StgValue_55         (br               ) [ 00000000000]
StgValue_56         (br               ) [ 00000000000]
StgValue_57         (br               ) [ 00000000000]
StgValue_58         (br               ) [ 00000000000]
StgValue_59         (br               ) [ 00000000000]
StgValue_60         (br               ) [ 00000000000]
StgValue_61         (br               ) [ 00000000000]
StgValue_62         (br               ) [ 00000000000]
StgValue_63         (br               ) [ 00000000000]
StgValue_64         (br               ) [ 00000000000]
StgValue_65         (br               ) [ 00000000000]
y                   (phi              ) [ 00111111111]
indvar_flatten      (phi              ) [ 00111111111]
y_mid2              (select           ) [ 00000000000]
tmp_18              (specregionbegin  ) [ 00000000000]
in_image_0_V_addr_3 (getelementptr    ) [ 00101000000]
in_image_1_V_addr   (getelementptr    ) [ 00101000000]
in_image_2_V_addr_3 (getelementptr    ) [ 00101000000]
kernel_0_V_load     (load             ) [ 00101000000]
in_image_0_V_load   (load             ) [ 00101000000]
kernel_1_V_addr     (getelementptr    ) [ 00101000000]
in_image_0_V_load_2 (load             ) [ 00111100000]
kernel_2_V_addr     (getelementptr    ) [ 00101000000]
kernel_3_V_addr     (getelementptr    ) [ 00101000000]
kernel_4_V_load     (load             ) [ 00101000000]
in_image_1_V_load_2 (load             ) [ 00101000000]
kernel_5_V_load     (load             ) [ 00101000000]
in_image_1_V_load_3 (load             ) [ 00101000000]
kernel_6_V_load     (load             ) [ 00101000000]
in_image_2_V_load   (load             ) [ 00101000000]
kernel_7_V_load     (load             ) [ 00101000000]
in_image_2_V_load_2 (load             ) [ 00101000000]
kernel_8_V_addr     (getelementptr    ) [ 00101000000]
tmp_8               (trunc            ) [ 00101000000]
bias_0_V_read       (read             ) [ 00000000000]
bias_1_V_read       (read             ) [ 00000000000]
bias_2_V_read       (read             ) [ 00000000000]
bias_3_V_read       (read             ) [ 00000000000]
tmp_12              (mux              ) [ 00111111110]
indvar_flatten_next (add              ) [ 01111111111]
y_4_8               (add              ) [ 00000000000]
tmp_79_8            (icmp             ) [ 00000000000]
x_4_8               (add              ) [ 00000000000]
p_x_1_8             (select           ) [ 01111111111]
p_8                 (select           ) [ 01111111111]
empty               (specregionend    ) [ 00000000000]
i_5                 (add              ) [ 01111111111]
tmp_s               (icmp             ) [ 01111111111]
exitcond_flatten    (icmp             ) [ 00111111111]
StgValue_111        (br               ) [ 01111111111]
StgValue_112        (br               ) [ 01111111111]
tmp                 (bitconcatenate   ) [ 00000000000]
tmp_3               (bitconcatenate   ) [ 00000000000]
p_shl1_cast         (zext             ) [ 00000000000]
tmp_4               (sub              ) [ 00000000000]
OP1_V               (sext             ) [ 00010100000]
OP2_V               (sext             ) [ 00010100000]
kernel_1_V_load     (load             ) [ 00010100000]
kernel_2_V_load     (load             ) [ 00010100000]
in_image_0_V_load_3 (load             ) [ 00010100000]
kernel_3_V_load     (load             ) [ 00010100000]
in_image_1_V_load   (load             ) [ 00010100000]
OP1_V_4             (sext             ) [ 00010100000]
OP2_V_4             (sext             ) [ 00010100000]
OP1_V_5             (sext             ) [ 00010100000]
OP2_V_5             (sext             ) [ 00010100000]
OP1_V_6             (sext             ) [ 00010100000]
OP2_V_6             (sext             ) [ 00010100000]
OP1_V_7             (sext             ) [ 00010100000]
OP2_V_7             (sext             ) [ 00010100000]
kernel_8_V_load     (load             ) [ 00010100000]
in_image_2_V_load_3 (load             ) [ 00010100000]
tmp_7               (add              ) [ 00110111111]
p_Val2_9            (mul              ) [ 00110011000]
OP1_V_1             (sext             ) [ 00100010000]
OP2_V_1             (sext             ) [ 00100010000]
OP1_V_2             (sext             ) [ 00100010000]
OP2_V_2             (sext             ) [ 00100010000]
OP1_V_3             (sext             ) [ 00100010000]
OP2_V_3             (sext             ) [ 00100010000]
p_Val2_9_4          (mul              ) [ 00110011100]
p_Val2_9_5          (mul              ) [ 00110011100]
p_Val2_9_6          (mul              ) [ 00110011000]
p_Val2_9_7          (mul              ) [ 00110011000]
OP1_V_8             (sext             ) [ 00100010000]
OP2_V_8             (sext             ) [ 00100010000]
p_Val2_9_1          (mul              ) [ 00010001000]
p_Val2_9_2          (mul              ) [ 00010001000]
p_Val2_9_3          (mul              ) [ 00010001000]
p_Val2_9_8          (mul              ) [ 00010001000]
tmp_21              (bitconcatenate   ) [ 00000000000]
tmp_70_1            (bitconcatenate   ) [ 00000000000]
tmp_70_2            (bitconcatenate   ) [ 00000000000]
tmp_70_3            (bitconcatenate   ) [ 00000000000]
tmp_70_6            (bitconcatenate   ) [ 00000000000]
tmp_70_7            (bitconcatenate   ) [ 00000000000]
tmp_70_8            (bitconcatenate   ) [ 00000000000]
tmp2                (add              ) [ 00110000110]
tmp3                (add              ) [ 00110000110]
tmp7                (add              ) [ 00000000000]
tmp6                (add              ) [ 00100000100]
tmp_70_4            (bitconcatenate   ) [ 00000000000]
tmp_70_5            (bitconcatenate   ) [ 00000000000]
tmp5                (add              ) [ 00000000000]
tmp4                (add              ) [ 00010000010]
tmp1                (add              ) [ 00000000000]
p_Val2_10_8         (add              ) [ 00000000000]
tmp_75_8            (bitconcatenate   ) [ 00000000000]
tmp_76_8_cast       (sext             ) [ 00000000000]
p_Val2_13_8         (add              ) [ 00000000000]
tmp_78_8            (partselect       ) [ 00100000001]
StgValue_182        (specloopname     ) [ 00000000000]
StgValue_183        (specloopname     ) [ 00000000000]
StgValue_184        (specpipeline     ) [ 00000000000]
tmp_7_cast          (sext             ) [ 00000000000]
out_image_0_V_addr  (getelementptr    ) [ 00000000000]
out_image_1_V_addr  (getelementptr    ) [ 00000000000]
out_image_2_V_addr  (getelementptr    ) [ 00000000000]
out_image_3_V_addr  (getelementptr    ) [ 00000000000]
out_image_4_V_addr  (getelementptr    ) [ 00000000000]
out_image_5_V_addr  (getelementptr    ) [ 00000000000]
out_image_6_V_addr  (getelementptr    ) [ 00000000000]
out_image_7_V_addr  (getelementptr    ) [ 00000000000]
out_image_8_V_addr  (getelementptr    ) [ 00000000000]
out_image_9_V_addr  (getelementptr    ) [ 00000000000]
out_image_10_V_addr (getelementptr    ) [ 00000000000]
out_image_11_V_addr (getelementptr    ) [ 00000000000]
out_image_12_V_addr (getelementptr    ) [ 00000000000]
out_image_13_V_addr (getelementptr    ) [ 00000000000]
empty_21            (speclooptripcount) [ 00000000000]
StgValue_201        (store            ) [ 00000000000]
StgValue_202        (store            ) [ 00000000000]
StgValue_203        (store            ) [ 00000000000]
StgValue_204        (store            ) [ 00000000000]
StgValue_205        (store            ) [ 00000000000]
StgValue_206        (store            ) [ 00000000000]
StgValue_207        (store            ) [ 00000000000]
StgValue_208        (store            ) [ 00000000000]
StgValue_209        (store            ) [ 00000000000]
StgValue_210        (store            ) [ 00000000000]
StgValue_211        (store            ) [ 00000000000]
StgValue_212        (store            ) [ 00000000000]
StgValue_213        (store            ) [ 00000000000]
StgValue_214        (store            ) [ 00000000000]
StgValue_215        (return           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_image_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_0_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_image_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_1_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_image_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_2_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_5_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_6_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_7_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_8_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_8_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="bias_0_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_0_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bias_1_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_1_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="bias_2_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_2_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bias_3_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_3_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_image_0_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_image_1_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_image_2_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_image_3_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_image_4_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_image_5_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="out_image_6_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="out_image_7_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_7_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="out_image_8_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_8_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="out_image_9_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_9_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="out_image_10_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_10_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="out_image_11_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_11_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="out_image_12_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_12_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="out_image_13_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_13_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str939"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i48.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i41.i7"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i48.i2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L1_L2_str"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="bias_0_V_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="48" slack="0"/>
<pin id="158" dir="0" index="1" bw="48" slack="0"/>
<pin id="159" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_0_V_read/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="bias_1_V_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="48" slack="0"/>
<pin id="164" dir="0" index="1" bw="48" slack="0"/>
<pin id="165" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_1_V_read/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="bias_2_V_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="48" slack="0"/>
<pin id="170" dir="0" index="1" bw="48" slack="0"/>
<pin id="171" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_2_V_read/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="bias_3_V_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="48" slack="0"/>
<pin id="176" dir="0" index="1" bw="48" slack="0"/>
<pin id="177" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_3_V_read/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="in_image_0_V_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="25" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="9" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_0_V_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="in_image_0_V_addr_2_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="25" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="10" slack="0"/>
<pin id="191" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_0_V_addr_2/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="in_image_1_V_addr_2_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="25" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="10" slack="0"/>
<pin id="198" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_1_V_addr_2/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="in_image_1_V_addr_3_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="25" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="10" slack="0"/>
<pin id="205" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_1_V_addr_3/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="in_image_2_V_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="25" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="9" slack="0"/>
<pin id="212" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_2_V_addr/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="in_image_2_V_addr_2_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="25" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="10" slack="0"/>
<pin id="219" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_2_V_addr_2/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="kernel_0_V_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="18" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_V_addr/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="0"/>
<pin id="231" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_0_V_load/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="0"/>
<pin id="241" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="242" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="243" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="25" slack="1"/>
<pin id="244" dir="1" index="7" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_0_V_load/2 in_image_0_V_load_2/2 in_image_0_V_load_3/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="kernel_4_V_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="18" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_4_V_addr/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_4_V_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="0"/>
<pin id="278" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="279" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="280" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="25" slack="1"/>
<pin id="281" dir="1" index="7" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_1_V_load_2/2 in_image_1_V_load_3/2 in_image_1_V_load/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="kernel_5_V_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="18" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="3" slack="0"/>
<pin id="269" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_5_V_addr/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="0"/>
<pin id="274" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_5_V_load/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="kernel_6_V_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="18" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="3" slack="0"/>
<pin id="287" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_6_V_addr/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="0"/>
<pin id="292" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_6_V_load/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="0"/>
<pin id="315" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="316" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="317" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="25" slack="1"/>
<pin id="318" dir="1" index="7" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_2_V_load/2 in_image_2_V_load_2/2 in_image_2_V_load_3/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="kernel_7_V_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="18" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="3" slack="0"/>
<pin id="306" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_7_V_addr/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_7_V_load/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="in_image_0_V_addr_3_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="25" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="10" slack="1"/>
<pin id="324" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_0_V_addr_3/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="in_image_1_V_addr_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="25" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="9" slack="1"/>
<pin id="331" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_1_V_addr/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="in_image_2_V_addr_3_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="25" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="10" slack="1"/>
<pin id="338" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_2_V_addr_3/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="kernel_1_V_addr_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="18" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="3" slack="1"/>
<pin id="345" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_1_V_addr/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_1_V_load/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="kernel_2_V_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="18" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="3" slack="1"/>
<pin id="358" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_2_V_addr/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_V_load/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="kernel_3_V_addr_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="18" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="3" slack="1"/>
<pin id="372" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_3_V_addr/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_3_V_load/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="kernel_8_V_addr_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="18" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="3" slack="1"/>
<pin id="386" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_8_V_addr/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_8_V_load/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="out_image_0_V_addr_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="48" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="7" slack="0"/>
<pin id="400" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_0_V_addr/10 "/>
</bind>
</comp>

<comp id="403" class="1004" name="out_image_1_V_addr_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="48" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="7" slack="0"/>
<pin id="407" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_1_V_addr/10 "/>
</bind>
</comp>

<comp id="410" class="1004" name="out_image_2_V_addr_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="48" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="7" slack="0"/>
<pin id="414" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_2_V_addr/10 "/>
</bind>
</comp>

<comp id="417" class="1004" name="out_image_3_V_addr_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="48" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="7" slack="0"/>
<pin id="421" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_3_V_addr/10 "/>
</bind>
</comp>

<comp id="424" class="1004" name="out_image_4_V_addr_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="48" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="7" slack="0"/>
<pin id="428" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_4_V_addr/10 "/>
</bind>
</comp>

<comp id="431" class="1004" name="out_image_5_V_addr_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="48" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="7" slack="0"/>
<pin id="435" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_5_V_addr/10 "/>
</bind>
</comp>

<comp id="438" class="1004" name="out_image_6_V_addr_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="48" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="7" slack="0"/>
<pin id="442" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_6_V_addr/10 "/>
</bind>
</comp>

<comp id="445" class="1004" name="out_image_7_V_addr_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="48" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="7" slack="0"/>
<pin id="449" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_7_V_addr/10 "/>
</bind>
</comp>

<comp id="452" class="1004" name="out_image_8_V_addr_gep_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="48" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="7" slack="0"/>
<pin id="456" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_8_V_addr/10 "/>
</bind>
</comp>

<comp id="459" class="1004" name="out_image_9_V_addr_gep_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="48" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="7" slack="0"/>
<pin id="463" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_9_V_addr/10 "/>
</bind>
</comp>

<comp id="466" class="1004" name="out_image_10_V_addr_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="48" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="7" slack="0"/>
<pin id="470" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_10_V_addr/10 "/>
</bind>
</comp>

<comp id="473" class="1004" name="out_image_11_V_addr_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="48" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="7" slack="0"/>
<pin id="477" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_11_V_addr/10 "/>
</bind>
</comp>

<comp id="480" class="1004" name="out_image_12_V_addr_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="48" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="7" slack="0"/>
<pin id="484" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_12_V_addr/10 "/>
</bind>
</comp>

<comp id="487" class="1004" name="out_image_13_V_addr_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="48" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="7" slack="0"/>
<pin id="491" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_13_V_addr/10 "/>
</bind>
</comp>

<comp id="494" class="1004" name="StgValue_201_access_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="48" slack="1"/>
<pin id="497" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_201/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="StgValue_202_access_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="0"/>
<pin id="502" dir="0" index="1" bw="48" slack="1"/>
<pin id="503" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_202/10 "/>
</bind>
</comp>

<comp id="506" class="1004" name="StgValue_203_access_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="0" index="1" bw="48" slack="1"/>
<pin id="509" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_203/10 "/>
</bind>
</comp>

<comp id="512" class="1004" name="StgValue_204_access_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="0"/>
<pin id="514" dir="0" index="1" bw="48" slack="1"/>
<pin id="515" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_204/10 "/>
</bind>
</comp>

<comp id="518" class="1004" name="StgValue_205_access_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="0"/>
<pin id="520" dir="0" index="1" bw="48" slack="1"/>
<pin id="521" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_205/10 "/>
</bind>
</comp>

<comp id="524" class="1004" name="StgValue_206_access_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="0" index="1" bw="48" slack="1"/>
<pin id="527" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_206/10 "/>
</bind>
</comp>

<comp id="530" class="1004" name="StgValue_207_access_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="0" index="1" bw="48" slack="1"/>
<pin id="533" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_207/10 "/>
</bind>
</comp>

<comp id="536" class="1004" name="StgValue_208_access_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="0" index="1" bw="48" slack="1"/>
<pin id="539" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_208/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="StgValue_209_access_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="0" index="1" bw="48" slack="1"/>
<pin id="545" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_209/10 "/>
</bind>
</comp>

<comp id="548" class="1004" name="StgValue_210_access_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="0"/>
<pin id="550" dir="0" index="1" bw="48" slack="1"/>
<pin id="551" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_210/10 "/>
</bind>
</comp>

<comp id="554" class="1004" name="StgValue_211_access_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="0" index="1" bw="48" slack="1"/>
<pin id="557" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_211/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="StgValue_212_access_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="0"/>
<pin id="562" dir="0" index="1" bw="48" slack="1"/>
<pin id="563" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_212/10 "/>
</bind>
</comp>

<comp id="566" class="1004" name="StgValue_213_access_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="0" index="1" bw="48" slack="1"/>
<pin id="569" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_213/10 "/>
</bind>
</comp>

<comp id="572" class="1004" name="StgValue_214_access_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="0"/>
<pin id="574" dir="0" index="1" bw="48" slack="1"/>
<pin id="575" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_214/10 "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp_22_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 (phireg) "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_22_phi_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="585" dir="0" index="2" bw="1" slack="1"/>
<pin id="586" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="587" dir="0" index="4" bw="1" slack="1"/>
<pin id="588" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="589" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="593" class="1005" name="x_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="597" class="1004" name="x_phi_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="600" dir="0" index="2" bw="32" slack="1"/>
<pin id="601" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="602" dir="0" index="4" bw="1" slack="1"/>
<pin id="603" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="604" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="607" class="1005" name="i_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="9" slack="1"/>
<pin id="609" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="611" class="1004" name="i_phi_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="614" dir="0" index="2" bw="9" slack="1"/>
<pin id="615" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="616" dir="0" index="4" bw="1" slack="1"/>
<pin id="617" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="618" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="621" class="1005" name="k_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="1"/>
<pin id="623" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="625" class="1004" name="k_phi_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="628" dir="0" index="2" bw="3" slack="0"/>
<pin id="629" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="630" dir="0" index="4" bw="1" slack="1"/>
<pin id="631" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="632" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="635" class="1005" name="y_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="2"/>
<pin id="637" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="639" class="1004" name="y_phi_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="2"/>
<pin id="641" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="642" dir="0" index="2" bw="32" slack="0"/>
<pin id="643" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="644" dir="0" index="4" bw="1" slack="0"/>
<pin id="645" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="646" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="indvar_flatten_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="2"/>
<pin id="651" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="653" class="1004" name="indvar_flatten_phi_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="2"/>
<pin id="655" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="656" dir="0" index="2" bw="10" slack="0"/>
<pin id="657" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="658" dir="0" index="4" bw="1" slack="0"/>
<pin id="659" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="660" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="663" class="1005" name="reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="25" slack="1"/>
<pin id="665" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_V_load in_image_0_V_load_3 "/>
</bind>
</comp>

<comp id="667" class="1005" name="reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="25" slack="1"/>
<pin id="669" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_1_V_load_2 in_image_1_V_load "/>
</bind>
</comp>

<comp id="671" class="1005" name="reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="25" slack="1"/>
<pin id="673" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_2_V_load in_image_2_V_load_3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="k_2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="3" slack="0"/>
<pin id="678" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="i_mid2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="9" slack="0"/>
<pin id="684" dir="0" index="2" bw="9" slack="0"/>
<pin id="685" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="x_mid2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="0" index="2" bw="32" slack="0"/>
<pin id="693" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_mid2/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="k_mid2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="3" slack="0"/>
<pin id="700" dir="0" index="2" bw="3" slack="0"/>
<pin id="701" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_19_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="3" slack="0"/>
<pin id="707" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_20_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="9" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_20_cast_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="9" slack="0"/>
<pin id="722" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_5_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="9" slack="0"/>
<pin id="726" dir="0" index="1" bw="9" slack="0"/>
<pin id="727" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_5_cast_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="0"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_6_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="10" slack="0"/>
<pin id="739" dir="0" index="1" bw="9" slack="0"/>
<pin id="740" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_6_cast_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="10" slack="0"/>
<pin id="745" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/2 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_9_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="3" slack="0"/>
<pin id="750" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_10_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="y_mid2_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="0" index="2" bw="32" slack="0"/>
<pin id="760" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_8_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_12_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="48" slack="0"/>
<pin id="770" dir="0" index="1" bw="48" slack="0"/>
<pin id="771" dir="0" index="2" bw="48" slack="0"/>
<pin id="772" dir="0" index="3" bw="48" slack="0"/>
<pin id="773" dir="0" index="4" bw="48" slack="0"/>
<pin id="774" dir="0" index="5" bw="2" slack="1"/>
<pin id="775" dir="1" index="6" bw="48" slack="6"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="781" class="1004" name="indvar_flatten_next_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="10" slack="0"/>
<pin id="784" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="y_4_8_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_4_8/3 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_79_8_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_79_8/3 "/>
</bind>
</comp>

<comp id="799" class="1004" name="x_4_8_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4_8/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="p_x_1_8_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="0"/>
<pin id="807" dir="0" index="2" bw="32" slack="1"/>
<pin id="808" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_x_1_8/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="p_8_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="0" index="2" bw="32" slack="0"/>
<pin id="815" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_8/3 "/>
</bind>
</comp>

<comp id="819" class="1004" name="i_5_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="9" slack="1"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/3 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_s_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="9" slack="0"/>
<pin id="826" dir="0" index="1" bw="9" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="830" class="1004" name="exitcond_flatten_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="10" slack="0"/>
<pin id="832" dir="0" index="1" bw="10" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="7" slack="0"/>
<pin id="838" dir="0" index="1" bw="3" slack="2"/>
<pin id="839" dir="0" index="2" bw="1" slack="0"/>
<pin id="840" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_3_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="0"/>
<pin id="845" dir="0" index="1" bw="3" slack="2"/>
<pin id="846" dir="0" index="2" bw="1" slack="0"/>
<pin id="847" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="850" class="1004" name="p_shl1_cast_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="4" slack="0"/>
<pin id="852" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_4_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="7" slack="0"/>
<pin id="856" dir="0" index="1" bw="4" slack="0"/>
<pin id="857" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="860" class="1004" name="OP1_V_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="18" slack="1"/>
<pin id="862" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/4 "/>
</bind>
</comp>

<comp id="863" class="1004" name="OP2_V_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="25" slack="1"/>
<pin id="865" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/4 "/>
</bind>
</comp>

<comp id="867" class="1004" name="OP1_V_4_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="18" slack="1"/>
<pin id="869" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_4/4 "/>
</bind>
</comp>

<comp id="870" class="1004" name="OP2_V_4_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="25" slack="1"/>
<pin id="872" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_4/4 "/>
</bind>
</comp>

<comp id="874" class="1004" name="OP1_V_5_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="18" slack="1"/>
<pin id="876" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_5/4 "/>
</bind>
</comp>

<comp id="877" class="1004" name="OP2_V_5_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="25" slack="1"/>
<pin id="879" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_5/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="OP1_V_6_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="18" slack="1"/>
<pin id="882" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_6/4 "/>
</bind>
</comp>

<comp id="883" class="1004" name="OP2_V_6_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="25" slack="1"/>
<pin id="885" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_6/4 "/>
</bind>
</comp>

<comp id="887" class="1004" name="OP1_V_7_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="18" slack="1"/>
<pin id="889" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_7/4 "/>
</bind>
</comp>

<comp id="890" class="1004" name="OP2_V_7_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="25" slack="1"/>
<pin id="892" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_7/4 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_7_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="7" slack="1"/>
<pin id="895" dir="0" index="1" bw="7" slack="0"/>
<pin id="896" dir="1" index="2" bw="7" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="898" class="1004" name="OP1_V_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="18" slack="1"/>
<pin id="900" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="OP2_V_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="25" slack="2"/>
<pin id="903" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="OP1_V_2_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="18" slack="1"/>
<pin id="906" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2/5 "/>
</bind>
</comp>

<comp id="907" class="1004" name="OP2_V_2_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="25" slack="1"/>
<pin id="909" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2/5 "/>
</bind>
</comp>

<comp id="911" class="1004" name="OP1_V_3_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="18" slack="1"/>
<pin id="913" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_3/5 "/>
</bind>
</comp>

<comp id="914" class="1004" name="OP2_V_3_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="25" slack="1"/>
<pin id="916" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_3/5 "/>
</bind>
</comp>

<comp id="918" class="1004" name="OP1_V_8_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="18" slack="1"/>
<pin id="920" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_8/5 "/>
</bind>
</comp>

<comp id="921" class="1004" name="OP2_V_8_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="25" slack="1"/>
<pin id="923" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_8/5 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_21_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="48" slack="0"/>
<pin id="927" dir="0" index="1" bw="41" slack="2"/>
<pin id="928" dir="0" index="2" bw="1" slack="0"/>
<pin id="929" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_70_1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="48" slack="0"/>
<pin id="934" dir="0" index="1" bw="41" slack="1"/>
<pin id="935" dir="0" index="2" bw="1" slack="0"/>
<pin id="936" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70_1/7 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_70_2_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="48" slack="0"/>
<pin id="941" dir="0" index="1" bw="41" slack="1"/>
<pin id="942" dir="0" index="2" bw="1" slack="0"/>
<pin id="943" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70_2/7 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_70_3_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="48" slack="0"/>
<pin id="948" dir="0" index="1" bw="41" slack="1"/>
<pin id="949" dir="0" index="2" bw="1" slack="0"/>
<pin id="950" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70_3/7 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_70_6_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="48" slack="0"/>
<pin id="955" dir="0" index="1" bw="41" slack="2"/>
<pin id="956" dir="0" index="2" bw="1" slack="0"/>
<pin id="957" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70_6/7 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_70_7_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="48" slack="0"/>
<pin id="962" dir="0" index="1" bw="41" slack="2"/>
<pin id="963" dir="0" index="2" bw="1" slack="0"/>
<pin id="964" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70_7/7 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_70_8_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="48" slack="0"/>
<pin id="969" dir="0" index="1" bw="41" slack="1"/>
<pin id="970" dir="0" index="2" bw="1" slack="0"/>
<pin id="971" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70_8/7 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp2_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="48" slack="0"/>
<pin id="976" dir="0" index="1" bw="48" slack="0"/>
<pin id="977" dir="1" index="2" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp3_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="48" slack="0"/>
<pin id="982" dir="0" index="1" bw="48" slack="0"/>
<pin id="983" dir="1" index="2" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp7_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="48" slack="0"/>
<pin id="988" dir="0" index="1" bw="48" slack="0"/>
<pin id="989" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp6_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="48" slack="0"/>
<pin id="994" dir="0" index="1" bw="48" slack="0"/>
<pin id="995" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/7 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_70_4_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="48" slack="0"/>
<pin id="1000" dir="0" index="1" bw="41" slack="3"/>
<pin id="1001" dir="0" index="2" bw="1" slack="0"/>
<pin id="1002" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70_4/8 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_70_5_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="48" slack="0"/>
<pin id="1007" dir="0" index="1" bw="41" slack="3"/>
<pin id="1008" dir="0" index="2" bw="1" slack="0"/>
<pin id="1009" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70_5/8 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp5_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="48" slack="0"/>
<pin id="1014" dir="0" index="1" bw="48" slack="0"/>
<pin id="1015" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="tmp4_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="48" slack="1"/>
<pin id="1020" dir="0" index="1" bw="48" slack="0"/>
<pin id="1021" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/8 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="tmp1_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="48" slack="2"/>
<pin id="1025" dir="0" index="1" bw="48" slack="2"/>
<pin id="1026" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/9 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="p_Val2_10_8_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="48" slack="1"/>
<pin id="1029" dir="0" index="1" bw="48" slack="0"/>
<pin id="1030" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_10_8/9 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_75_8_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="50" slack="0"/>
<pin id="1034" dir="0" index="1" bw="48" slack="0"/>
<pin id="1035" dir="0" index="2" bw="1" slack="0"/>
<pin id="1036" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_75_8/9 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_76_8_cast_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="48" slack="6"/>
<pin id="1042" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_76_8_cast/9 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="p_Val2_13_8_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="50" slack="0"/>
<pin id="1045" dir="0" index="1" bw="48" slack="0"/>
<pin id="1046" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_13_8/9 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp_78_8_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="48" slack="0"/>
<pin id="1051" dir="0" index="1" bw="50" slack="0"/>
<pin id="1052" dir="0" index="2" bw="3" slack="0"/>
<pin id="1053" dir="0" index="3" bw="7" slack="0"/>
<pin id="1054" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_78_8/9 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_7_cast_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="7" slack="6"/>
<pin id="1061" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/10 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="StgValue_215_fu_1076">
<pin_list>
<pin id="1077" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="StgValue_215/10 "/>
</bind>
</comp>

<comp id="1078" class="1007" name="grp_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="25" slack="0"/>
<pin id="1080" dir="0" index="1" bw="18" slack="0"/>
<pin id="1081" dir="1" index="2" bw="41" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9/4 "/>
</bind>
</comp>

<comp id="1084" class="1007" name="grp_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="25" slack="0"/>
<pin id="1086" dir="0" index="1" bw="18" slack="0"/>
<pin id="1087" dir="1" index="2" bw="41" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_4/4 "/>
</bind>
</comp>

<comp id="1090" class="1007" name="grp_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="25" slack="0"/>
<pin id="1092" dir="0" index="1" bw="18" slack="0"/>
<pin id="1093" dir="1" index="2" bw="41" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_5/4 "/>
</bind>
</comp>

<comp id="1096" class="1007" name="grp_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="25" slack="0"/>
<pin id="1098" dir="0" index="1" bw="18" slack="0"/>
<pin id="1099" dir="1" index="2" bw="41" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_6/4 "/>
</bind>
</comp>

<comp id="1102" class="1007" name="grp_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="25" slack="0"/>
<pin id="1104" dir="0" index="1" bw="18" slack="0"/>
<pin id="1105" dir="1" index="2" bw="41" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_7/4 "/>
</bind>
</comp>

<comp id="1108" class="1007" name="grp_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="25" slack="0"/>
<pin id="1110" dir="0" index="1" bw="18" slack="0"/>
<pin id="1111" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_1/5 "/>
</bind>
</comp>

<comp id="1114" class="1007" name="grp_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="25" slack="0"/>
<pin id="1116" dir="0" index="1" bw="18" slack="0"/>
<pin id="1117" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_2/5 "/>
</bind>
</comp>

<comp id="1120" class="1007" name="grp_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="25" slack="0"/>
<pin id="1122" dir="0" index="1" bw="18" slack="0"/>
<pin id="1123" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_3/5 "/>
</bind>
</comp>

<comp id="1126" class="1007" name="grp_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="25" slack="0"/>
<pin id="1128" dir="0" index="1" bw="18" slack="0"/>
<pin id="1129" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_8/5 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="i_mid2_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="9" slack="1"/>
<pin id="1134" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="x_mid2_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_mid2 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="k_mid2_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="3" slack="0"/>
<pin id="1145" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_mid2 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="tmp_19_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="64" slack="1"/>
<pin id="1152" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="tmp_20_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="64" slack="1"/>
<pin id="1160" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="in_image_0_V_addr_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="10" slack="1"/>
<pin id="1165" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_V_addr "/>
</bind>
</comp>

<comp id="1168" class="1005" name="in_image_0_V_addr_2_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="10" slack="1"/>
<pin id="1170" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_V_addr_2 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="tmp_6_cast_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="64" slack="1"/>
<pin id="1175" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="1179" class="1005" name="in_image_1_V_addr_2_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="10" slack="1"/>
<pin id="1181" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_1_V_addr_2 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="in_image_1_V_addr_3_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="10" slack="1"/>
<pin id="1186" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_1_V_addr_3 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="in_image_2_V_addr_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="10" slack="1"/>
<pin id="1191" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_2_V_addr "/>
</bind>
</comp>

<comp id="1194" class="1005" name="in_image_2_V_addr_2_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="10" slack="1"/>
<pin id="1196" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_2_V_addr_2 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="kernel_0_V_addr_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="2" slack="1"/>
<pin id="1201" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_V_addr "/>
</bind>
</comp>

<comp id="1204" class="1005" name="kernel_4_V_addr_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="2" slack="1"/>
<pin id="1206" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_4_V_addr "/>
</bind>
</comp>

<comp id="1209" class="1005" name="kernel_5_V_addr_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="2" slack="1"/>
<pin id="1211" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_5_V_addr "/>
</bind>
</comp>

<comp id="1214" class="1005" name="kernel_6_V_addr_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="2" slack="1"/>
<pin id="1216" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_6_V_addr "/>
</bind>
</comp>

<comp id="1219" class="1005" name="kernel_7_V_addr_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="2" slack="1"/>
<pin id="1221" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_7_V_addr "/>
</bind>
</comp>

<comp id="1224" class="1005" name="tmp_9_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="2" slack="1"/>
<pin id="1226" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="tmp_10_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="4" slack="8"/>
<pin id="1231" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="in_image_0_V_addr_3_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="10" slack="1"/>
<pin id="1235" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_V_addr_3 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="in_image_1_V_addr_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="10" slack="1"/>
<pin id="1240" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_1_V_addr "/>
</bind>
</comp>

<comp id="1243" class="1005" name="in_image_2_V_addr_3_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="10" slack="1"/>
<pin id="1245" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_2_V_addr_3 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="kernel_0_V_load_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="18" slack="1"/>
<pin id="1250" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_V_load "/>
</bind>
</comp>

<comp id="1253" class="1005" name="kernel_1_V_addr_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="2" slack="1"/>
<pin id="1255" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_1_V_addr "/>
</bind>
</comp>

<comp id="1258" class="1005" name="in_image_0_V_load_2_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="25" slack="2"/>
<pin id="1260" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="in_image_0_V_load_2 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="kernel_2_V_addr_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="2" slack="1"/>
<pin id="1265" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_2_V_addr "/>
</bind>
</comp>

<comp id="1268" class="1005" name="kernel_3_V_addr_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="2" slack="1"/>
<pin id="1270" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_3_V_addr "/>
</bind>
</comp>

<comp id="1273" class="1005" name="kernel_4_V_load_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="18" slack="1"/>
<pin id="1275" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="kernel_4_V_load "/>
</bind>
</comp>

<comp id="1278" class="1005" name="kernel_5_V_load_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="18" slack="1"/>
<pin id="1280" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="kernel_5_V_load "/>
</bind>
</comp>

<comp id="1283" class="1005" name="in_image_1_V_load_3_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="25" slack="1"/>
<pin id="1285" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_1_V_load_3 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="kernel_6_V_load_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="18" slack="1"/>
<pin id="1290" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="kernel_6_V_load "/>
</bind>
</comp>

<comp id="1293" class="1005" name="kernel_7_V_load_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="18" slack="1"/>
<pin id="1295" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="kernel_7_V_load "/>
</bind>
</comp>

<comp id="1298" class="1005" name="in_image_2_V_load_2_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="25" slack="1"/>
<pin id="1300" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_2_V_load_2 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="kernel_8_V_addr_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="2" slack="1"/>
<pin id="1305" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_8_V_addr "/>
</bind>
</comp>

<comp id="1308" class="1005" name="tmp_8_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="7" slack="1"/>
<pin id="1310" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="tmp_12_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="48" slack="6"/>
<pin id="1315" dir="1" index="1" bw="48" slack="6"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="indvar_flatten_next_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="10" slack="0"/>
<pin id="1320" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1323" class="1005" name="p_x_1_8_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="32" slack="1"/>
<pin id="1325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_1_8 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="p_8_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="32" slack="0"/>
<pin id="1330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_8 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="i_5_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="9" slack="1"/>
<pin id="1335" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="tmp_s_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="1" slack="1"/>
<pin id="1340" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1343" class="1005" name="exitcond_flatten_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1347" class="1005" name="OP1_V_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="41" slack="1"/>
<pin id="1349" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="1352" class="1005" name="OP2_V_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="41" slack="1"/>
<pin id="1354" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="1357" class="1005" name="kernel_1_V_load_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="18" slack="1"/>
<pin id="1359" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="kernel_1_V_load "/>
</bind>
</comp>

<comp id="1362" class="1005" name="kernel_2_V_load_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="18" slack="1"/>
<pin id="1364" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="kernel_2_V_load "/>
</bind>
</comp>

<comp id="1367" class="1005" name="kernel_3_V_load_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="18" slack="1"/>
<pin id="1369" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="kernel_3_V_load "/>
</bind>
</comp>

<comp id="1372" class="1005" name="OP1_V_4_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="41" slack="1"/>
<pin id="1374" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_4 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="OP2_V_4_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="41" slack="1"/>
<pin id="1379" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_4 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="OP1_V_5_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="41" slack="1"/>
<pin id="1384" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_5 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="OP2_V_5_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="41" slack="1"/>
<pin id="1389" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_5 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="OP1_V_6_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="41" slack="1"/>
<pin id="1394" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_6 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="OP2_V_6_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="41" slack="1"/>
<pin id="1399" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_6 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="OP1_V_7_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="41" slack="1"/>
<pin id="1404" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_7 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="OP2_V_7_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="41" slack="1"/>
<pin id="1409" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_7 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="kernel_8_V_load_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="18" slack="1"/>
<pin id="1414" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="kernel_8_V_load "/>
</bind>
</comp>

<comp id="1417" class="1005" name="tmp_7_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="7" slack="6"/>
<pin id="1419" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="p_Val2_9_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="41" slack="2"/>
<pin id="1424" dir="1" index="1" bw="41" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="OP1_V_1_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="41" slack="1"/>
<pin id="1429" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="OP2_V_1_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="41" slack="1"/>
<pin id="1434" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="OP1_V_2_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="41" slack="1"/>
<pin id="1439" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_2 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="OP2_V_2_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="41" slack="1"/>
<pin id="1444" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_2 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="OP1_V_3_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="41" slack="1"/>
<pin id="1449" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_3 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="OP2_V_3_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="41" slack="1"/>
<pin id="1454" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_3 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="p_Val2_9_4_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="41" slack="3"/>
<pin id="1459" dir="1" index="1" bw="41" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_9_4 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="p_Val2_9_5_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="41" slack="3"/>
<pin id="1464" dir="1" index="1" bw="41" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_9_5 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="p_Val2_9_6_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="41" slack="2"/>
<pin id="1469" dir="1" index="1" bw="41" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_9_6 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="p_Val2_9_7_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="41" slack="2"/>
<pin id="1474" dir="1" index="1" bw="41" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_9_7 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="OP1_V_8_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="41" slack="1"/>
<pin id="1479" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_8 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="OP2_V_8_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="41" slack="1"/>
<pin id="1484" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_8 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="p_Val2_9_1_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="41" slack="1"/>
<pin id="1489" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9_1 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="p_Val2_9_2_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="41" slack="1"/>
<pin id="1494" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9_2 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="p_Val2_9_3_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="41" slack="1"/>
<pin id="1499" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9_3 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="p_Val2_9_8_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="41" slack="1"/>
<pin id="1504" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9_8 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="tmp2_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="48" slack="2"/>
<pin id="1509" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="tmp3_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="48" slack="2"/>
<pin id="1514" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="tmp6_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="48" slack="1"/>
<pin id="1519" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="tmp4_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="48" slack="1"/>
<pin id="1524" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="tmp_78_8_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="48" slack="1"/>
<pin id="1529" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="160"><net_src comp="108" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="108" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="108" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="108" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="70" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="70" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="70" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="70" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="70" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="4" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="70" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="70" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="180" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="187" pin="3"/><net_sink comp="235" pin=2"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="70" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="194" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="70" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="265" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="201" pin="3"/><net_sink comp="259" pin=2"/></net>

<net id="288"><net_src comp="18" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="208" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="70" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="302" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="215" pin="3"/><net_sink comp="296" pin=2"/></net>

<net id="325"><net_src comp="0" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="70" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="2" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="70" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="4" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="70" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="8" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="70" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="341" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="10" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="70" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="354" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="320" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="373"><net_src comp="12" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="368" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="327" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="387"><net_src comp="22" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="70" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="382" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="334" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="401"><net_src comp="32" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="70" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="34" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="70" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="415"><net_src comp="36" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="38" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="70" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="40" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="70" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="42" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="70" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="443"><net_src comp="44" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="70" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="46" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="70" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="457"><net_src comp="48" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="70" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="50" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="70" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="471"><net_src comp="52" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="70" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="54" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="485"><net_src comp="56" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="70" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="58" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="70" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="480" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="505"><net_src comp="473" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="511"><net_src comp="466" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="517"><net_src comp="459" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="523"><net_src comp="452" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="529"><net_src comp="445" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="535"><net_src comp="438" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="541"><net_src comp="431" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="547"><net_src comp="424" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="553"><net_src comp="417" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="559"><net_src comp="410" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="565"><net_src comp="403" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="571"><net_src comp="396" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="577"><net_src comp="487" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="60" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="590"><net_src comp="578" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="578" pin="1"/><net_sink comp="582" pin=4"/></net>

<net id="592"><net_src comp="582" pin="6"/><net_sink comp="578" pin=0"/></net>

<net id="596"><net_src comp="62" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="605"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="593" pin="1"/><net_sink comp="597" pin=4"/></net>

<net id="610"><net_src comp="64" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="619"><net_src comp="607" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="607" pin="1"/><net_sink comp="611" pin=4"/></net>

<net id="624"><net_src comp="66" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="633"><net_src comp="621" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="621" pin="1"/><net_sink comp="625" pin=4"/></net>

<net id="638"><net_src comp="62" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="647"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="648"><net_src comp="62" pin="0"/><net_sink comp="639" pin=4"/></net>

<net id="652"><net_src comp="102" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="661"><net_src comp="649" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="662"><net_src comp="102" pin="0"/><net_sink comp="653" pin=4"/></net>

<net id="666"><net_src comp="235" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="259" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="296" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="68" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="625" pin="6"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="582" pin="6"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="64" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="611" pin="6"/><net_sink comp="681" pin=2"/></net>

<net id="694"><net_src comp="582" pin="6"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="62" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="597" pin="6"/><net_sink comp="689" pin=2"/></net>

<net id="702"><net_src comp="582" pin="6"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="675" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="625" pin="6"/><net_sink comp="697" pin=2"/></net>

<net id="708"><net_src comp="697" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="711"><net_src comp="705" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="712"><net_src comp="705" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="713"><net_src comp="705" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="717"><net_src comp="681" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="723"><net_src comp="681" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="72" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="720" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="736"><net_src comp="730" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="741"><net_src comp="74" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="720" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="746"><net_src comp="737" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="751"><net_src comp="697" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="689" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="761"><net_src comp="578" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="62" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="639" pin="6"/><net_sink comp="756" pin=2"/></net>

<net id="767"><net_src comp="756" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="776"><net_src comp="110" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="156" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="162" pin="2"/><net_sink comp="768" pin=2"/></net>

<net id="779"><net_src comp="168" pin="2"/><net_sink comp="768" pin=3"/></net>

<net id="780"><net_src comp="174" pin="2"/><net_sink comp="768" pin=4"/></net>

<net id="785"><net_src comp="112" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="653" pin="6"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="756" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="114" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="787" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="116" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="114" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="793" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="799" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="816"><net_src comp="793" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="62" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="787" pin="2"/><net_sink comp="811" pin=2"/></net>

<net id="823"><net_src comp="120" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="819" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="122" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="653" pin="6"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="124" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="841"><net_src comp="126" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="76" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="848"><net_src comp="128" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="60" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="853"><net_src comp="843" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="858"><net_src comp="836" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="850" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="866"><net_src comp="663" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="873"><net_src comp="667" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="886"><net_src comp="671" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="897"><net_src comp="854" pin="2"/><net_sink comp="893" pin=1"/></net>

<net id="910"><net_src comp="663" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="917"><net_src comp="667" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="924"><net_src comp="671" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="930"><net_src comp="130" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="132" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="937"><net_src comp="130" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="132" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="944"><net_src comp="130" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="945"><net_src comp="132" pin="0"/><net_sink comp="939" pin=2"/></net>

<net id="951"><net_src comp="130" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="132" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="958"><net_src comp="130" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="132" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="965"><net_src comp="130" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="132" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="972"><net_src comp="130" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="132" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="978"><net_src comp="925" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="932" pin="3"/><net_sink comp="974" pin=1"/></net>

<net id="984"><net_src comp="939" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="946" pin="3"/><net_sink comp="980" pin=1"/></net>

<net id="990"><net_src comp="960" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="967" pin="3"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="986" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="953" pin="3"/><net_sink comp="992" pin=1"/></net>

<net id="1003"><net_src comp="130" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="132" pin="0"/><net_sink comp="998" pin=2"/></net>

<net id="1010"><net_src comp="130" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1011"><net_src comp="132" pin="0"/><net_sink comp="1005" pin=2"/></net>

<net id="1016"><net_src comp="998" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="1005" pin="3"/><net_sink comp="1012" pin=1"/></net>

<net id="1022"><net_src comp="1012" pin="2"/><net_sink comp="1018" pin=1"/></net>

<net id="1031"><net_src comp="1023" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="134" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="1027" pin="2"/><net_sink comp="1032" pin=1"/></net>

<net id="1039"><net_src comp="136" pin="0"/><net_sink comp="1032" pin=2"/></net>

<net id="1047"><net_src comp="1032" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="1040" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1055"><net_src comp="138" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1056"><net_src comp="1043" pin="2"/><net_sink comp="1049" pin=1"/></net>

<net id="1057"><net_src comp="140" pin="0"/><net_sink comp="1049" pin=2"/></net>

<net id="1058"><net_src comp="142" pin="0"/><net_sink comp="1049" pin=3"/></net>

<net id="1062"><net_src comp="1059" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1065"><net_src comp="1059" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="1066"><net_src comp="1059" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1067"><net_src comp="1059" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1068"><net_src comp="1059" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1069"><net_src comp="1059" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="1070"><net_src comp="1059" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1071"><net_src comp="1059" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="1072"><net_src comp="1059" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1073"><net_src comp="1059" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1074"><net_src comp="1059" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="1075"><net_src comp="1059" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1082"><net_src comp="863" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="860" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="870" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="867" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="877" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="874" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="883" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="880" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1106"><net_src comp="890" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="887" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1112"><net_src comp="901" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="898" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1118"><net_src comp="907" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="904" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1124"><net_src comp="914" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="911" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="921" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="918" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1135"><net_src comp="681" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1140"><net_src comp="689" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="804" pin=2"/></net>

<net id="1146"><net_src comp="697" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1149"><net_src comp="1143" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="1153"><net_src comp="705" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="1156"><net_src comp="1150" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1157"><net_src comp="1150" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="1161"><net_src comp="714" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1166"><net_src comp="180" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1171"><net_src comp="187" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="1176"><net_src comp="743" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1182"><net_src comp="194" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1187"><net_src comp="201" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1192"><net_src comp="208" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1197"><net_src comp="215" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1202"><net_src comp="222" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1207"><net_src comp="246" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1212"><net_src comp="265" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1217"><net_src comp="283" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1222"><net_src comp="302" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1227"><net_src comp="748" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="768" pin=5"/></net>

<net id="1232"><net_src comp="752" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1236"><net_src comp="320" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1241"><net_src comp="327" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="1246"><net_src comp="334" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1251"><net_src comp="229" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1256"><net_src comp="341" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1261"><net_src comp="235" pin="7"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1266"><net_src comp="354" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1271"><net_src comp="368" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1276"><net_src comp="253" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1281"><net_src comp="272" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1286"><net_src comp="259" pin="7"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1291"><net_src comp="290" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1296"><net_src comp="309" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1301"><net_src comp="296" pin="7"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1306"><net_src comp="382" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1311"><net_src comp="764" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1316"><net_src comp="768" pin="6"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1321"><net_src comp="781" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="653" pin=2"/></net>

<net id="1326"><net_src comp="804" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="597" pin=2"/></net>

<net id="1331"><net_src comp="811" pin="3"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="1336"><net_src comp="819" pin="2"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="1341"><net_src comp="824" pin="2"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="1346"><net_src comp="830" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1350"><net_src comp="860" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1355"><net_src comp="863" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1360"><net_src comp="348" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1365"><net_src comp="361" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1370"><net_src comp="375" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1375"><net_src comp="867" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1380"><net_src comp="870" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1385"><net_src comp="874" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1390"><net_src comp="877" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1395"><net_src comp="880" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1400"><net_src comp="883" pin="1"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1405"><net_src comp="887" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1410"><net_src comp="890" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1415"><net_src comp="389" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1420"><net_src comp="893" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1425"><net_src comp="1078" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1430"><net_src comp="898" pin="1"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1435"><net_src comp="901" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1440"><net_src comp="904" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1445"><net_src comp="907" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1450"><net_src comp="911" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1455"><net_src comp="914" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1460"><net_src comp="1084" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1465"><net_src comp="1090" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1470"><net_src comp="1096" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="1475"><net_src comp="1102" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="1480"><net_src comp="918" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1485"><net_src comp="921" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1490"><net_src comp="1108" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1495"><net_src comp="1114" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1500"><net_src comp="1120" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1505"><net_src comp="1126" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1510"><net_src comp="974" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1515"><net_src comp="980" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1520"><net_src comp="992" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1525"><net_src comp="1018" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1530"><net_src comp="1049" pin="4"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1532"><net_src comp="1527" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="1533"><net_src comp="1527" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1534"><net_src comp="1527" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="1535"><net_src comp="1527" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="1536"><net_src comp="1527" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1537"><net_src comp="1527" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="1538"><net_src comp="1527" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="1539"><net_src comp="1527" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="1540"><net_src comp="1527" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1541"><net_src comp="1527" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="1542"><net_src comp="1527" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1543"><net_src comp="1527" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1544"><net_src comp="1527" pin="1"/><net_sink comp="572" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel_0_V | {}
	Port: kernel_1_V | {}
	Port: kernel_2_V | {}
	Port: kernel_3_V | {}
	Port: kernel_4_V | {}
	Port: kernel_5_V | {}
	Port: kernel_6_V | {}
	Port: kernel_7_V | {}
	Port: kernel_8_V | {}
	Port: bias_0_V | {}
	Port: bias_1_V | {}
	Port: bias_2_V | {}
	Port: bias_3_V | {}
	Port: out_image_0_V | {10 }
	Port: out_image_1_V | {10 }
	Port: out_image_2_V | {10 }
	Port: out_image_3_V | {10 }
	Port: out_image_4_V | {10 }
	Port: out_image_5_V | {10 }
	Port: out_image_6_V | {10 }
	Port: out_image_7_V | {10 }
	Port: out_image_8_V | {10 }
	Port: out_image_9_V | {10 }
	Port: out_image_10_V | {10 }
	Port: out_image_11_V | {10 }
	Port: out_image_12_V | {10 }
	Port: out_image_13_V | {10 }
 - Input state : 
	Port: conv2d_3x3_4chan_rev : in_image_0_V | {2 3 4 }
	Port: conv2d_3x3_4chan_rev : in_image_1_V | {2 3 4 }
	Port: conv2d_3x3_4chan_rev : in_image_2_V | {2 3 4 }
	Port: conv2d_3x3_4chan_rev : kernel_0_V | {2 3 }
	Port: conv2d_3x3_4chan_rev : kernel_1_V | {3 4 }
	Port: conv2d_3x3_4chan_rev : kernel_2_V | {3 4 }
	Port: conv2d_3x3_4chan_rev : kernel_3_V | {3 4 }
	Port: conv2d_3x3_4chan_rev : kernel_4_V | {2 3 }
	Port: conv2d_3x3_4chan_rev : kernel_5_V | {2 3 }
	Port: conv2d_3x3_4chan_rev : kernel_6_V | {2 3 }
	Port: conv2d_3x3_4chan_rev : kernel_7_V | {2 3 }
	Port: conv2d_3x3_4chan_rev : kernel_8_V | {3 4 }
	Port: conv2d_3x3_4chan_rev : bias_0_V | {3 }
	Port: conv2d_3x3_4chan_rev : bias_1_V | {3 }
	Port: conv2d_3x3_4chan_rev : bias_2_V | {3 }
	Port: conv2d_3x3_4chan_rev : bias_3_V | {3 }
	Port: conv2d_3x3_4chan_rev : out_image_0_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_1_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_2_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_3_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_4_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_5_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_6_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_7_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_8_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_9_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_10_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_11_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_12_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_13_V | {}
  - Chain level:
	State 1
	State 2
		k_2 : 1
		i_mid2 : 1
		x_mid2 : 1
		k_mid2 : 2
		tmp_19 : 3
		tmp_20 : 2
		tmp_20_cast : 2
		in_image_0_V_addr : 3
		tmp_5 : 3
		tmp_5_cast : 4
		in_image_0_V_addr_2 : 5
		tmp_6 : 3
		tmp_6_cast : 4
		in_image_1_V_addr_2 : 5
		in_image_1_V_addr_3 : 5
		in_image_2_V_addr : 3
		in_image_2_V_addr_2 : 5
		kernel_0_V_addr : 4
		kernel_0_V_load : 5
		in_image_0_V_load : 4
		in_image_0_V_load_2 : 6
		kernel_4_V_addr : 4
		kernel_4_V_load : 5
		in_image_1_V_load_2 : 6
		kernel_5_V_addr : 4
		kernel_5_V_load : 5
		in_image_1_V_load_3 : 6
		kernel_6_V_addr : 4
		kernel_6_V_load : 5
		in_image_2_V_load : 4
		kernel_7_V_addr : 4
		kernel_7_V_load : 5
		in_image_2_V_load_2 : 6
		tmp_9 : 3
		tmp_10 : 2
		StgValue_51 : 3
	State 3
		y_mid2 : 1
		kernel_1_V_load : 1
		kernel_2_V_load : 1
		in_image_0_V_load_3 : 1
		kernel_3_V_load : 1
		in_image_1_V_load : 1
		kernel_8_V_load : 1
		in_image_2_V_load_3 : 1
		tmp_8 : 2
		indvar_flatten_next : 1
		y_4_8 : 2
		tmp_79_8 : 3
		p_x_1_8 : 4
		p_8 : 4
		empty : 1
		tmp_s : 1
		exitcond_flatten : 1
		StgValue_111 : 2
	State 4
		p_shl1_cast : 1
		tmp_4 : 2
		p_Val2_9 : 1
		p_Val2_9_4 : 1
		p_Val2_9_5 : 1
		p_Val2_9_6 : 1
		p_Val2_9_7 : 1
		tmp_7 : 3
	State 5
		p_Val2_9_1 : 1
		p_Val2_9_2 : 1
		p_Val2_9_3 : 1
		p_Val2_9_8 : 1
	State 6
	State 7
		tmp2 : 1
		tmp3 : 1
		tmp7 : 1
		tmp6 : 2
	State 8
		tmp5 : 1
		tmp4 : 2
	State 9
		p_Val2_10_8 : 1
		tmp_75_8 : 2
		p_Val2_13_8 : 3
		tmp_78_8 : 4
	State 10
		out_image_0_V_addr : 1
		out_image_1_V_addr : 1
		out_image_2_V_addr : 1
		out_image_3_V_addr : 1
		out_image_4_V_addr : 1
		out_image_5_V_addr : 1
		out_image_6_V_addr : 1
		out_image_7_V_addr : 1
		out_image_8_V_addr : 1
		out_image_9_V_addr : 1
		out_image_10_V_addr : 1
		out_image_11_V_addr : 1
		out_image_12_V_addr : 1
		out_image_13_V_addr : 1
		StgValue_201 : 2
		StgValue_202 : 2
		StgValue_203 : 2
		StgValue_204 : 2
		StgValue_205 : 2
		StgValue_206 : 2
		StgValue_207 : 2
		StgValue_208 : 2
		StgValue_209 : 2
		StgValue_210 : 2
		StgValue_211 : 2
		StgValue_212 : 2
		StgValue_213 : 2
		StgValue_214 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         k_2_fu_675         |    0    |    0    |    12   |
|          |        tmp_5_fu_724        |    0    |    0    |    16   |
|          |        tmp_6_fu_737        |    0    |    0    |    17   |
|          | indvar_flatten_next_fu_781 |    0    |    0    |    17   |
|          |        y_4_8_fu_787        |    0    |    0    |    39   |
|          |        x_4_8_fu_799        |    0    |    0    |    39   |
|          |         i_5_fu_819         |    0    |    0    |    16   |
|          |        tmp_7_fu_893        |    0    |    0    |    8    |
|    add   |         tmp2_fu_974        |    0    |    0    |    55   |
|          |         tmp3_fu_980        |    0    |    0    |    55   |
|          |         tmp7_fu_986        |    0    |    0    |    8    |
|          |         tmp6_fu_992        |    0    |    0    |    8    |
|          |        tmp5_fu_1012        |    0    |    0    |    8    |
|          |        tmp4_fu_1018        |    0    |    0    |    8    |
|          |        tmp1_fu_1023        |    0    |    0    |    8    |
|          |     p_Val2_10_8_fu_1027    |    0    |    0    |    8    |
|          |     p_Val2_13_8_fu_1043    |    0    |    0    |    57   |
|----------|----------------------------|---------|---------|---------|
|          |        i_mid2_fu_681       |    0    |    0    |    9    |
|          |        x_mid2_fu_689       |    0    |    0    |    32   |
|  select  |        k_mid2_fu_697       |    0    |    0    |    3    |
|          |        y_mid2_fu_756       |    0    |    0    |    32   |
|          |       p_x_1_8_fu_804       |    0    |    0    |    32   |
|          |         p_8_fu_811         |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_79_8_fu_793      |    0    |    0    |    18   |
|   icmp   |        tmp_s_fu_824        |    0    |    0    |    13   |
|          |   exitcond_flatten_fu_830  |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|    mux   |        tmp_12_fu_768       |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_1078        |    1    |    0    |    0    |
|          |         grp_fu_1084        |    1    |    0    |    0    |
|          |         grp_fu_1090        |    1    |    0    |    0    |
|          |         grp_fu_1096        |    1    |    0    |    0    |
|    mul   |         grp_fu_1102        |    1    |    0    |    0    |
|          |         grp_fu_1108        |    1    |    0    |    0    |
|          |         grp_fu_1114        |    1    |    0    |    0    |
|          |         grp_fu_1120        |    1    |    0    |    0    |
|          |         grp_fu_1126        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    sub   |        tmp_4_fu_854        |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |  bias_0_V_read_read_fu_156 |    0    |    0    |    0    |
|   read   |  bias_1_V_read_read_fu_162 |    0    |    0    |    0    |
|          |  bias_2_V_read_read_fu_168 |    0    |    0    |    0    |
|          |  bias_3_V_read_read_fu_174 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_19_fu_705       |    0    |    0    |    0    |
|          |        tmp_20_fu_714       |    0    |    0    |    0    |
|   zext   |     tmp_20_cast_fu_720     |    0    |    0    |    0    |
|          |      tmp_5_cast_fu_730     |    0    |    0    |    0    |
|          |      tmp_6_cast_fu_743     |    0    |    0    |    0    |
|          |     p_shl1_cast_fu_850     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_9_fu_748        |    0    |    0    |    0    |
|   trunc  |        tmp_10_fu_752       |    0    |    0    |    0    |
|          |        tmp_8_fu_764        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_836         |    0    |    0    |    0    |
|          |        tmp_3_fu_843        |    0    |    0    |    0    |
|          |        tmp_21_fu_925       |    0    |    0    |    0    |
|          |       tmp_70_1_fu_932      |    0    |    0    |    0    |
|          |       tmp_70_2_fu_939      |    0    |    0    |    0    |
|bitconcatenate|       tmp_70_3_fu_946      |    0    |    0    |    0    |
|          |       tmp_70_6_fu_953      |    0    |    0    |    0    |
|          |       tmp_70_7_fu_960      |    0    |    0    |    0    |
|          |       tmp_70_8_fu_967      |    0    |    0    |    0    |
|          |       tmp_70_4_fu_998      |    0    |    0    |    0    |
|          |      tmp_70_5_fu_1005      |    0    |    0    |    0    |
|          |      tmp_75_8_fu_1032      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        OP1_V_fu_860        |    0    |    0    |    0    |
|          |        OP2_V_fu_863        |    0    |    0    |    0    |
|          |       OP1_V_4_fu_867       |    0    |    0    |    0    |
|          |       OP2_V_4_fu_870       |    0    |    0    |    0    |
|          |       OP1_V_5_fu_874       |    0    |    0    |    0    |
|          |       OP2_V_5_fu_877       |    0    |    0    |    0    |
|          |       OP1_V_6_fu_880       |    0    |    0    |    0    |
|          |       OP2_V_6_fu_883       |    0    |    0    |    0    |
|          |       OP1_V_7_fu_887       |    0    |    0    |    0    |
|   sext   |       OP2_V_7_fu_890       |    0    |    0    |    0    |
|          |       OP1_V_1_fu_898       |    0    |    0    |    0    |
|          |       OP2_V_1_fu_901       |    0    |    0    |    0    |
|          |       OP1_V_2_fu_904       |    0    |    0    |    0    |
|          |       OP2_V_2_fu_907       |    0    |    0    |    0    |
|          |       OP1_V_3_fu_911       |    0    |    0    |    0    |
|          |       OP2_V_3_fu_914       |    0    |    0    |    0    |
|          |       OP1_V_8_fu_918       |    0    |    0    |    0    |
|          |       OP2_V_8_fu_921       |    0    |    0    |    0    |
|          |    tmp_76_8_cast_fu_1040   |    0    |    0    |    0    |
|          |     tmp_7_cast_fu_1059     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|      tmp_78_8_fu_1049      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  return  |    StgValue_215_fu_1076    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    9    |    0    |   588   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      OP1_V_1_reg_1427      |   41   |
|      OP1_V_2_reg_1437      |   41   |
|      OP1_V_3_reg_1447      |   41   |
|      OP1_V_4_reg_1372      |   41   |
|      OP1_V_5_reg_1382      |   41   |
|      OP1_V_6_reg_1392      |   41   |
|      OP1_V_7_reg_1402      |   41   |
|      OP1_V_8_reg_1477      |   41   |
|       OP1_V_reg_1347       |   41   |
|      OP2_V_1_reg_1432      |   41   |
|      OP2_V_2_reg_1442      |   41   |
|      OP2_V_3_reg_1452      |   41   |
|      OP2_V_4_reg_1377      |   41   |
|      OP2_V_5_reg_1387      |   41   |
|      OP2_V_6_reg_1397      |   41   |
|      OP2_V_7_reg_1407      |   41   |
|      OP2_V_8_reg_1482      |   41   |
|       OP2_V_reg_1352       |   41   |
|  exitcond_flatten_reg_1343 |    1   |
|        i_5_reg_1333        |    9   |
|       i_mid2_reg_1132      |    9   |
|          i_reg_607         |    9   |
|in_image_0_V_addr_2_reg_1168|   10   |
|in_image_0_V_addr_3_reg_1233|   10   |
| in_image_0_V_addr_reg_1163 |   10   |
|in_image_0_V_load_2_reg_1258|   25   |
|in_image_1_V_addr_2_reg_1179|   10   |
|in_image_1_V_addr_3_reg_1184|   10   |
| in_image_1_V_addr_reg_1238 |   10   |
|in_image_1_V_load_3_reg_1283|   25   |
|in_image_2_V_addr_2_reg_1194|   10   |
|in_image_2_V_addr_3_reg_1243|   10   |
| in_image_2_V_addr_reg_1189 |   10   |
|in_image_2_V_load_2_reg_1298|   25   |
|indvar_flatten_next_reg_1318|   10   |
|   indvar_flatten_reg_649   |   10   |
|       k_mid2_reg_1143      |    3   |
|          k_reg_621         |    3   |
|  kernel_0_V_addr_reg_1199  |    2   |
|  kernel_0_V_load_reg_1248  |   18   |
|  kernel_1_V_addr_reg_1253  |    2   |
|  kernel_1_V_load_reg_1357  |   18   |
|  kernel_2_V_addr_reg_1263  |    2   |
|  kernel_2_V_load_reg_1362  |   18   |
|  kernel_3_V_addr_reg_1268  |    2   |
|  kernel_3_V_load_reg_1367  |   18   |
|  kernel_4_V_addr_reg_1204  |    2   |
|  kernel_4_V_load_reg_1273  |   18   |
|  kernel_5_V_addr_reg_1209  |    2   |
|  kernel_5_V_load_reg_1278  |   18   |
|  kernel_6_V_addr_reg_1214  |    2   |
|  kernel_6_V_load_reg_1288  |   18   |
|  kernel_7_V_addr_reg_1219  |    2   |
|  kernel_7_V_load_reg_1293  |   18   |
|  kernel_8_V_addr_reg_1303  |    2   |
|  kernel_8_V_load_reg_1412  |   18   |
|        p_8_reg_1328        |   32   |
|     p_Val2_9_1_reg_1487    |   41   |
|     p_Val2_9_2_reg_1492    |   41   |
|     p_Val2_9_3_reg_1497    |   41   |
|     p_Val2_9_4_reg_1457    |   41   |
|     p_Val2_9_5_reg_1462    |   41   |
|     p_Val2_9_6_reg_1467    |   41   |
|     p_Val2_9_7_reg_1472    |   41   |
|     p_Val2_9_8_reg_1502    |   41   |
|      p_Val2_9_reg_1422     |   41   |
|      p_x_1_8_reg_1323      |   32   |
|           reg_663          |   25   |
|           reg_667          |   25   |
|           reg_671          |   25   |
|        tmp2_reg_1507       |   48   |
|        tmp3_reg_1512       |   48   |
|        tmp4_reg_1522       |   48   |
|        tmp6_reg_1517       |   48   |
|       tmp_10_reg_1229      |    4   |
|       tmp_12_reg_1313      |   48   |
|       tmp_19_reg_1150      |   64   |
|       tmp_20_reg_1158      |   64   |
|       tmp_22_reg_578       |    1   |
|     tmp_6_cast_reg_1173    |   64   |
|      tmp_78_8_reg_1527     |   48   |
|       tmp_7_reg_1417       |    7   |
|       tmp_8_reg_1308       |    7   |
|       tmp_9_reg_1224       |    2   |
|       tmp_s_reg_1338       |    1   |
|       x_mid2_reg_1137      |   32   |
|          x_reg_593         |   32   |
|          y_reg_635         |   32   |
+----------------------------+--------+
|            Total           |  2243  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_229 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_235 |  p0  |   4  |  10  |   40   ||    17   |
| grp_access_fu_235 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_253 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_259 |  p0  |   4  |  10  |   40   ||    17   |
| grp_access_fu_259 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_272 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_290 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_296 |  p0  |   4  |  10  |   40   ||    17   |
| grp_access_fu_296 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_309 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_348 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_361 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_375 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_389 |  p0  |   2  |   2  |    4   ||    9    |
|   tmp_22_reg_578  |  p0  |   2  |   1  |    2   ||    9    |
|    grp_fu_1078    |  p0  |   2  |  25  |   50   ||    9    |
|    grp_fu_1078    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1084    |  p0  |   2  |  25  |   50   ||    9    |
|    grp_fu_1084    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1090    |  p0  |   2  |  25  |   50   ||    9    |
|    grp_fu_1090    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1096    |  p0  |   2  |  25  |   50   ||    9    |
|    grp_fu_1096    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1102    |  p0  |   2  |  25  |   50   ||    9    |
|    grp_fu_1102    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1108    |  p0  |   2  |  25  |   50   ||    9    |
|    grp_fu_1108    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1114    |  p0  |   2  |  25  |   50   ||    9    |
|    grp_fu_1114    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1120    |  p0  |   2  |  25  |   50   ||    9    |
|    grp_fu_1120    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1126    |  p0  |   2  |  25  |   50   ||    9    |
|    grp_fu_1126    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   932  || 29.8614 ||   330   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   588  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   29   |    -   |   330  |
|  Register |    -   |    -   |  2243  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   29   |  2243  |   918  |
+-----------+--------+--------+--------+--------+
