<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: sysdeps/x86_64/dl-trampoline.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d69e9b378254b8c805e3083a762d4b0a.html">sysdeps</a></li><li class="navelem"><a class="el" href="dir_89481852ee9d2f89e6042d6cff77f1b2.html">x86_64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dl-trampoline.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="x86__64_2dl-trampoline_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* PLT trampolines.  x86-64 version.</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">   Copyright (C) 2009-2016 Free Software Foundation, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">   This file is part of the GNU C Library.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">   The GNU C Library is free software; you can redistribute it and/or</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">   modify it under the terms of the GNU Lesser General Public</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">   License as published by the Free Software Foundation; either</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">   version 2.1 of the License, or (at your option) any later version.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">   The GNU C Library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">   but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">   Lesser General Public License for more details.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">   You should have received a copy of the GNU Lesser General Public</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">   License along with the GNU C Library; if not, see</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">   &lt;http://www.gnu.org/licenses/&gt;.  */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#undef REGISTER_SAVE_AREA_RAW</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifdef __ILP32__</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/* X32 saves RCX, RDX, RSI, RDI, R8 and R9 plus RAX as well as VEC0 to</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">   VEC7.  */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor"># define REGISTER_SAVE_AREA_RAW (8 * 7 + VEC_SIZE * 8)</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* X86-64 saves RCX, RDX, RSI, RDI, R8 and R9 plus RAX as well as</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">   BND0, BND1, BND2, BND3 and VEC0 to VEC7. */</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="x86__64_2dl-trampoline_8h.html#a70c9eb9f57ab3b0466f444ea76454eea">   27</a></span>&#160;<span class="preprocessor"># define REGISTER_SAVE_AREA_RAW (8 * 7 + 16 * 4 + VEC_SIZE * 8)</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#undef REGISTER_SAVE_AREA</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#undef LOCAL_STORAGE_AREA</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#undef BASE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#if DL_RUNTIME_RESOLVE_REALIGN_STACK</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor"># define REGISTER_SAVE_AREA (REGISTER_SAVE_AREA_RAW + 8)</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* Local stack area before jumping to function address: RBX.  */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor"># define LOCAL_STORAGE_AREA 8</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"># define BASE           rbx</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"># if (REGISTER_SAVE_AREA % VEC_SIZE) != 0</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#  error REGISTER_SAVE_AREA must be multples of VEC_SIZE</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="x86__64_2dl-trampoline_8h.html#a70f7172c5353c4ba2bd03a71d595feeb">   42</a></span>&#160;<span class="preprocessor"># define REGISTER_SAVE_AREA REGISTER_SAVE_AREA_RAW</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* Local stack area before jumping to function address:  All saved</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">   registers.  */</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="x86__64_2dl-trampoline_8h.html#af39309e85c02ba9de4bd3ce7f93004dd">   45</a></span>&#160;<span class="preprocessor"># define LOCAL_STORAGE_AREA REGISTER_SAVE_AREA</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="x86__64_2dl-trampoline_8h.html#a79bcfb6bde984f42d1124b068a509af7">   46</a></span>&#160;<span class="preprocessor"># define BASE           rsp</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor"># if (REGISTER_SAVE_AREA % 16) != 8</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#  error REGISTER_SAVE_AREA must be odd multples of 8</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    .text</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    .globl <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a176597fa2c321fba82d03f04412fab35">_dl_runtime_resolve</a></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    .hidden <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a176597fa2c321fba82d03f04412fab35">_dl_runtime_resolve</a></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="x86__64_2dl-trampoline_8h.html#a176597fa2c321fba82d03f04412fab35">   55</a></span>&#160;    .type <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a176597fa2c321fba82d03f04412fab35">_dl_runtime_resolve</a>, @<span class="keyword">function</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    .align 16</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    cfi_startproc</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a176597fa2c321fba82d03f04412fab35">_dl_runtime_resolve</a>:</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#acec55845f64493fdda163c7a1f9f8695">cfi_adjust_cfa_offset</a>(16) <span class="preprocessor"># Incorporate PLT</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#if DL_RUNTIME_RESOLVE_REALIGN_STACK</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"># if LOCAL_STORAGE_AREA != 8</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#  error LOCAL_STORAGE_AREA must be 8</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    pushq %rbx          # push subtracts stack by 8.</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#acec55845f64493fdda163c7a1f9f8695">cfi_adjust_cfa_offset</a>(8)</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a4db7f3ad00328cb9dc5c259daa5fb50c">cfi_rel_offset</a>(%rbx, 0)</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a>, %<a class="code" href="x86__64_2dl-trampoline_8h.html#a55ef050fc9d4574774c096511af6970e">RBX_LP</a></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a8fe4dfce502fe033bd46ab9c8f8d1e63">cfi_def_cfa_register</a>(%rbx)</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    and $-<a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a>, %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a27e64c681ba0240724ff77732536e700">sub</a> $REGISTER_SAVE_AREA, %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#acec55845f64493fdda163c7a1f9f8695">cfi_adjust_cfa_offset</a>(<a class="code" href="x86__64_2dl-trampoline_8h.html#a70f7172c5353c4ba2bd03a71d595feeb">REGISTER_SAVE_AREA</a>)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="preprocessor"># Preserve registers otherwise clobbered.</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#a27f5cd40a8622f01168f67d95090c161">rax</a>, <a class="code" href="x86__64_2dl-trampoline_8h.html#abbce06110cb84426a04086a89d5e5cc1">REGISTER_SAVE_RAX</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %rcx, <a class="code" href="x86__64_2dl-trampoline_8h.html#aa9a453278a79931a82a21957ac1b99b5">REGISTER_SAVE_RCX</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#adb0bb37b664d3b91a3e35233a9892371">rdx</a>, <a class="code" href="x86__64_2dl-trampoline_8h.html#af95fc6767cc4bfb5ce2a21d3ff64ebca">REGISTER_SAVE_RDX</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %<a class="code" href="svml__d__wrapper__impl_8h.html#a0ede1c41c079afb6d8ccdbba0d7dda86">rsi</a>, <a class="code" href="x86__64_2dl-trampoline_8h.html#a2bcbc47c80cbc3fe1ac89927ae171e53">REGISTER_SAVE_RSI</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %<a class="code" href="svml__d__wrapper__impl_8h.html#a3b09f0b16f9193bb065f0005112292cf">rdi</a>, <a class="code" href="x86__64_2dl-trampoline_8h.html#a751423526b3dc6773359b7511e39f594">REGISTER_SAVE_RDI</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %r8, <a class="code" href="x86__64_2dl-trampoline_8h.html#a8f9c81b656a9495041de51f9229c7540">REGISTER_SAVE_R8</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %r9, <a class="code" href="x86__64_2dl-trampoline_8h.html#a1d3c9afbc65622b679c59fbe2925889b">REGISTER_SAVE_R9</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    VMOV %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(0), (<a class="code" href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a>)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    VMOV %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(1), (<a class="code" href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a>)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    VMOV %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(2), (<a class="code" href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a> * 2)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    VMOV %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(3), (<a class="code" href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a> * 3)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    VMOV %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(4), (<a class="code" href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a> * 4)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    VMOV %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(5), (<a class="code" href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a> * 5)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    VMOV %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(6), (<a class="code" href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a> * 6)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    VMOV %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(7), (<a class="code" href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a> * 7)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#ifndef __ILP32__</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">    # We also have to preserve bound registers.  These are nops if</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">    # Intel MPX isn&#39;t available or disabled.</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"># ifdef HAVE_MPX_SUPPORT</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    bndmov %bnd0, REGISTER_SAVE_BND0(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    bndmov %bnd1, REGISTER_SAVE_BND1(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    bndmov %bnd2, REGISTER_SAVE_BND2(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    bndmov %bnd3, REGISTER_SAVE_BND3(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"># else</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#  if REGISTER_SAVE_BND0 == 0</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="x86__64_2dl-trampoline_8h.html#a4c7e52ec46039474738c11f47c02c933">   99</a></span>&#160;    .byte 0x66,0x0f,0x1b,0x04,0x24</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#  else</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    .byte 0x66,0x0f,0x1b,0x44,0x24,REGISTER_SAVE_BND0</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#  endif</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    .byte 0x66,0x0f,0x1b,0x4c,0x24,REGISTER_SAVE_BND1</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    .byte 0x66,0x0f,0x1b,0x54,0x24,REGISTER_SAVE_BND2</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    .byte 0x66,0x0f,0x1b,0x5c,0x24,REGISTER_SAVE_BND3</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">    # Copy args pushed by PLT in register.</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">    # %rdi: link_map, %rsi: reloc_index</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> (<a class="code" href="x86__64_2dl-trampoline_8h.html#af39309e85c02ba9de4bd3ce7f93004dd">LOCAL_STORAGE_AREA</a> + 8)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a79bcfb6bde984f42d1124b068a509af7">BASE</a>), %<a class="code" href="x86__64_2sysdep_8h.html#a52e73bf00cd0a23eb6618a54265c0cff">RSI_LP</a></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#af39309e85c02ba9de4bd3ce7f93004dd">LOCAL_STORAGE_AREA</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a79bcfb6bde984f42d1124b068a509af7">BASE</a>), %<a class="code" href="x86__64_2sysdep_8h.html#a497455454f090596b4402247bf12c6fb">RDI_LP</a></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    call _dl_fixup      # Call resolver.</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="x86__64_2dl-trampoline_8h.html#ab5513cdc5dcda5a3bc0e678b90a07732">  113</a></span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#ab5513cdc5dcda5a3bc0e678b90a07732">RAX_LP</a>, %<a class="code" href="x86__64_2sysdep_8h.html#a1909d4254a61733c339a990bdbd2329c">R11_LP</a>    # Save <span class="keywordflow">return</span> <a class="code" href="structvalue.html">value</a></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#ifndef __ILP32__</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">    # Restore bound registers.  These are nops if Intel MPX isn&#39;t</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">    # avaiable or disabled.</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"># ifdef HAVE_MPX_SUPPORT</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    bndmov REGISTER_SAVE_BND3(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %bnd3</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    bndmov REGISTER_SAVE_BND2(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %bnd2</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    bndmov REGISTER_SAVE_BND1(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %bnd1</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    bndmov REGISTER_SAVE_BND0(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %bnd0</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"># else</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    .byte 0x66,0x0f,0x1a,0x5c,0x24,REGISTER_SAVE_BND3</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    .byte 0x66,0x0f,0x1a,0x54,0x24,REGISTER_SAVE_BND2</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    .byte 0x66,0x0f,0x1a,0x4c,0x24,REGISTER_SAVE_BND1</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#  if REGISTER_SAVE_BND0 == 0</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    .byte 0x66,0x0f,0x1a,0x04,0x24</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#  else</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    .byte 0x66,0x0f,0x1a,0x44,0x24,REGISTER_SAVE_BND0</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#  endif</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">    # Get register content back.</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#a1d3c9afbc65622b679c59fbe2925889b">REGISTER_SAVE_R9</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %r9</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#a8f9c81b656a9495041de51f9229c7540">REGISTER_SAVE_R8</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %r8</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#a751423526b3dc6773359b7511e39f594">REGISTER_SAVE_RDI</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="svml__d__wrapper__impl_8h.html#a3b09f0b16f9193bb065f0005112292cf">rdi</a></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#a2bcbc47c80cbc3fe1ac89927ae171e53">REGISTER_SAVE_RSI</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="svml__d__wrapper__impl_8h.html#a0ede1c41c079afb6d8ccdbba0d7dda86">rsi</a></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#af95fc6767cc4bfb5ce2a21d3ff64ebca">REGISTER_SAVE_RDX</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#adb0bb37b664d3b91a3e35233a9892371">rdx</a></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#aa9a453278a79931a82a21957ac1b99b5">REGISTER_SAVE_RCX</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %rcx</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#abbce06110cb84426a04086a89d5e5cc1">REGISTER_SAVE_RAX</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a27f5cd40a8622f01168f67d95090c161">rax</a></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    VMOV (<a class="code" href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a>)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(0)</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    VMOV (<a class="code" href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a>)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(1)</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    VMOV (<a class="code" href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a> * 2)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(2)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    VMOV (<a class="code" href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a> * 3)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(3)</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    VMOV (<a class="code" href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a> * 4)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(4)</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    VMOV (<a class="code" href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a> * 5)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(5)</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    VMOV (<a class="code" href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a> * 6)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(6)</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    VMOV (<a class="code" href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a> * 7)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(7)</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#if DL_RUNTIME_RESOLVE_REALIGN_STACK</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#a55ef050fc9d4574774c096511af6970e">RBX_LP</a>, %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a8fe4dfce502fe033bd46ab9c8f8d1e63">cfi_def_cfa_register</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> (%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %rbx</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a003f1906436834e0572e64720dc4dfe2">cfi_restore</a>(%rbx)</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">    # Adjust stack(PLT did 2 pushes)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="dl-hwcaps_8c.html#afb593515973bc1a7ad08e1f59183c052">add</a> $(<a class="code" href="x86__64_2dl-trampoline_8h.html#af39309e85c02ba9de4bd3ce7f93004dd">LOCAL_STORAGE_AREA</a> + 16), %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#acec55845f64493fdda163c7a1f9f8695">cfi_adjust_cfa_offset</a>(-(<a class="code" href="x86__64_2dl-trampoline_8h.html#af39309e85c02ba9de4bd3ce7f93004dd">LOCAL_STORAGE_AREA</a> + 16))</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    # Preserve <a class="code" href="wchar-lookup_8h.html#a97131cc8fe554af30136d0d6d2dd0130">bound</a> registers.</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    PRESERVE_BND_REGS_PREFIX</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    jmp *%r11       # Jump <a class="code" href="iconvconfig_8c.html#a5d467a63df9ff99d33d6749038f6f421">to</a> <span class="keyword">function</span> address.</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    cfi_endproc</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    .size <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a176597fa2c321fba82d03f04412fab35">_dl_runtime_resolve</a>, .-<a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a176597fa2c321fba82d03f04412fab35">_dl_runtime_resolve</a></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160; </div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;#ifndef <a class="code" href="generic_2siglist_8h.html#aec139720e08074cef860df6dc9580e76">PROF</a></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;# <a class="code" href="do-rel_8h.html#a52dc1e52313bafbcfe7c44c90b63125d">if</a> (LR_VECTOR_OFFSET % <a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a>) != 0</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#  error LR_VECTOR_OFFSET must be multples of VEC_SIZE</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    .globl <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a9e2d611f0709830cf786127ece4deab0">_dl_runtime_profile</a></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    .hidden <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a9e2d611f0709830cf786127ece4deab0">_dl_runtime_profile</a></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="x86__64_2dl-trampoline_8h.html#ad410d2f2df5cac19f1545c7fb4acc6a9">  172</a></span>&#160;    .type <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a9e2d611f0709830cf786127ece4deab0">_dl_runtime_profile</a>, @<span class="keyword">function</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    .align 16</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a9e2d611f0709830cf786127ece4deab0">_dl_runtime_profile</a>:</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    cfi_startproc</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#acec55845f64493fdda163c7a1f9f8695">cfi_adjust_cfa_offset</a>(16) <span class="preprocessor"># Incorporate PLT</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">/* The La_x86_64_regs data structure pointed to by the</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">       fourth paramater must be VEC_SIZE-byte aligned.  This must</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">       be explicitly enforced.  We have the set up a dynamically</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">       sized stack frame.  %rbx points to the top half which</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">       has a fixed size and preserves the original stack pointer.  */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a27e64c681ba0240724ff77732536e700">sub</a> $32, %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a>    # Allocate the <a class="code" href="tst-tls10_8c.html#a7ad3a2c48905b1677884613350db3aaa">local</a> storage.</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#acec55845f64493fdda163c7a1f9f8695">cfi_adjust_cfa_offset</a>(32)</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %rbx, (%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a4db7f3ad00328cb9dc5c259daa5fb50c">cfi_rel_offset</a>(%rbx, 0)</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160; </div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">/* On the stack:</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">        56(%rbx)    parameter #1</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">        48(%rbx)    return address</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">        40(%rbx)    reloc index</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">        32(%rbx)    link_map</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">        24(%rbx)    La_x86_64_regs pointer</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">        16(%rbx)    framesize</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">         8(%rbx)    rax</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">          (%rbx)    rbx</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160; </div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#a27f5cd40a8622f01168f67d95090c161">rax</a>, 8(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">  202</a></span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a>, %<a class="code" href="x86__64_2dl-trampoline_8h.html#a55ef050fc9d4574774c096511af6970e">RBX_LP</a></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a8fe4dfce502fe033bd46ab9c8f8d1e63">cfi_def_cfa_register</a>(%rbx)</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="comment">/* Actively align the La_x86_64_regs structure.  */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    and $-<a class="code" href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a>, %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="comment">/* sizeof(La_x86_64_regs).  Need extra space for 8 SSE registers</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">       to detect if any xmm0-xmm7 registers are changed by audit</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">       module.  */</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a27e64c681ba0240724ff77732536e700">sub</a> $(LR_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*8), %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">  211</a></span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>, 24(%rbx)</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="comment">/* Fill the La_x86_64_regs structure.  */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#adb0bb37b664d3b91a3e35233a9892371">rdx</a>, <a class="code" href="x86__64_2dl-trampoline_8h.html#a732e9d59973bc115e1a99e6ba27abad0">LR_RDX_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %r8,  <a class="code" href="x86__64_2dl-trampoline_8h.html#aadb41a121c2813309caf6686c59795d6">LR_R8_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %r9,  <a class="code" href="x86__64_2dl-trampoline_8h.html#af95ac060d2c82d5e419492c3f3c21f04">LR_R9_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %rcx, <a class="code" href="x86__64_2dl-trampoline_8h.html#a23cd30c371ba5a4f52d2412d75c999a9">LR_RCX_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %<a class="code" href="svml__d__wrapper__impl_8h.html#a0ede1c41c079afb6d8ccdbba0d7dda86">rsi</a>, <a class="code" href="x86__64_2dl-trampoline_8h.html#a94faee2d6c43473ab5fda7f23858932c">LR_RSI_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %<a class="code" href="svml__d__wrapper__impl_8h.html#a3b09f0b16f9193bb065f0005112292cf">rdi</a>, <a class="code" href="x86__64_2dl-trampoline_8h.html#a909ac1976aeee4a10a947ae561ce145b">LR_RDI_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %<a class="code" href="svml__d__wrapper__impl_8h.html#aa7b9c996b9b32f70195c3ab0cfd63469">rbp</a>, <a class="code" href="x86__64_2dl-trampoline_8h.html#a200af04f898907abecf56694f2f0f884">LR_RBP_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ad5f51ed991ff2af85a856ef18e86994e">lea</a> 48(%rbx), %<a class="code" href="x86__64_2dl-trampoline_8h.html#ab5513cdc5dcda5a3bc0e678b90a07732">RAX_LP</a></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="x86__64_2dl-trampoline_8h.html#a27f5cd40a8622f01168f67d95090c161">  223</a></span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#a27f5cd40a8622f01168f67d95090c161">rax</a>, <a class="code" href="x86__64_2dl-trampoline_8h.html#a7fd0c23ac6a4640905f737cb0c88220f">LR_RSP_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="comment">/* We always store the XMM registers even if AVX is available.</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">       This is to provide backward binary compatibility for existing</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">       audit modules.  */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> %<a class="code" href="svml__d__wrapper__impl_8h.html#ae8f91eb3bada92d3df5c2dca1b6e70e6">xmm0</a>,          (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a>)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> %<a class="code" href="svml__d__wrapper__impl_8h.html#a71c11277f23b1b25806f54fa270e525f">xmm1</a>, (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> +   <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> %<a class="code" href="svml__s__wrapper__impl_8h.html#aba7f368023755592d8556b2666b4390b">xmm2</a>, (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*2)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="x86__64_2dl-trampoline_8h.html#a49522b7a3aed5c8de5e2825099cd323a">  231</a></span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#a927ed54d7c6f58de9346d71a18ba25bb">xmm3</a>, (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*3)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#adfa7e348e180cb5d9f900ad079bdda2f">xmm4</a>, (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*4)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2f84160a298d318700e8543b0b10023b">xmm5</a>, (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*5)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#ad5d2469ca92c182616324458c5b17926">xmm6</a>, (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*6)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#a49522b7a3aed5c8de5e2825099cd323a">xmm7</a>, (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*7)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"># ifndef __ILP32__</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#  ifdef HAVE_MPX_SUPPORT</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    bndmov %bnd0,          (LR_BND_OFFSET)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)  <span class="preprocessor"># Preserve bound</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    bndmov %bnd1, (LR_BND_OFFSET +   BND_SIZE)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)  <span class="preprocessor"># registers. Nops if</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    bndmov %bnd2, (LR_BND_OFFSET + BND_SIZE*2)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)  <span class="preprocessor"># MPX not available</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    bndmov %bnd3, (LR_BND_OFFSET + BND_SIZE*3)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)  <span class="preprocessor"># or disabled.</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#  else</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    .byte 0x66,0x0f,0x1b,0x84,0x24;.long (LR_BND_OFFSET)</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    .byte 0x66,0x0f,0x1b,0x8c,0x24;.long (LR_BND_OFFSET + BND_SIZE)</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    .byte 0x66,0x0f,0x1b,0x94,0x24;.long (LR_BND_OFFSET + BND_SIZE*2)</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    .byte 0x66,0x0f,0x1b,0x9c,0x24;.long (LR_BND_OFFSET + BND_SIZE*3)</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#  endif</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"># ifdef RESTORE_AVX</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="comment">/* This is to support AVX audit modules.  */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    VMOVA %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(0),            (LR_VECTOR_OFFSET)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    VMOVA %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(1), (LR_VECTOR_OFFSET +   VECTOR_SIZE)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    VMOVA %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(2), (LR_VECTOR_OFFSET + VECTOR_SIZE*2)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    VMOVA %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(3), (LR_VECTOR_OFFSET + VECTOR_SIZE*3)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    VMOVA %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(4), (LR_VECTOR_OFFSET + VECTOR_SIZE*4)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    VMOVA %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(5), (LR_VECTOR_OFFSET + VECTOR_SIZE*5)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    VMOVA %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(6), (LR_VECTOR_OFFSET + VECTOR_SIZE*6)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    VMOVA %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(7), (LR_VECTOR_OFFSET + VECTOR_SIZE*7)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="comment">/* Save xmm0-xmm7 registers to detect if any of them are</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">       changed by audit module.  */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    vmovdqa %<a class="code" href="svml__d__wrapper__impl_8h.html#ae8f91eb3bada92d3df5c2dca1b6e70e6">xmm0</a>,          (LR_SIZE)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    vmovdqa %<a class="code" href="svml__d__wrapper__impl_8h.html#a71c11277f23b1b25806f54fa270e525f">xmm1</a>, (LR_SIZE +   <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    vmovdqa %<a class="code" href="svml__s__wrapper__impl_8h.html#aba7f368023755592d8556b2666b4390b">xmm2</a>, (LR_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*2)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    vmovdqa %<a class="code" href="x86__64_2dl-trampoline_8h.html#a927ed54d7c6f58de9346d71a18ba25bb">xmm3</a>, (LR_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*3)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    vmovdqa %<a class="code" href="x86__64_2dl-trampoline_8h.html#adfa7e348e180cb5d9f900ad079bdda2f">xmm4</a>, (LR_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*4)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    vmovdqa %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2f84160a298d318700e8543b0b10023b">xmm5</a>, (LR_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*5)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    vmovdqa %<a class="code" href="x86__64_2dl-trampoline_8h.html#ad5d2469ca92c182616324458c5b17926">xmm6</a>, (LR_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*6)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    vmovdqa %<a class="code" href="x86__64_2dl-trampoline_8h.html#a49522b7a3aed5c8de5e2825099cd323a">xmm7</a>, (LR_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*7)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a>, %<a class="code" href="x86__64_2sysdep_8h.html#a43230a687963c9ee4b0b276da108d978">RCX_LP</a>    # La_x86_64_regs pointer <a class="code" href="iconvconfig_8c.html#a5d467a63df9ff99d33d6749038f6f421">to</a> %rcx.</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> 48(%rbx), %<a class="code" href="x86__64_2sysdep_8h.html#acda56cee68f68ed3d2e0d14c67e9d1fd">RDX_LP</a>   # Load <span class="keywordflow">return</span> address <span class="keywordflow">if</span> <a class="code" href="cns11643_8h.html#a0d8eaa2708fea0607c46266a0364d3ad">needed</a>.</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> 40(%rbx), %<a class="code" href="x86__64_2sysdep_8h.html#a52e73bf00cd0a23eb6618a54265c0cff">RSI_LP</a>   # Copy args pushed by PLT <a class="code" href="test-canon_8c.html#a52bb50fce643c4899922808db7d60d42">in</a> <span class="keyword">register</span>.</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> 32(%rbx), %<a class="code" href="x86__64_2sysdep_8h.html#a497455454f090596b4402247bf12c6fb">RDI_LP</a>   # %<a class="code" href="svml__d__wrapper__impl_8h.html#a3b09f0b16f9193bb065f0005112292cf">rdi</a>: <a class="code" href="structlink__map.html">link_map</a>, %<a class="code" href="svml__d__wrapper__impl_8h.html#a0ede1c41c079afb6d8ccdbba0d7dda86">rsi</a>: <a class="code" href="elf_2dl-runtime_8c.html#aa194f34bb99dfb22bccdc2486c87719a">reloc_index</a></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ad5f51ed991ff2af85a856ef18e86994e">lea</a> 16(%rbx), %<a class="code" href="x86__64_2sysdep_8h.html#acf46b53db7e022e5b6a5d1f41128942d">R8_LP</a>    # Address of framesize</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    call _dl_profile_fixup  # Call resolver.</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#ab5513cdc5dcda5a3bc0e678b90a07732">RAX_LP</a>, %<a class="code" href="x86__64_2sysdep_8h.html#a1909d4254a61733c339a990bdbd2329c">R11_LP</a>    # Save <span class="keywordflow">return</span> <a class="code" href="structvalue.html">value</a>.</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> 8(%rbx), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a27f5cd40a8622f01168f67d95090c161">rax</a>  # Get <a class="code" href="tst-deep1_8c.html#afb031782b4cd52ba30fdced9fedfa6a1">back</a> <span class="keyword">register</span> content.</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#a732e9d59973bc115e1a99e6ba27abad0">LR_RDX_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#adb0bb37b664d3b91a3e35233a9892371">rdx</a></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a>  <a class="code" href="x86__64_2dl-trampoline_8h.html#aadb41a121c2813309caf6686c59795d6">LR_R8_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %r8</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a>  <a class="code" href="x86__64_2dl-trampoline_8h.html#af95ac060d2c82d5e419492c3f3c21f04">LR_R9_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %r9</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160; </div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a>          (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a>)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="svml__d__wrapper__impl_8h.html#ae8f91eb3bada92d3df5c2dca1b6e70e6">xmm0</a></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a>   (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="svml__d__wrapper__impl_8h.html#a71c11277f23b1b25806f54fa270e525f">xmm1</a></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*2)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="svml__s__wrapper__impl_8h.html#aba7f368023755592d8556b2666b4390b">xmm2</a></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*3)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a927ed54d7c6f58de9346d71a18ba25bb">xmm3</a></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*4)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#adfa7e348e180cb5d9f900ad079bdda2f">xmm4</a></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*5)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2f84160a298d318700e8543b0b10023b">xmm5</a></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*6)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#ad5d2469ca92c182616324458c5b17926">xmm6</a></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*7)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a49522b7a3aed5c8de5e2825099cd323a">xmm7</a></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;# ifdef RESTORE_AVX</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="comment">/* Check if any xmm0-xmm7 registers are changed by audit</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">       module.  */</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    vpcmpeqq (LR_SIZE)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="svml__d__wrapper__impl_8h.html#ae8f91eb3bada92d3df5c2dca1b6e70e6">xmm0</a>, %xmm8</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    vpmovmskb %xmm8, %esi</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    cmpl $0xffff, %esi</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    je 2f</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    vmovdqa %<a class="code" href="svml__d__wrapper__impl_8h.html#ae8f91eb3bada92d3df5c2dca1b6e70e6">xmm0</a>, (LR_VECTOR_OFFSET)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    jmp 1f</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;2:  VMOVA (LR_VECTOR_OFFSET)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(0)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    vmovdqa %<a class="code" href="svml__d__wrapper__impl_8h.html#ae8f91eb3bada92d3df5c2dca1b6e70e6">xmm0</a>, (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a>)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;1:  vpcmpeqq (LR_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="svml__d__wrapper__impl_8h.html#a71c11277f23b1b25806f54fa270e525f">xmm1</a>, %xmm8</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    vpmovmskb %xmm8, %esi</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    cmpl $0xffff, %esi</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    je 2f</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    vmovdqa %<a class="code" href="svml__d__wrapper__impl_8h.html#a71c11277f23b1b25806f54fa270e525f">xmm1</a>, (LR_VECTOR_OFFSET + VECTOR_SIZE)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    jmp 1f</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;2:  VMOVA (LR_VECTOR_OFFSET + VECTOR_SIZE)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(1)</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    vmovdqa %<a class="code" href="svml__d__wrapper__impl_8h.html#a71c11277f23b1b25806f54fa270e525f">xmm1</a>, (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160; </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;1:  vpcmpeqq (LR_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*2)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="svml__s__wrapper__impl_8h.html#aba7f368023755592d8556b2666b4390b">xmm2</a>, %xmm8</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    vpmovmskb %xmm8, %esi</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    cmpl $0xffff, %esi</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    je 2f</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    vmovdqa %<a class="code" href="svml__s__wrapper__impl_8h.html#aba7f368023755592d8556b2666b4390b">xmm2</a>, (LR_VECTOR_OFFSET + VECTOR_SIZE*2)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    jmp 1f</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;2:  VMOVA (LR_VECTOR_OFFSET + VECTOR_SIZE*2)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(2)</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    vmovdqa %<a class="code" href="svml__s__wrapper__impl_8h.html#aba7f368023755592d8556b2666b4390b">xmm2</a>, (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*2)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160; </div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;1:  vpcmpeqq (LR_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*3)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a927ed54d7c6f58de9346d71a18ba25bb">xmm3</a>, %xmm8</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    vpmovmskb %xmm8, %esi</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    cmpl $0xffff, %esi</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    je 2f</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    vmovdqa %<a class="code" href="x86__64_2dl-trampoline_8h.html#a927ed54d7c6f58de9346d71a18ba25bb">xmm3</a>, (LR_VECTOR_OFFSET + VECTOR_SIZE*3)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    jmp 1f</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;2:  VMOVA (LR_VECTOR_OFFSET + VECTOR_SIZE*3)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(3)</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    vmovdqa %<a class="code" href="x86__64_2dl-trampoline_8h.html#a927ed54d7c6f58de9346d71a18ba25bb">xmm3</a>, (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*3)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160; </div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;1:  vpcmpeqq (LR_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*4)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#adfa7e348e180cb5d9f900ad079bdda2f">xmm4</a>, %xmm8</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    vpmovmskb %xmm8, %esi</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    cmpl $0xffff, %esi</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    je 2f</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    vmovdqa %<a class="code" href="x86__64_2dl-trampoline_8h.html#adfa7e348e180cb5d9f900ad079bdda2f">xmm4</a>, (LR_VECTOR_OFFSET + VECTOR_SIZE*4)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    jmp 1f</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;2:  VMOVA (LR_VECTOR_OFFSET + VECTOR_SIZE*4)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(4)</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    vmovdqa %<a class="code" href="x86__64_2dl-trampoline_8h.html#adfa7e348e180cb5d9f900ad079bdda2f">xmm4</a>, (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*4)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160; </div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;1:  vpcmpeqq (LR_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*5)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2f84160a298d318700e8543b0b10023b">xmm5</a>, %xmm8</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    vpmovmskb %xmm8, %esi</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    cmpl $0xffff, %esi</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    je 2f</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    vmovdqa %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2f84160a298d318700e8543b0b10023b">xmm5</a>, (LR_VECTOR_OFFSET + VECTOR_SIZE*5)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    jmp 1f</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;2:  VMOVA (LR_VECTOR_OFFSET + VECTOR_SIZE*5)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(5)</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    vmovdqa %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2f84160a298d318700e8543b0b10023b">xmm5</a>, (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*5)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;1:  vpcmpeqq (LR_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*6)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#ad5d2469ca92c182616324458c5b17926">xmm6</a>, %xmm8</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    vpmovmskb %xmm8, %esi</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    cmpl $0xffff, %esi</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    je 2f</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    vmovdqa %<a class="code" href="x86__64_2dl-trampoline_8h.html#ad5d2469ca92c182616324458c5b17926">xmm6</a>, (LR_VECTOR_OFFSET + VECTOR_SIZE*6)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    jmp 1f</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;2:  VMOVA (LR_VECTOR_OFFSET + VECTOR_SIZE*6)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(6)</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    vmovdqa %<a class="code" href="x86__64_2dl-trampoline_8h.html#ad5d2469ca92c182616324458c5b17926">xmm6</a>, (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*6)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160; </div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;1:  vpcmpeqq (LR_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*7)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a49522b7a3aed5c8de5e2825099cd323a">xmm7</a>, %xmm8</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    vpmovmskb %xmm8, %esi</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    cmpl $0xffff, %esi</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    je 2f</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    vmovdqa %<a class="code" href="x86__64_2dl-trampoline_8h.html#a49522b7a3aed5c8de5e2825099cd323a">xmm7</a>, (LR_VECTOR_OFFSET + VECTOR_SIZE*7)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    jmp 1f</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;2:  VMOVA (LR_VECTOR_OFFSET + VECTOR_SIZE*7)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(7)</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    vmovdqa %<a class="code" href="x86__64_2dl-trampoline_8h.html#a49522b7a3aed5c8de5e2825099cd323a">xmm7</a>, (<a class="code" href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a> + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*7)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;1:</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160; </div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"># ifndef __ILP32__</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#  ifdef HAVE_MPX_SUPPORT</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    bndmov              (LR_BND_OFFSET)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %bnd0  # Restore <a class="code" href="wchar-lookup_8h.html#a97131cc8fe554af30136d0d6d2dd0130">bound</a></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    bndmov (LR_BND_OFFSET +   BND_SIZE)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %bnd1  # registers.</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    bndmov (LR_BND_OFFSET + BND_SIZE*2)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %bnd2</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    bndmov (LR_BND_OFFSET + BND_SIZE*3)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %bnd3</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;#  <span class="keywordflow">else</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    .<span class="keywordtype">byte</span> 0x66,0x0f,0x1a,0x84,0x24;.long (LR_BND_OFFSET)</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    .byte 0x66,0x0f,0x1a,0x8c,0x24;.long (LR_BND_OFFSET + BND_SIZE)</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    .byte 0x66,0x0f,0x1a,0x94,0x24;.long (LR_BND_OFFSET + BND_SIZE*2)</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    .byte 0x66,0x0f,0x1a,0x9c,0x24;.long (LR_BND_OFFSET + BND_SIZE*3)</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#  endif</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160; </div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a>  16(%rbx), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a1cbc6e08b572033ddb2a91fff3c881bf">R10_LP</a>  # Anything <a class="code" href="test-canon_8c.html#a52bb50fce643c4899922808db7d60d42">in</a> framesize?</div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="x86__64_2dl-trampoline_8h.html#a1cbc6e08b572033ddb2a91fff3c881bf">  390</a></span>&#160;    <a class="code" href="structtest.html">test</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#a1cbc6e08b572033ddb2a91fff3c881bf">R10_LP</a>, %<a class="code" href="x86__64_2dl-trampoline_8h.html#a1cbc6e08b572033ddb2a91fff3c881bf">R10_LP</a></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    PRESERVE_BND_REGS_PREFIX</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    jns 3f</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160; </div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="comment">/* There&#39;s nothing in the frame size, so there</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">       will be no call to the _dl_call_pltexit. */</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160; </div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="comment">/* Get back registers content.  */</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#a23cd30c371ba5a4f52d2412d75c999a9">LR_RCX_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %rcx</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#a94faee2d6c43473ab5fda7f23858932c">LR_RSI_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="svml__d__wrapper__impl_8h.html#a0ede1c41c079afb6d8ccdbba0d7dda86">rsi</a></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#a909ac1976aeee4a10a947ae561ce145b">LR_RDI_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="svml__d__wrapper__impl_8h.html#a3b09f0b16f9193bb065f0005112292cf">rdi</a></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160; </div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="x86__64_2dl-trampoline_8h.html#a55ef050fc9d4574774c096511af6970e">  402</a></span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#a55ef050fc9d4574774c096511af6970e">RBX_LP</a>, %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> (%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %rbx</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a003f1906436834e0572e64720dc4dfe2">cfi_restore</a>(%rbx)</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a8fe4dfce502fe033bd46ab9c8f8d1e63">cfi_def_cfa_register</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160; </div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <a class="code" href="dl-hwcaps_8c.html#afb593515973bc1a7ad08e1f59183c052">add</a> $48, %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a>    # Adjust the stack <a class="code" href="iconvconfig_8c.html#a5d467a63df9ff99d33d6749038f6f421">to</a> the <span class="keywordflow">return</span> <a class="code" href="structvalue.html">value</a></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">                # (eats the reloc index and link_map)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#acec55845f64493fdda163c7a1f9f8695">cfi_adjust_cfa_offset</a>(-48)</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    PRESERVE_BND_REGS_PREFIX</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    jmp *%r11       <span class="preprocessor"># Jump to function address.</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160; </div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;3:</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#acec55845f64493fdda163c7a1f9f8695">cfi_adjust_cfa_offset</a>(48)</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a4db7f3ad00328cb9dc5c259daa5fb50c">cfi_rel_offset</a>(%rbx, 0)</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a8fe4dfce502fe033bd46ab9c8f8d1e63">cfi_def_cfa_register</a>(%rbx)</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160; </div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="comment">/* At this point we need to prepare new stack for the function</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">       which has to be called.  We copy the original stack to a</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">       temporary buffer of the size specified by the &#39;framesize&#39;</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">       returned from _dl_profile_fixup */</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160; </div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ad5f51ed991ff2af85a856ef18e86994e">lea</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#a7fd0c23ac6a4640905f737cb0c88220f">LR_RSP_OFFSET</a>(%rbx), %<a class="code" href="x86__64_2sysdep_8h.html#a52e73bf00cd0a23eb6618a54265c0cff">RSI_LP</a> <span class="preprocessor"># stack</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <a class="code" href="dl-hwcaps_8c.html#afb593515973bc1a7ad08e1f59183c052">add</a> $8, %<a class="code" href="x86__64_2dl-trampoline_8h.html#a1cbc6e08b572033ddb2a91fff3c881bf">R10_LP</a></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    and $-16, %<a class="code" href="x86__64_2dl-trampoline_8h.html#a1cbc6e08b572033ddb2a91fff3c881bf">R10_LP</a></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#a1cbc6e08b572033ddb2a91fff3c881bf">R10_LP</a>, %<a class="code" href="x86__64_2sysdep_8h.html#a43230a687963c9ee4b0b276da108d978">RCX_LP</a></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a27e64c681ba0240724ff77732536e700">sub</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#a1cbc6e08b572033ddb2a91fff3c881bf">R10_LP</a>, %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a>, %<a class="code" href="x86__64_2sysdep_8h.html#a497455454f090596b4402247bf12c6fb">RDI_LP</a></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    shr $3, %<a class="code" href="x86__64_2sysdep_8h.html#a43230a687963c9ee4b0b276da108d978">RCX_LP</a></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    rep</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    movsq</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160; </div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> 24(%<a class="code" href="svml__d__wrapper__impl_8h.html#a3b09f0b16f9193bb065f0005112292cf">rdi</a>), %rcx # Get <a class="code" href="tst-deep1_8c.html#afb031782b4cd52ba30fdced9fedfa6a1">back</a> <span class="keyword">register</span> content.</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> 32(%<a class="code" href="svml__d__wrapper__impl_8h.html#a3b09f0b16f9193bb065f0005112292cf">rdi</a>), %<a class="code" href="svml__d__wrapper__impl_8h.html#a0ede1c41c079afb6d8ccdbba0d7dda86">rsi</a></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> 40(%<a class="code" href="svml__d__wrapper__impl_8h.html#a3b09f0b16f9193bb065f0005112292cf">rdi</a>), %<a class="code" href="svml__d__wrapper__impl_8h.html#a3b09f0b16f9193bb065f0005112292cf">rdi</a></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160; </div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    PRESERVE_BND_REGS_PREFIX</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    call *%r11</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160; </div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> 24(%rbx), %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a>   # Drop the copied stack content</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160; </div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="comment">/* Now we have to prepare the La_x86_64_retval structure for the</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">       _dl_call_pltexit.  The La_x86_64_regs is being pointed by rsp now,</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">       so we just need to allocate the sizeof(La_x86_64_retval) space on</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">       the stack, since the alignment has already been taken care of. */</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"># ifdef RESTORE_AVX</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="comment">/* sizeof(La_x86_64_retval).  Need extra space for 2 SSE</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">       registers to detect if xmm0/xmm1 registers are changed</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">       by audit module.  */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a27e64c681ba0240724ff77732536e700">sub</a> $(LRV_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>*2), %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;# <span class="keywordflow">else</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a27e64c681ba0240724ff77732536e700">sub</a> $LRV_SIZE, %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a>  # <span class="keyword">sizeof</span>(La_x86_64_retval)</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a>, %<a class="code" href="x86__64_2sysdep_8h.html#a43230a687963c9ee4b0b276da108d978">RCX_LP</a>    # La_x86_64_retval argument <a class="code" href="iconvconfig_8c.html#a5d467a63df9ff99d33d6749038f6f421">to</a> %rcx.</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160; </div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="comment">/* Fill in the La_x86_64_retval structure.  */</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#a27f5cd40a8622f01168f67d95090c161">rax</a>, <a class="code" href="x86__64_2dl-trampoline_8h.html#a30e8286ad9168923c9578948fa256812">LRV_RAX_OFFSET</a>(%rcx)</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#adb0bb37b664d3b91a3e35233a9892371">rdx</a>, <a class="code" href="x86__64_2dl-trampoline_8h.html#aaec7f619dd9c25eba40478bcd20503bd">LRV_RDX_OFFSET</a>(%rcx)</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160; </div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> %<a class="code" href="svml__d__wrapper__impl_8h.html#ae8f91eb3bada92d3df5c2dca1b6e70e6">xmm0</a>, <a class="code" href="x86__64_2dl-trampoline_8h.html#aac514c1f874ea072fb9d6976e5ed2471">LRV_XMM0_OFFSET</a>(%rcx)</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> %<a class="code" href="svml__d__wrapper__impl_8h.html#a71c11277f23b1b25806f54fa270e525f">xmm1</a>, <a class="code" href="x86__64_2dl-trampoline_8h.html#a7d21830bef20d68ee258ed445ead4bd1">LRV_XMM1_OFFSET</a>(%rcx)</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160; </div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"># ifdef RESTORE_AVX</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <span class="comment">/* This is to support AVX audit modules.  */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    VMOVA %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(0), LRV_VECTOR0_OFFSET(%rcx)</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    VMOVA %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(1), LRV_VECTOR1_OFFSET(%rcx)</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160; </div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="comment">/* Save xmm0/xmm1 registers to detect if they are changed</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">       by audit module.  */</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    vmovdqa %<a class="code" href="svml__d__wrapper__impl_8h.html#ae8f91eb3bada92d3df5c2dca1b6e70e6">xmm0</a>,        (LRV_SIZE)(%rcx)</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    vmovdqa %<a class="code" href="svml__d__wrapper__impl_8h.html#a71c11277f23b1b25806f54fa270e525f">xmm1</a>, (LRV_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>)(%rcx)</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160; </div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"># ifndef __ILP32__</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#  ifdef HAVE_MPX_SUPPORT</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    bndmov %bnd0, LRV_BND0_OFFSET(%rcx)  <span class="preprocessor"># Preserve returned bounds.</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    bndmov %bnd1, LRV_BND1_OFFSET(%rcx)</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#  else</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    .byte  0x66,0x0f,0x1b,0x81;.long (LRV_BND0_OFFSET)</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    .byte  0x66,0x0f,0x1b,0x89;.long (LRV_BND1_OFFSET)</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#  endif</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160; </div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    fstpt LRV_ST0_OFFSET(%rcx)</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    fstpt LRV_ST1_OFFSET(%rcx)</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160; </div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> 24(%rbx), %<a class="code" href="x86__64_2dl-trampoline_8h.html#adb0bb37b664d3b91a3e35233a9892371">rdx</a> # La_x86_64_regs argument <a class="code" href="iconvconfig_8c.html#a5d467a63df9ff99d33d6749038f6f421">to</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#adb0bb37b664d3b91a3e35233a9892371">rdx</a>.</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> 40(%rbx), %<a class="code" href="svml__d__wrapper__impl_8h.html#a0ede1c41c079afb6d8ccdbba0d7dda86">rsi</a> # Copy args pushed by PLT <a class="code" href="test-canon_8c.html#a52bb50fce643c4899922808db7d60d42">in</a> <span class="keyword">register</span>.</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> 32(%rbx), %<a class="code" href="svml__d__wrapper__impl_8h.html#a3b09f0b16f9193bb065f0005112292cf">rdi</a> # %<a class="code" href="svml__d__wrapper__impl_8h.html#a3b09f0b16f9193bb065f0005112292cf">rdi</a>: <a class="code" href="structlink__map.html">link_map</a>, %<a class="code" href="svml__d__wrapper__impl_8h.html#a0ede1c41c079afb6d8ccdbba0d7dda86">rsi</a>: <a class="code" href="elf_2dl-runtime_8c.html#aa194f34bb99dfb22bccdc2486c87719a">reloc_index</a></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    call <a class="code" href="elf_2dl-runtime_8c.html#a88d3d77bbb9c4a2c7dcb81b5bed21399">_dl_call_pltexit</a></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160; </div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="comment">/* Restore return registers.  */</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#a30e8286ad9168923c9578948fa256812">LRV_RAX_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a27f5cd40a8622f01168f67d95090c161">rax</a></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#aaec7f619dd9c25eba40478bcd20503bd">LRV_RDX_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#adb0bb37b664d3b91a3e35233a9892371">rdx</a></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160; </div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#aac514c1f874ea072fb9d6976e5ed2471">LRV_XMM0_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="svml__d__wrapper__impl_8h.html#ae8f91eb3bada92d3df5c2dca1b6e70e6">xmm0</a></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a> <a class="code" href="x86__64_2dl-trampoline_8h.html#a7d21830bef20d68ee258ed445ead4bd1">LRV_XMM1_OFFSET</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="svml__d__wrapper__impl_8h.html#a71c11277f23b1b25806f54fa270e525f">xmm1</a></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160; </div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"># ifdef RESTORE_AVX</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <span class="comment">/* Check if xmm0/xmm1 registers are changed by audit module.  */</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    vpcmpeqq (LRV_SIZE)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="svml__d__wrapper__impl_8h.html#ae8f91eb3bada92d3df5c2dca1b6e70e6">xmm0</a>, %<a class="code" href="svml__s__wrapper__impl_8h.html#aba7f368023755592d8556b2666b4390b">xmm2</a></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    vpmovmskb %<a class="code" href="svml__s__wrapper__impl_8h.html#aba7f368023755592d8556b2666b4390b">xmm2</a>, %esi</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    cmpl $0xffff, %esi</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    jne 1f</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    VMOVA LRV_VECTOR0_OFFSET(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(0)</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160; </div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;1:  vpcmpeqq (LRV_SIZE + <a class="code" href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a>)(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="svml__d__wrapper__impl_8h.html#a71c11277f23b1b25806f54fa270e525f">xmm1</a>, %<a class="code" href="svml__s__wrapper__impl_8h.html#aba7f368023755592d8556b2666b4390b">xmm2</a></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    vpmovmskb %<a class="code" href="svml__s__wrapper__impl_8h.html#aba7f368023755592d8556b2666b4390b">xmm2</a>, %esi</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    cmpl $0xffff, %esi</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    jne 1f</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    VMOVA LRV_VECTOR1_OFFSET(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %<a class="code" href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a>(1)</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160; </div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;1:</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160; </div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"># ifndef __ILP32__</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#  ifdef HAVE_MPX_SUPPORT</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    bndmov LRV_BND0_OFFSET(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %bnd0  # Restore <a class="code" href="wchar-lookup_8h.html#a97131cc8fe554af30136d0d6d2dd0130">bound</a> registers.</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    bndmov LRV_BND1_OFFSET(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %bnd1</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#  else</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    .byte  0x66,0x0f,0x1a,0x84,0x24;.long (LRV_BND0_OFFSET)</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    .byte  0x66,0x0f,0x1a,0x8c,0x24;.long (LRV_BND1_OFFSET)</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#  endif</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor"># endif</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160; </div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    fldt LRV_ST1_OFFSET(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    fldt LRV_ST0_OFFSET(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160; </div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a> %<a class="code" href="x86__64_2dl-trampoline_8h.html#a55ef050fc9d4574774c096511af6970e">RBX_LP</a>, %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a> (%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>), %rbx</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <a class="code" href="x86__64_2dl-trampoline_8h.html#a003f1906436834e0572e64720dc4dfe2">cfi_restore</a>(%rbx)</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a8fe4dfce502fe033bd46ab9c8f8d1e63">cfi_def_cfa_register</a>(%<a class="code" href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a>)</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160; </div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <a class="code" href="dl-hwcaps_8c.html#afb593515973bc1a7ad08e1f59183c052">add</a> $48, %<a class="code" href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a>    # Adjust the stack <a class="code" href="iconvconfig_8c.html#a5d467a63df9ff99d33d6749038f6f421">to</a> the <span class="keywordflow">return</span> <a class="code" href="structvalue.html">value</a></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">                # (eats the reloc index and link_map)</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#acec55845f64493fdda163c7a1f9f8695">cfi_adjust_cfa_offset</a>(-48)</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    PRESERVE_BND_REGS_PREFIX</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    retq</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160; </div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    cfi_endproc</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    .<a class="code" href="scratch__buffer_8h.html#a34e10fdac079a9ca4512b8ccd7f20b8a">size</a> <a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a9e2d611f0709830cf786127ece4deab0">_dl_runtime_profile</a>, .-<a class="code" href="s390_2s390-32_2dl-trampoline_8h.html#a9e2d611f0709830cf786127ece4deab0">_dl_runtime_profile</a></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#endif</span></div></div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_af39309e85c02ba9de4bd3ce7f93004dd"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#af39309e85c02ba9de4bd3ce7f93004dd">LOCAL_STORAGE_AREA</a></div><div class="ttdeci">#define LOCAL_STORAGE_AREA</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:45</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_adb0bb37b664d3b91a3e35233a9892371"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#adb0bb37b664d3b91a3e35233a9892371">rdx</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq rdx</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:211</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a55ef050fc9d4574774c096511af6970e"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a55ef050fc9d4574774c096511af6970e">RBX_LP</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp RCX_LP RDX_LP RSI_LP RDI_LP R8_LP call _dl_profile_fixup mov R11_LP rax movq rdx movq r8 movq r9 movaps() xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7 R10_LP test R10_LP PRESERVE_BND_REGS_PREFIX jns movq rcx movq rsi movq rdi mov RBX_LP</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:402</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_acf002eaf265be516bd919528177e635c"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#acf002eaf265be516bd919528177e635c">RSP_LP</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RSP_LP</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:202</div></div>
<div class="ttc" id="asvml__s__wrapper__impl_8h_html_aba7f368023755592d8556b2666b4390b"><div class="ttname"><a href="svml__s__wrapper__impl_8h.html#aba7f368023755592d8556b2666b4390b">xmm2</a></div><div class="ttdeci">macro WRAPPER_IMPL_SSE2 callee rsp rsp call rsp xmm0 call rsp xmm0 call rsp xmm0 call xmm3 xmm2 xmm1 movss rsp unpcklps xmm3 unpcklps xmm2 unpcklps xmm2</div><div class="ttdef"><b>Definition:</b> svml_s_wrapper_impl.h:37</div></div>
<div class="ttc" id="astructtest_html"><div class="ttname"><a href="structtest.html">test</a></div><div class="ttdef"><b>Definition:</b> runptests.c:26</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_adfa7e348e180cb5d9f900ad079bdda2f"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#adfa7e348e180cb5d9f900ad079bdda2f">xmm4</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps xmm4</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:231</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a70f7172c5353c4ba2bd03a71d595feeb"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a70f7172c5353c4ba2bd03a71d595feeb">REGISTER_SAVE_AREA</a></div><div class="ttdeci">#define REGISTER_SAVE_AREA</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:42</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a4db7f3ad00328cb9dc5c259daa5fb50c"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a4db7f3ad00328cb9dc5c259daa5fb50c">cfi_rel_offset</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp cfi_rel_offset(%rbx, 0) movq %rax</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_abbce06110cb84426a04086a89d5e5cc1"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#abbce06110cb84426a04086a89d5e5cc1">REGISTER_SAVE_RAX</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP REGISTER_SAVE_RAX(%rsp) movq %rcx</div></div>
<div class="ttc" id="as390_2s390-32_2dl-trampoline_8h_html_acec55845f64493fdda163c7a1f9f8695"><div class="ttname"><a href="s390_2s390-32_2dl-trampoline_8h.html#acec55845f64493fdda163c7a1f9f8695">cfi_adjust_cfa_offset</a></div><div class="ttdeci">globl _dl_runtime_resolve type function cfi_startproc align r15 std r15 r15 r15 r15 lm r15 ahi cfi_adjust_cfa_offset(96) st %r0</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a200af04f898907abecf56694f2f0f884"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a200af04f898907abecf56694f2f0f884">LR_RBP_OFFSET</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq LR_RBP_OFFSET(%rsp) lea 48(%rbx)</div></div>
<div class="ttc" id="as390_2s390-32_2dl-trampoline_8h_html_a176597fa2c321fba82d03f04412fab35"><div class="ttname"><a href="s390_2s390-32_2dl-trampoline_8h.html#a176597fa2c321fba82d03f04412fab35">_dl_runtime_resolve</a></div><div class="ttdeci">globl _dl_runtime_resolve type _dl_runtime_resolve</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:45</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_aac514c1f874ea072fb9d6976e5ed2471"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#aac514c1f874ea072fb9d6976e5ed2471">LRV_XMM0_OFFSET</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp RCX_LP RDX_LP RSI_LP RDI_LP R8_LP call _dl_profile_fixup mov R11_LP rax movq rdx movq r8 movq r9 movaps() xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7 R10_LP test R10_LP PRESERVE_BND_REGS_PREFIX jns movq rcx movq rsi movq rdi mov RSP_LP rbx RSP_LP cfi_adjust_cfa_offset(-48) PRESERVE_BND_REGS_PREFIX jmp *%r11 3 rdx rsi rdi call _dl_call_pltexit movq rax movq rdx movaps LRV_XMM0_OFFSET(%rsp)</div></div>
<div class="ttc" id="astructlink__map_html"><div class="ttname"><a href="structlink__map.html">link_map</a></div><div class="ttdef"><b>Definition:</b> link.h:84</div></div>
<div class="ttc" id="asvml__d__wrapper__impl_8h_html_ae8f91eb3bada92d3df5c2dca1b6e70e6"><div class="ttname"><a href="svml__d__wrapper__impl_8h.html#ae8f91eb3bada92d3df5c2dca1b6e70e6">xmm0</a></div><div class="ttdeci">macro WRAPPER_IMPL_SSE2 callee rsp rsp call rsp xmm0 call xmm1 movsd xmm0</div><div class="ttdef"><b>Definition:</b> svml_d_wrapper_impl.h:29</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a27f5cd40a8622f01168f67d95090c161"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a27f5cd40a8622f01168f67d95090c161">rax</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq rax</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:223</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_aa9a453278a79931a82a21957ac1b99b5"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#aa9a453278a79931a82a21957ac1b99b5">REGISTER_SAVE_RCX</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP REGISTER_SAVE_RCX(%rsp) movq %rdx</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a94faee2d6c43473ab5fda7f23858932c"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a94faee2d6c43473ab5fda7f23858932c">LR_RSI_OFFSET</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq LR_RSI_OFFSET(%rsp) movq %rdi</div></div>
<div class="ttc" id="ax86__64_2sysdep_8h_html_a52e73bf00cd0a23eb6618a54265c0cff"><div class="ttname"><a href="x86__64_2sysdep_8h.html#a52e73bf00cd0a23eb6618a54265c0cff">RSI_LP</a></div><div class="ttdeci">#define RSI_LP</div><div class="ttdef"><b>Definition:</b> sysdep.h:155</div></div>
<div class="ttc" id="aelf_2dl-runtime_8c_html_aa194f34bb99dfb22bccdc2486c87719a"><div class="ttname"><a href="elf_2dl-runtime_8c.html#aa194f34bb99dfb22bccdc2486c87719a">reloc_index</a></div><div class="ttdeci">#define reloc_index</div><div class="ttdef"><b>Definition:</b> dl-runtime.c:47</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_af95ac060d2c82d5e419492c3f3c21f04"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#af95ac060d2c82d5e419492c3f3c21f04">LR_R9_OFFSET</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq LR_R9_OFFSET(%rsp) movq %rcx</div></div>
<div class="ttc" id="ax86__64_2sysdep_8h_html_acf46b53db7e022e5b6a5d1f41128942d"><div class="ttname"><a href="x86__64_2sysdep_8h.html#acf46b53db7e022e5b6a5d1f41128942d">R8_LP</a></div><div class="ttdeci">#define R8_LP</div><div class="ttdef"><b>Definition:</b> sysdep.h:157</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_ad5f51ed991ff2af85a856ef18e86994e"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#ad5f51ed991ff2af85a856ef18e86994e">lea</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp RCX_LP RDX_LP RSI_LP RDI_LP lea(%rbx)</div></div>
<div class="ttc" id="awchar-lookup_8h_html_a97131cc8fe554af30136d0d6d2dd0130"><div class="ttname"><a href="wchar-lookup_8h.html#a97131cc8fe554af30136d0d6d2dd0130">bound</a></div><div class="ttdeci">uint32_t bound</div><div class="ttdef"><b>Definition:</b> wchar-lookup.h:56</div></div>
<div class="ttc" id="acns11643_8h_html_a0d8eaa2708fea0607c46266a0364d3ad"><div class="ttname"><a href="cns11643_8h.html#a0d8eaa2708fea0607c46266a0364d3ad">needed</a></div><div class="ttdeci">size_t needed</div><div class="ttdef"><b>Definition:</b> cns11643.h:149</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a1a6481a23b3d4a3b21706cf4d092cb1f"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a1a6481a23b3d4a3b21706cf4d092cb1f">REGISTER_SAVE_VEC_OFF</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF(%rsp) VMOV %VEC(1)</div></div>
<div class="ttc" id="asvml__d__wrapper__impl_8h_html_aa7b9c996b9b32f70195c3ab0cfd63469"><div class="ttname"><a href="svml__d__wrapper__impl_8h.html#aa7b9c996b9b32f70195c3ab0cfd63469">rbp</a></div><div class="ttdeci">macro WRAPPER_IMPL_SSE2 callee rsp rsp call rsp xmm0 call xmm1 movsd rsp unpcklpd xmm1 movaps xmm0 rsp rsp rsp movaps rsp call rsp xmm0 xmm1 call xmm1 movsd rsp unpcklpd xmm1 movaps xmm0 rsp pushq rbx movq rbp movq rbx rsp rsi rdi movaps rsp call rsi rdi xmm0 xmm1 movsd rbp unpckhpd xmm1 xmm0 movsd rbx movapd xmm0 call xmm0 movsd rbp xmm0 movsd rbx rsp movq rbp rsp rsp rsp vzeroupper call rsp xmm0 call xmm1 xmm0 ymm0 movq rbp</div><div class="ttdef"><b>Definition:</b> svml_d_wrapper_impl.h:115</div></div>
<div class="ttc" id="asvml__d__wrapper__impl_8h_html_a71c11277f23b1b25806f54fa270e525f"><div class="ttname"><a href="svml__d__wrapper__impl_8h.html#a71c11277f23b1b25806f54fa270e525f">xmm1</a></div><div class="ttdeci">macro WRAPPER_IMPL_SSE2 callee rsp rsp call rsp xmm0 call xmm1 movsd rsp unpcklpd xmm1 movaps xmm1</div><div class="ttdef"><b>Definition:</b> svml_d_wrapper_impl.h:29</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a751423526b3dc6773359b7511e39f594"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a751423526b3dc6773359b7511e39f594">REGISTER_SAVE_RDI</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP REGISTER_SAVE_RDI(%rsp) movq %r8</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_af95fc6767cc4bfb5ce2a21d3ff64ebca"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#af95fc6767cc4bfb5ce2a21d3ff64ebca">REGISTER_SAVE_RDX</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP REGISTER_SAVE_RDX(%rsp) movq %rsi</div></div>
<div class="ttc" id="asvml__d__wrapper__impl_8h_html_a0ede1c41c079afb6d8ccdbba0d7dda86"><div class="ttname"><a href="svml__d__wrapper__impl_8h.html#a0ede1c41c079afb6d8ccdbba0d7dda86">rsi</a></div><div class="ttdeci">macro WRAPPER_IMPL_SSE2 callee rsp rsp call rsp xmm0 call xmm1 movsd rsp unpcklpd xmm1 movaps xmm0 rsp rsp rsp movaps rsp call rsp xmm0 xmm1 call xmm1 movsd rsp unpcklpd xmm1 movaps xmm0 rsp pushq rbx movq rbp movq rsi</div><div class="ttdef"><b>Definition:</b> svml_d_wrapper_impl.h:65</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a2b6e6fabf8ad6197b5a79a36a5261574"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a2b6e6fabf8ad6197b5a79a36a5261574">movaps</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp RCX_LP RDX_LP RSI_LP RDI_LP R8_LP call _dl_profile_fixup mov R11_LP rax movq rdx movq r8 movq r9 movaps() xmm0 movaps(LR_XMM_OFFSET+XMM_SIZE)(%rsp)</div></div>
<div class="ttc" id="ax86__64_2sysdep_8h_html_a1909d4254a61733c339a990bdbd2329c"><div class="ttname"><a href="x86__64_2sysdep_8h.html#a1909d4254a61733c339a990bdbd2329c">R11_LP</a></div><div class="ttdeci">#define R11_LP</div><div class="ttdef"><b>Definition:</b> sysdep.h:160</div></div>
<div class="ttc" id="ax86__64_2sysdep_8h_html_a497455454f090596b4402247bf12c6fb"><div class="ttname"><a href="x86__64_2sysdep_8h.html#a497455454f090596b4402247bf12c6fb">RDI_LP</a></div><div class="ttdeci">#define RDI_LP</div><div class="ttdef"><b>Definition:</b> sysdep.h:153</div></div>
<div class="ttc" id="ascratch__buffer_8h_html_a34e10fdac079a9ca4512b8ccd7f20b8a"><div class="ttname"><a href="scratch__buffer_8h.html#a34e10fdac079a9ca4512b8ccd7f20b8a">size</a></div><div class="ttdeci">size_t size_t size</div><div class="ttdef"><b>Definition:</b> scratch_buffer.h:131</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a868658ef5f4526fc7bb8ee4f6d1098d5"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a868658ef5f4526fc7bb8ee4f6d1098d5">LR_XMM_OFFSET</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET(%rsp) movaps %xmm1</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_ab5513cdc5dcda5a3bc0e678b90a07732"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#ab5513cdc5dcda5a3bc0e678b90a07732">RAX_LP</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov RAX_LP</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:113</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_ae35a9efeae1d9748410136da77b80932"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#ae35a9efeae1d9748410136da77b80932">mov</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 mov(LOCAL_STORAGE_AREA+8)(%BASE)</div></div>
<div class="ttc" id="aiconvconfig_8c_html_a5d467a63df9ff99d33d6749038f6f421"><div class="ttname"><a href="iconvconfig_8c.html#a5d467a63df9ff99d33d6749038f6f421">to</a></div><div class="ttdeci">const char * to</div><div class="ttdef"><b>Definition:</b> iconvconfig.c:212</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a2f84160a298d318700e8543b0b10023b"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a2f84160a298d318700e8543b0b10023b">xmm5</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps xmm5</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:231</div></div>
<div class="ttc" id="ax86__64_2sysdep_8h_html_a43230a687963c9ee4b0b276da108d978"><div class="ttname"><a href="x86__64_2sysdep_8h.html#a43230a687963c9ee4b0b276da108d978">RCX_LP</a></div><div class="ttdeci">#define RCX_LP</div><div class="ttdef"><b>Definition:</b> sysdep.h:152</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a2bcbc47c80cbc3fe1ac89927ae171e53"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a2bcbc47c80cbc3fe1ac89927ae171e53">REGISTER_SAVE_RSI</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP REGISTER_SAVE_RSI(%rsp) movq %rdi</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a27e64c681ba0240724ff77732536e700"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a27e64c681ba0240724ff77732536e700">sub</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP sub(LR_SIZE+XMM_SIZE *8)</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a30e8286ad9168923c9578948fa256812"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a30e8286ad9168923c9578948fa256812">LRV_RAX_OFFSET</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp RCX_LP RDX_LP RSI_LP RDI_LP R8_LP call _dl_profile_fixup mov R11_LP rax movq rdx movq r8 movq r9 movaps() xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7 R10_LP test R10_LP PRESERVE_BND_REGS_PREFIX jns movq rcx movq rsi movq rdi mov RSP_LP rbx RSP_LP cfi_adjust_cfa_offset(-48) PRESERVE_BND_REGS_PREFIX jmp *%r11 3 rdx rsi rdi call _dl_call_pltexit movq LRV_RAX_OFFSET(%rsp)</div></div>
<div class="ttc" id="as390_2s390-32_2dl-trampoline_8h_html_a8fe4dfce502fe033bd46ab9c8f8d1e63"><div class="ttname"><a href="s390_2s390-32_2dl-trampoline_8h.html#a8fe4dfce502fe033bd46ab9c8f8d1e63">cfi_def_cfa_register</a></div><div class="ttdeci">globl _dl_runtime_resolve type function cfi_startproc align r15 std r15 r15 r15 r15 lm r15 ahi r15 basr r1 bas r1 lr r2 ahi ld r15 ld r15 lm r15 br _dl_runtime_resolve globl _dl_runtime_profile type function cfi_startproc align r15 r15 r15 cfi_def_cfa_register(12) ahi %r15</div></div>
<div class="ttc" id="adl-hwcaps_8c_html_afb593515973bc1a7ad08e1f59183c052"><div class="ttname"><a href="dl-hwcaps_8c.html#afb593515973bc1a7ad08e1f59183c052">add</a></div><div class="ttdeci">#define add(idx)</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a1d3c9afbc65622b679c59fbe2925889b"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a1d3c9afbc65622b679c59fbe2925889b">REGISTER_SAVE_R9</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP REGISTER_SAVE_R9(%rsp) VMOV %VEC(0)</div></div>
<div class="ttc" id="as390_2s390-32_2dl-trampoline_8h_html_a9e2d611f0709830cf786127ece4deab0"><div class="ttname"><a href="s390_2s390-32_2dl-trampoline_8h.html#a9e2d611f0709830cf786127ece4deab0">_dl_runtime_profile</a></div><div class="ttdeci">globl _dl_runtime_resolve type function cfi_startproc align r15 std r15 r15 r15 r15 lm r15 ahi r15 basr r1 bas r1 lr r2 ahi ld r15 ld r15 lm r15 br _dl_runtime_resolve globl _dl_runtime_profile type _dl_runtime_profile</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:100</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_aaec7f619dd9c25eba40478bcd20503bd"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#aaec7f619dd9c25eba40478bcd20503bd">LRV_RDX_OFFSET</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp RCX_LP RDX_LP RSI_LP RDI_LP R8_LP call _dl_profile_fixup mov R11_LP rax movq rdx movq r8 movq r9 movaps() xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7 R10_LP test R10_LP PRESERVE_BND_REGS_PREFIX jns movq rcx movq rsi movq rdi mov RSP_LP rbx RSP_LP cfi_adjust_cfa_offset(-48) PRESERVE_BND_REGS_PREFIX jmp *%r11 3 rdx rsi rdi call _dl_call_pltexit movq rax movq LRV_RDX_OFFSET(%rsp)</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a23cd30c371ba5a4f52d2412d75c999a9"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a23cd30c371ba5a4f52d2412d75c999a9">LR_RCX_OFFSET</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq LR_RCX_OFFSET(%rsp) movq %rsi</div></div>
<div class="ttc" id="ado-rel_8h_html_a52dc1e52313bafbcfe7c44c90b63125d"><div class="ttname"><a href="do-rel_8h.html#a52dc1e52313bafbcfe7c44c90b63125d">if</a></div><div class="ttdeci">if(lazy)</div><div class="ttdef"><b>Definition:</b> do-rel.h:58</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a7fd0c23ac6a4640905f737cb0c88220f"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a7fd0c23ac6a4640905f737cb0c88220f">LR_RSP_OFFSET</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq LR_RSP_OFFSET(%rsp) movaps %xmm0</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a003f1906436834e0572e64720dc4dfe2"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a003f1906436834e0572e64720dc4dfe2">cfi_restore</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp RCX_LP RDX_LP RSI_LP RDI_LP R8_LP call _dl_profile_fixup mov R11_LP rax movq rdx movq r8 movq r9 movaps() xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7 R10_LP test R10_LP PRESERVE_BND_REGS_PREFIX jns movq rcx movq rsi movq rdi mov RSP_LP rbx cfi_restore(%rbx) cfi_def_cfa_register(%rsp) add $48</div></div>
<div class="ttc" id="astructvalue_html"><div class="ttname"><a href="structvalue.html">value</a></div><div class="ttdef"><b>Definition:</b> dl-machine.h:116</div></div>
<div class="ttc" id="atest-canon_8c_html_a52bb50fce643c4899922808db7d60d42"><div class="ttname"><a href="test-canon_8c.html#a52bb50fce643c4899922808db7d60d42">in</a></div><div class="ttdeci">const char * in</div><div class="ttdef"><b>Definition:</b> test-canon.c:53</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_ad5d2469ca92c182616324458c5b17926"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#ad5d2469ca92c182616324458c5b17926">xmm6</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps xmm6</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:231</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_afa7b6b51f33371737e39cf4c5a29b3f3"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#afa7b6b51f33371737e39cf4c5a29b3f3">movq</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp RCX_LP RDX_LP RSI_LP RDI_LP R8_LP call _dl_profile_fixup mov R11_LP movq(%rbx)</div></div>
<div class="ttc" id="atst-tls10_8c_html_a7ad3a2c48905b1677884613350db3aaa"><div class="ttname"><a href="tst-tls10_8c.html#a7ad3a2c48905b1677884613350db3aaa">local</a></div><div class="ttdeci">__thread struct A local</div><div class="ttdef"><b>Definition:</b> tst-tls10.c:4</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a732e9d59973bc115e1a99e6ba27abad0"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a732e9d59973bc115e1a99e6ba27abad0">LR_RDX_OFFSET</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq LR_RDX_OFFSET(%rsp) movq %r8</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a927ed54d7c6f58de9346d71a18ba25bb"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a927ed54d7c6f58de9346d71a18ba25bb">xmm3</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET LR_XMM_OFFSET XMM_SIZE *rsp movaps xmm3</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:231</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_aadb41a121c2813309caf6686c59795d6"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#aadb41a121c2813309caf6686c59795d6">LR_R8_OFFSET</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq LR_R8_OFFSET(%rsp) movq %r9</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a8f9c81b656a9495041de51f9229c7540"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a8f9c81b656a9495041de51f9229c7540">REGISTER_SAVE_R8</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP REGISTER_SAVE_R8(%rsp) movq %r9</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a920f407916ec15da7f742cebc965278c"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a920f407916ec15da7f742cebc965278c">VEC_SIZE</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF VEC_SIZE(%rsp) VMOV %VEC(2)</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_aaa6d7c3ce0d3618ab9772c5f2eb2a785"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#aaa6d7c3ce0d3618ab9772c5f2eb2a785">XMM_SIZE</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET XMM_SIZE(%rsp) movaps %xmm2</div></div>
<div class="ttc" id="asvml__d__wrapper__impl_8h_html_a3b09f0b16f9193bb065f0005112292cf"><div class="ttname"><a href="svml__d__wrapper__impl_8h.html#a3b09f0b16f9193bb065f0005112292cf">rdi</a></div><div class="ttdeci">macro WRAPPER_IMPL_SSE2 callee rsp rsp call rsp xmm0 call xmm1 movsd rsp unpcklpd xmm1 movaps xmm0 rsp rsp rsp movaps rsp call rsp xmm0 xmm1 call xmm1 movsd rsp unpcklpd xmm1 movaps xmm0 rsp pushq rbx movq rdi</div><div class="ttdef"><b>Definition:</b> svml_d_wrapper_impl.h:65</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a909ac1976aeee4a10a947ae561ce145b"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a909ac1976aeee4a10a947ae561ce145b">LR_RDI_OFFSET</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq LR_RDI_OFFSET(%rsp) movq %rbp</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a7d21830bef20d68ee258ed445ead4bd1"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a7d21830bef20d68ee258ed445ead4bd1">LRV_XMM1_OFFSET</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp RCX_LP RDX_LP RSI_LP RDI_LP R8_LP call _dl_profile_fixup mov R11_LP rax movq rdx movq r8 movq r9 movaps() xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7 R10_LP test R10_LP PRESERVE_BND_REGS_PREFIX jns movq rcx movq rsi movq rdi mov RSP_LP rbx RSP_LP cfi_adjust_cfa_offset(-48) PRESERVE_BND_REGS_PREFIX jmp *%r11 3 rdx rsi rdi call _dl_call_pltexit movq rax movq rdx movaps xmm0 movaps LRV_XMM1_OFFSET(%rsp)</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a5b10efa777194a1f3c73f4a543eb5003"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a5b10efa777194a1f3c73f4a543eb5003">rsp</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rsp</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:211</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a1cbc6e08b572033ddb2a91fff3c881bf"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a1cbc6e08b572033ddb2a91fff3c881bf">R10_LP</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp RCX_LP RDX_LP RSI_LP RDI_LP R8_LP call _dl_profile_fixup mov R11_LP rax movq rdx movq r8 movq r9 movaps() xmm0 xmm1 xmm2 xmm3 xmm4 xmm5 xmm6 xmm7 R10_LP test R10_LP</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:390</div></div>
<div class="ttc" id="atst-deep1_8c_html_afb031782b4cd52ba30fdced9fedfa6a1"><div class="ttname"><a href="tst-deep1_8c.html#afb031782b4cd52ba30fdced9fedfa6a1">back</a></div><div class="ttdeci">int back(void)</div><div class="ttdef"><b>Definition:</b> tst-deep1.c:12</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a49522b7a3aed5c8de5e2825099cd323a"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a49522b7a3aed5c8de5e2825099cd323a">xmm7</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp REGISTER_SAVE_BND1 REGISTER_SAVE_BND2 REGISTER_SAVE_BND3 RSI_LP mov RDI_LP call _dl_fixup mov R11_LP REGISTER_SAVE_BND3 REGISTER_SAVE_BND2 REGISTER_SAVE_BND1 movq r9 movq r8 movq rdi movq rsi movq rdx movq rcx movq rax VMOV() RSP_LP _dl_runtime_resolve globl _dl_runtime_profile hidden _dl_runtime_profile type function align RSP_LP rsp rsp mov RBX_LP RSP_LP RSP_LP movq rbx movq RAX_LP movq() LR_XMM_OFFSET LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps LR_XMM_OFFSET XMM_SIZE *rsp movaps xmm7</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:231</div></div>
<div class="ttc" id="aelf_2dl-runtime_8c_html_a88d3d77bbb9c4a2c7dcb81b5bed21399"><div class="ttname"><a href="elf_2dl-runtime_8c.html#a88d3d77bbb9c4a2c7dcb81b5bed21399">_dl_call_pltexit</a></div><div class="ttdeci">void ARCH_FIXUP_ATTRIBUTE _dl_call_pltexit(struct link_map *l, ElfW(Word) reloc_arg, const void *inregs, void *outregs)</div><div class="ttdef"><b>Definition:</b> dl-runtime.c:442</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a79bcfb6bde984f42d1124b068a509af7"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a79bcfb6bde984f42d1124b068a509af7">BASE</a></div><div class="ttdeci">#define BASE</div><div class="ttdef"><b>Definition:</b> dl-trampoline.h:46</div></div>
<div class="ttc" id="ax86__64_2dl-trampoline_8h_html_a2bb5a5b04098f94342cc3854e45b08f4"><div class="ttname"><a href="x86__64_2dl-trampoline_8h.html#a2bb5a5b04098f94342cc3854e45b08f4">VEC</a></div><div class="ttdeci">text globl _dl_runtime_resolve hidden _dl_runtime_resolve type function align cfi_startproc RSP_LP() REGISTER_SAVE_VEC_OFF REGISTER_SAVE_VEC_OFF VEC_SIZE *rsp VMOV VEC(3)</div></div>
<div class="ttc" id="ageneric_2siglist_8h_html_aec139720e08074cef860df6dc9580e76"><div class="ttname"><a href="generic_2siglist_8h.html#aec139720e08074cef860df6dc9580e76">PROF</a></div><div class="ttdeci">PROF</div><div class="ttdef"><b>Definition:</b> siglist.h:52</div></div>
<div class="ttc" id="ax86__64_2sysdep_8h_html_acda56cee68f68ed3d2e0d14c67e9d1fd"><div class="ttname"><a href="x86__64_2sysdep_8h.html#acda56cee68f68ed3d2e0d14c67e9d1fd">RDX_LP</a></div><div class="ttdeci">#define RDX_LP</div><div class="ttdef"><b>Definition:</b> sysdep.h:154</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
