set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
    {{"Slow -7 1.2V 85 Model"} {AudioOutputTest_7_1200mv_85c_slow.vo AudioOutputTest_7_1200mv_85c_v_slow.sdo}}
    {{"Slow -7 1.2V 0 Model"} {AudioOutputTest_7_1200mv_0c_slow.vo AudioOutputTest_7_1200mv_0c_v_slow.sdo}}
    {{"Fast -M 1.2V 0 Model"} {AudioOutputTest_min_1200mv_0c_fast.vo AudioOutputTest_min_1200mv_0c_v_fast.sdo}}
}
