Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Mar  8 22:43:09 2020
| Host         : fra running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_drc -file pynqz2_wrapper_drc_opted.rpt -pb pynqz2_wrapper_drc_opted.pb -rpx pynqz2_wrapper_drc_opted.rpx
| Design       : pynqz2_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 210
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| CHECK-3     | Warning  | Report rule limit reached                                   | 2          |
| DPIP-1      | Warning  | Input pipelining                                            | 35         |
| DPOP-1      | Warning  | PREG Output pipelining                                      | 7          |
| DPOP-2      | Warning  | MREG Output pipelining                                      | 23         |
| DPOR-1      | Warning  | Asynchronous load check                                     | 48         |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 55         |
| REQP-1839   | Warning  | RAMB36 async control check                                  | 20         |
| REQP-1840   | Warning  | RAMB18 async control check                                  | 20         |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

CHECK-3#2 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w__0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w__0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0 input pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 output pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 output pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0 output pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0 output pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w__0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0 multiplier stage pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOR-1#1 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#2 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#3 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#4 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#5 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#6 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#7 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#8 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#9 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#10 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#11 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#12 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[6], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[6], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[6], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#13 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[7], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[7], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[7], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#14 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[8], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[8], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[8], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#15 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[9], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[9], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[9], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#16 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#17 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#18 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#19 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#20 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#21 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#22 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#23 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#24 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#25 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#26 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#27 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#28 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#29 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#30 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#31 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#32 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#33 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#34 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#35 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#36 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#37 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#38 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#39 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#40 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#41 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#42 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#43 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#44 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#45 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[6], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#46 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[7], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#47 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[8], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPOR-1#48 Warning
Asynchronous load check  
DSP pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[9], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/accu_valid_i_1 is driving clock pin of 43 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_channel_st_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_ctrl_addr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_ctrl_addr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_ctrl_addr_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_ctrl_addr_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_ctrl_channel_end_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_ctrl_layer_end_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_ctrl_ram_valid_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_ctrl_ram_valid_reg_rep, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_ctrl_ram_valid_reg_rep__0, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_ctrl_stripe_end_reg (the first 15 of 43 listed)
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_1/nvdla_core_clk_slcg_0/p_clkgate/M_reg_0_i_1 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/M_reg_0_i_6, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/M_reg_0_i_7, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/M_reg_0_i_8, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/M_reg_0_i_9, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/abuf_rd_en_d1_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_1, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_2, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_3
Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/accu_ctrl_pd_d1[11]_i_1 is driving clock pin of 608 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_data_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_data_reg[100], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_data_reg[101], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_data_reg[102], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_data_reg[103], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_data_reg[104], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_data_reg[105], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_data_reg[106], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_data_reg[107], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_data_reg[108], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_data_reg[109] (the first 15 of 608 listed)
Related violations: <none>

PLHOLDVIO-2#4 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_buffer/nvdla_core_clk_slcg_0/p_clkgate/M_reg_i_1__16 is driving clock pin of 161 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/M_reg_i_74__0, pynqz2_i/nv_nvdla_wrapper_0/M_reg_i_74__1, pynqz2_i/nv_nvdla_wrapper_0/M_reg_i_74__10, pynqz2_i/nv_nvdla_wrapper_0/M_reg_i_74__11, pynqz2_i/nv_nvdla_wrapper_0/M_reg_i_74__2, pynqz2_i/nv_nvdla_wrapper_0/M_reg_i_74__3, pynqz2_i/nv_nvdla_wrapper_0/M_reg_i_74__4, pynqz2_i/nv_nvdla_wrapper_0/M_reg_i_74__5, pynqz2_i/nv_nvdla_wrapper_0/M_reg_i_74__6, pynqz2_i/nv_nvdla_wrapper_0/M_reg_i_74__7, pynqz2_i/nv_nvdla_wrapper_0/M_reg_i_74__8, pynqz2_i/nv_nvdla_wrapper_0/M_reg_i_74__9, pynqz2_i/nv_nvdla_wrapper_0/M_reg_i_75__0, pynqz2_i/nv_nvdla_wrapper_0/M_reg_i_75__1, pynqz2_i/nv_nvdla_wrapper_0/M_reg_i_75__10 (the first 15 of 161 listed)
Related violations: <none>

PLHOLDVIO-2#5 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_dc/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2 is driving clock pin of 35 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_adr_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_adr_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_adr_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_adr_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_adr_reg[6], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[6], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dc/u_fifo/rd_count_p_reg[7] (the first 15 of 35 listed)
Related violations: <none>

PLHOLDVIO-2#6 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_hls/nvdla_core_clk_slcg_0/p_clkgate/p1_pipe_valid_i_1 is driving clock pin of 88 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p1/p1_pipe_valid_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p2/p2_pipe_valid_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[6], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/pipe_p3/p3_pipe_data_reg[7], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/pipe_p1/p1_pipe_valid_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/pipe_p2/p2_pipe_valid_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/pipe_p3/p3_pipe_data_reg[0] (the first 15 of 88 listed)
Related violations: <none>

PLHOLDVIO-2#7 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_img/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_1__5 is driving clock pin of 35 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_adr_reg[6], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[6], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_count_p_reg[7] (the first 15 of 35 listed)
Related violations: <none>

PLHOLDVIO-2#8 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_mux/nvdla_core_clk_slcg_0/p_clkgate/skid_flop_req_mc_in_prdy_i_2 is driving clock pin of 210 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/mc_sel_dc_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/mc_sel_img_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd_reg[19], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd_reg[20], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd_reg[21], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/pipe_skid_req_mc_in_pd_reg[22] (the first 15 of 210 listed)
Related violations: <none>

PLHOLDVIO-2#9 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_wt/nvdla_core_clk_slcg_0/p_clkgate/lat_wr_adr[2]_i_2 is driving clock pin of 19 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_adr_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_count_p_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_count_p_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_count_p_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_count_p_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_pvld_int_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_rd_pvld_p_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_adr_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_busy_int_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_count_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_8atmm_fifo/lat_wr_count_reg[1] (the first 15 of 19 listed)
Related violations: <none>

PLHOLDVIO-2#10 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_slcg_wt/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2__2 is driving clock pin of 35 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_adr_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_adr_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_adr_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_adr_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_adr_reg[6], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[6], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_wt/u_fifo/rd_count_p_reg[7] (the first 15 of 35 listed)
Related violations: <none>

PLHOLDVIO-2#11 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/qd_i_2__12 is driving clock pin of 406 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/FSM_sequential_cur_state_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/FSM_sequential_cur_state_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/channel_up_cnt_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/channel_up_cnt_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/channel_up_cnt_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/channel_up_cnt_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/channel_up_cnt_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/channel_up_cnt_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/channel_up_cnt_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/channel_up_cnt_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/channel_up_cnt_reg[6], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/channel_up_cnt_reg[7], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/channel_up_cnt_reg[8], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/channel_up_cnt_reg[9], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/dat_pending_ack_reg (the first 15 of 406 listed)
Related violations: <none>

PLHOLDVIO-2#12 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/rd_count[2]_i_3 is driving clock pin of 71 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[19], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[7], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[8], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_wt_fifo/ram/ram_ff0_reg[9] (the first 15 of 71 listed)
Related violations: <none>

PLHOLDVIO-2#13 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/rd_count[2]_i_3__0 is driving clock pin of 131 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[19], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[20], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[21], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[22], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[23], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[24], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_csc/u_sg/u_dat_fifo/ram/ram_ff0_reg[25] (the first 15 of 131 listed)
Related violations: <none>

PLHOLDVIO-2#14 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/pp_pvld_d0_d1_i_2 is driving clock pin of 60 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d1_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d2_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d3_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[2] (the first 15 of 60 listed)
Related violations: <none>

PLHOLDVIO-2#15 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_slcg_op_1/nvdla_core_clk_slcg_0/p_clkgate/pp_pvld_d0_d1_i_2__0 is driving clock pin of 60 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d1_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d2_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d3_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[2] (the first 15 of 60 listed)
Related violations: <none>

PLHOLDVIO-2#16 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/pp_pvld_d0_d1_i_2__1 is driving clock pin of 60 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d2_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d3_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[2] (the first 15 of 60 listed)
Related violations: <none>

PLHOLDVIO-2#17 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_slcg_op_3/nvdla_core_clk_slcg_0/p_clkgate/pp_pvld_d0_d1_i_2__2 is driving clock pin of 60 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d1_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d2_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d3_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[2] (the first 15 of 60 listed)
Related violations: <none>

PLHOLDVIO-2#18 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_slcg_op_4/nvdla_core_clk_slcg_0/p_clkgate/in_rt_dat_pvld_d1_i_1 is driving clock pin of 308 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d1_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d1_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d1_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d1_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d1_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d1_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d1_reg[6], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d1_reg[7], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d2_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d2_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d2_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d2_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d2_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d2_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d2_reg[6] (the first 15 of 308 listed)
Related violations: <none>

PLHOLDVIO-2#19 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_slcg_op_6/nvdla_core_clk_slcg_0/p_clkgate/out_rt_done_d1_i_1 is driving clock pin of 171 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[5] (the first 15 of 171 listed)
Related violations: <none>

PLHOLDVIO-2#20 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_slcg_op_0/nvdla_core_clk_slcg_0/p_clkgate/pp_pvld_d0_d1_i_2__3 is driving clock pin of 60 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d1_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d2_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/pp_pvld_d0_d3_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_0/sum_out_d0_d1_reg[2] (the first 15 of 60 listed)
Related violations: <none>

PLHOLDVIO-2#21 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_slcg_op_1/nvdla_core_clk_slcg_0/p_clkgate/pp_pvld_d0_d1_i_2__4 is driving clock pin of 60 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d1_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d2_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/pp_pvld_d0_d3_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_1/sum_out_d0_d1_reg[2] (the first 15 of 60 listed)
Related violations: <none>

PLHOLDVIO-2#22 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_slcg_op_2/nvdla_core_clk_slcg_0/p_clkgate/pp_pvld_d0_d1_i_2__5 is driving clock pin of 60 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d2_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d3_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d1_reg[2] (the first 15 of 60 listed)
Related violations: <none>

PLHOLDVIO-2#23 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_slcg_op_3/nvdla_core_clk_slcg_0/p_clkgate/pp_pvld_d0_d1_i_2__6 is driving clock pin of 60 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d1_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d2_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/pp_pvld_d0_d3_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_3/sum_out_d0_d1_reg[2] (the first 15 of 60 listed)
Related violations: <none>

PLHOLDVIO-2#24 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_slcg_op_4/nvdla_core_clk_slcg_0/p_clkgate/in_rt_dat_pvld_d1_i_1__0 is driving clock pin of 306 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d1_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d1_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d1_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d1_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d1_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d1_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d1_reg[6], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d1_reg[7], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d2_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d2_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d2_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d2_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d2_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d2_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_in/in_rt_dat_data0_d2_reg[6] (the first 15 of 306 listed)
Related violations: <none>

PLHOLDVIO-2#25 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_slcg_op_6/nvdla_core_clk_slcg_0/p_clkgate/out_rt_done_d1_i_1__0 is driving clock pin of 165 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data0_d1_reg[5] (the first 15 of 165 listed)
Related violations: <none>

PLHOLDVIO-2#26 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/d0_i_1__1 is driving clock pin of 6 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/d1_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/sync3d/q_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/d0_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/d1_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/sync3d/q_reg
Related violations: <none>

PLHOLDVIO-2#27 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/gray[1]_i_2 is driving clock pin of 70 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[19], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[20], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[21], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/ram/ram_ff0_reg[22] (the first 15 of 70 listed)
Related violations: <none>

PLHOLDVIO-2#28 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/gray[2]_i_2 is driving clock pin of 58 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[19], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[20], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[21], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_data_reg[22] (the first 15 of 58 listed)
Related violations: <none>

PLHOLDVIO-2#29 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/src_d_f_i_1 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync0/src_d_f_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_wr_pushing_sync1/src_d_f_reg
Related violations: <none>

PLHOLDVIO-2#30 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/src_d_f_i_2 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/src_d_f_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/src_d_f_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/src_d_f_reg
Related violations: <none>

PLHOLDVIO-2#31 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_rcv_gate/p_clkgate/d0_i_1__0__0 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/sync3d/d0_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/sync3d/d1_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync0/sync3d/q_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/sync3d/d0_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/sync3d/d1_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync1/sync3d/q_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/sync3d/d0_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/sync3d/d1_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_rd_popping_sync2/sync3d/q_reg
Related violations: <none>

PLHOLDVIO-2#32 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgate/p_clkgate/gray[2]_i_2__0 is driving clock pin of 205 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[19], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[20], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[21], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/ram/ram_ff0_reg[22] (the first 15 of 205 listed)
Related violations: <none>

PLHOLDVIO-2#33 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/wr_clk_wr_mgated_snd_gate/p_clkgate/src_d_f_i_2__0 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync0/src_d_f_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync1/src_d_f_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_csb2nvdla/NV_AFIFO_wr_pushing_sync2/src_d_f_reg
Related violations: <none>

PLHOLDVIO-2#34 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgate/p_clkgate/gray[1]_i_2__0 is driving clock pin of 38 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[19], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[20], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[21], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_data_reg[22] (the first 15 of 38 listed)
Related violations: <none>

PLHOLDVIO-2#35 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/rd_clk_rd_mgated_snd_gate/p_clkgate/src_d_f_i_1__0 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync0/src_d_f_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_csb_master/u_fifo_nvdla2csb/NV_AFIFO_rd_popping_sync1/src_d_f_reg
Related violations: <none>

PLHOLDVIO-2#36 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2 is driving clock pin of 269 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[19], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[20], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[21], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo0/ram/ram_ff0_reg[22] (the first 15 of 269 listed)
Related violations: <none>

PLHOLDVIO-2#37 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2__0 is driving clock pin of 269 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[19], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[20], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[21], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo1/ram/ram_ff0_reg[22] (the first 15 of 269 listed)
Related violations: <none>

PLHOLDVIO-2#38 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2__1 is driving clock pin of 269 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[19], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[20], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[21], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo2/ram/ram_ff0_reg[22] (the first 15 of 269 listed)
Related violations: <none>

PLHOLDVIO-2#39 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/nvdla_core_clk_mgate/p_clkgate/ram_ff3[63]_i_2__2 is driving clock pin of 269 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[19], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[20], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[21], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_read/u_eg/lat_fifo3/ram/ram_ff0_reg[22] (the first 15 of 269 listed)
Related violations: <none>

PLHOLDVIO-2#40 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_mgate/p_clkgate/free_adr_mask[254]_i_2 is driving clock pin of 332 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[6], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[7], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count0_reg[8], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count1_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count1_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count1_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count1_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count1_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd_count1_reg[5] (the first 15 of 332 listed)
Related violations: <none>

PLHOLDVIO-2#41 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/nvdla_core_clk_rd_mgate_skid/p_clkgate/cq_rd1_credits_ne0_i_3 is driving clock pin of 42 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_ne0_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[6], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[7], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd0_credits_reg[8], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_ne0_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/cq_rd1_credits_reg[3] (the first 15 of 42 listed)
Related violations: <none>

PLHOLDVIO-2#42 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/nvdla_core_clk_mgate/p_clkgate/dfifo_wr_busy_int_i_1 is driving clock pin of 273 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_count_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_count_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_count_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_pvld_int_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_rd_pvld_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_busy_int_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_count_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_count_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/dfifo_wr_count_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff0_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_arb/u_dfifo0/ram/ram_ff0_reg[10] (the first 15 of 273 listed)
Related violations: <none>

PLHOLDVIO-2#43 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_gate/nvdla_core_clk_slcg_0/p_clkgate/p1_pipe_valid_i_2__2 is driving clock pin of 508 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/alu_sync_prdy_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[19], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[20], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_alu_0/pipe_p1/p1_pipe_data_reg[21] (the first 15 of 508 listed)
Related violations: <none>

PLHOLDVIO-2#44 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_1__3 is driving clock pin of 23 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_adr_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_adr_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_count_p_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_pvld_int_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_rd_pvld_p_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_lat_fifo/lat_wr_adr_reg[3] (the first 15 of 23 listed)
Related violations: <none>

PLHOLDVIO-2#45 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_1__4 is driving clock pin of 23 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_adr_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_adr_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_count_p_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_pvld_int_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/cq2eg_pvld_p_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_cq/ig2cq_adr_reg[3] (the first 15 of 23 listed)
Related violations: <none>

PLHOLDVIO-2#46 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/roc_rd_count_p[2]_i_2 is driving clock pin of 23 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff0_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff0_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff1_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff1_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff2_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff2_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff3_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/ram/ram_ff3_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_count_p_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_pd_o_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_mul/u_roc/roc_rd_pd_o_reg[1] (the first 15 of 23 listed)
Related violations: <none>

PLHOLDVIO-2#47 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/roc_rd_count_p[2]_i_2__0 is driving clock pin of 23 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff0_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff0_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff1_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff1_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff2_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff2_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff3_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/ram/ram_ff3_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_count_p_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_pd_o_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_brdma/u_eg/u_alu/u_roc/roc_rd_pd_o_reg[1] (the first 15 of 23 listed)
Related violations: <none>

PLHOLDVIO-2#48 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd2dat_dma_count[2]_i_3 is driving clock pin of 67 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/cmd2dat_dma_count_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_busy_int_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/dma_fifo_count_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_dfifo/ram/ram_ff0_reg[12] (the first 15 of 67 listed)
Related violations: <none>

PLHOLDVIO-2#49 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd2dat_spt_count[2]_i_3 is driving clock pin of 63 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/cmd2dat_spt_count_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_cmd/u_sfifo/ram/ram_ff0_reg[6] (the first 15 of 63 listed)
Related violations: <none>

PLHOLDVIO-2#50 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2__0 is driving clock pin of 19 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_adr_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_count_p_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_pvld_int_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_rd_pvld_p_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_adr_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_busy_int_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_eg/u_din/u_lat_fifo/lat_wr_count_reg[1] (the first 15 of 19 listed)
Related violations: <none>

PLHOLDVIO-2#51 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/rd_pushing_i_2__1 is driving clock pin of 23 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_adr_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_count_p_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_pvld_int_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/cq2eg_pvld_p_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_rdma/u_mrdma/u_cq/ig2cq_adr_reg[3] (the first 15 of 23 listed)
Related violations: <none>

PLHOLDVIO-2#52 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd2dat_dma_count[2]_i_3__0 is driving clock pin of 183 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/cmd2dat_dma_count_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_busy_int_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_count_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_count_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/dma_fifo_count_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_dfifo/ram/ram_ff0_reg[12] (the first 15 of 183 listed)
Related violations: <none>

PLHOLDVIO-2#53 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/cmd2dat_spt_count[2]_i_3__0 is driving clock pin of 63 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_adr_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/cmd2dat_spt_count_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[2], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[3], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[4], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[5], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/u_sfifo/ram/ram_ff0_reg[6] (the first 15 of 63 listed)
Related violations: <none>

PLHOLDVIO-2#54 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_gate/nvdla_core_clk_slcg_0/p_clkgate/qd_i_2__19 is driving clock pin of 705 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[0], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[10], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[11], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[12], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[13], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[14], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[15], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[16], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[17], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[18], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[19], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[1], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[20], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[21], pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_cmd/base_addr_line_reg[22] (the first 15 of 705 listed)
Related violations: <none>

PLHOLDVIO-2#55 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/nvdla_core_clk_mgate/p_clkgate/intr_fifo_rd_pvld_int_o_i_2 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pd_o_reg, pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_p/u_NV_NVDLA_sdp/u_wdma/u_intr/u_NV_NVDLA_SDP_WDMA_DAT_DMAIF_intr_fifo/intr_fifo_rd_pvld_int_o_reg
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[6] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[0]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_channel_st_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[6] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[0]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[6] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[0]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[7] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[1]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_channel_st_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[7] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[1]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[7] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[1]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[8] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[2]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_channel_st_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[8] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[2]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[8] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[2]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[9] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[3]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_channel_st_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[9] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[3]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_cnt_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRARDADDR[9] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/ADDRARDADDR[3]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/accu_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRBWRADDR[6] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/Q[0]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRBWRADDR[7] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/Q[1]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRBWRADDR[8] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/Q[2]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ADDRBWRADDR[9] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/Q[3]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/ENBWREN (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/WEBWE[0]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_en_reg_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/WEBWE[5] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/WEBWE[0]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_en_reg_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/WEBWE[6] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/WEBWE[0]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_en_reg_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0 has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/M_reg_0/WEBWE[7] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_assembly_buffer/u_accu_abuf_0/WEBWE[0]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_a/u_NV_NVDLA_cacc/u_calculator/abuf_wr_en_reg_rep) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ADDRARDADDR[10] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_5[6]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_adr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ADDRARDADDR[4] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_5[0]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_adr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ADDRARDADDR[5] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_5[1]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_adr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ADDRARDADDR[6] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_5[2]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_adr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ADDRARDADDR[7] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_5[3]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_adr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ADDRARDADDR[8] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_5[4]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_adr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ADDRARDADDR[9] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_5[5]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_adr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENARDEN (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_4[0]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_busy_int_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENARDEN (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg_4[0]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/wr_req_in_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENBWREN (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/NV_NVDLA_PDP_RDMA_rdrsp/pipe_skid_dma_rd_rsp_vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENBWREN (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/dma_rsp_size_cnt_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENBWREN (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/dma_rsp_size_cnt_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENBWREN (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/dma_rsp_size_cnt_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENBWREN (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/dma_rsp_size_cnt_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENBWREN (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/dma_rsp_size_cnt_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENBWREN (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_req_int_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/M_reg/ENBWREN (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/ram/rd_popping) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_c/u_NV_NVDLA_cdma/u_img/u_sg/u_NV_NVDLA_CDMA_IMG_fifo/rd_req_p_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg/ADDRARDADDR[10] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/adr_ram_wr_adr[6]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg/ADDRARDADDR[11] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/adr_ram_wr_adr[7]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg has an input control pin pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/M_reg/ADDRARDADDR[9] (net: pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/adr_ram/adr_ram_wr_adr[5]) which is driven by a register (pynqz2_i/nv_nvdla_wrapper_0/inst/nv_core/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/pipe_spt2cvt_cmd_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


