<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPULegalizerInfo.cpp source code [llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPULegalizerInfo.cpp.html'>AMDGPULegalizerInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPULegalizerInfo.cpp -----------------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the targeting of the Machinelegalizer class for</i></td></tr>
<tr><th id="10">10</th><td><i>/// AMDGPU.</i></td></tr>
<tr><th id="11">11</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AMDGPULegalizerInfo.h.html">"AMDGPULegalizerInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUGlobalISelUtils.h.html">"AMDGPUGlobalISelUtils.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AMDGPUInstrInfo.h.html">"AMDGPUInstrInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="AMDGPUTargetMachine.h.html">"AMDGPUTargetMachine.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/ScopeExit.h.html">"llvm/ADT/ScopeExit.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html">"llvm/CodeGen/GlobalISel/LegalizerHelper.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html">"llvm/CodeGen/GlobalISel/MIPatternMatch.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html">"llvm/CodeGen/GlobalISel/MachineIRBuilder.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/IR/DiagnosticInfo.h.html">"llvm/IR/DiagnosticInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html">"llvm/IR/IntrinsicsAMDGPU.h"</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "amdgpu-legalinfo"</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="31">31</th><td><b>using</b> <b>namespace</b> <span class="namespace">LegalizeActions</span>;</td></tr>
<tr><th id="32">32</th><td><b>using</b> <b>namespace</b> <span class="namespace">LegalizeMutations</span>;</td></tr>
<tr><th id="33">33</th><td><b>using</b> <b>namespace</b> <span class="namespace">LegalityPredicates</span>;</td></tr>
<tr><th id="34">34</th><td><b>using</b> <b>namespace</b> <span class="namespace">MIPatternMatch</span>;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i  data-doc="EnableNewLegality">// Hack until load/store selection patterns support any tuple of legal types.</i></td></tr>
<tr><th id="37">37</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableNewLegality" title='EnableNewLegality' data-type='cl::opt&lt;bool&gt;' data-ref="EnableNewLegality" data-ref-filename="EnableNewLegality">EnableNewLegality</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="38">38</th><td>  <q>"amdgpu-global-isel-new-legality"</q>,</td></tr>
<tr><th id="39">39</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Use GlobalISel desired legality, rather than try to use"</q></td></tr>
<tr><th id="40">40</th><td>           <q>"rules compatible with selection patterns"</q>),</td></tr>
<tr><th id="41">41</th><td>  <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="42">42</th><td>  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::ReallyHidden" title='llvm::cl::ReallyHidden' data-ref="llvm::cl::ReallyHidden" data-ref-filename="llvm..cl..ReallyHidden">ReallyHidden</a>);</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><em>static</em> <b>constexpr</b> <em>unsigned</em> <dfn class="tu decl def" id="MaxRegisterSize" title='MaxRegisterSize' data-type='const unsigned int' data-ref="MaxRegisterSize" data-ref-filename="MaxRegisterSize">MaxRegisterSize</dfn> = <var>1024</var>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i  data-doc="_ZL17getPow2VectorTypeN4llvm3LLTE">// Round the number of elements to the next power of two elements</i></td></tr>
<tr><th id="47">47</th><td><em>static</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="tu decl def fn" id="_ZL17getPow2VectorTypeN4llvm3LLTE" title='getPow2VectorType' data-type='llvm::LLT getPow2VectorType(llvm::LLT Ty)' data-ref="_ZL17getPow2VectorTypeN4llvm3LLTE" data-ref-filename="_ZL17getPow2VectorTypeN4llvm3LLTE">getPow2VectorType</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="1Ty" title='Ty' data-type='llvm::LLT' data-ref="1Ty" data-ref-filename="1Ty">Ty</dfn>) {</td></tr>
<tr><th id="48">48</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="2NElts" title='NElts' data-type='unsigned int' data-ref="2NElts" data-ref-filename="2NElts">NElts</dfn> = <a class="local col1 ref" href="#1Ty" title='Ty' data-ref="1Ty" data-ref-filename="1Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="49">49</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="3Pow2NElts" title='Pow2NElts' data-type='unsigned int' data-ref="3Pow2NElts" data-ref-filename="3Pow2NElts">Pow2NElts</dfn> = <var>1</var> &lt;&lt;  <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12Log2_32_CeilEj" title='llvm::Log2_32_Ceil' data-ref="_ZN4llvm12Log2_32_CeilEj" data-ref-filename="_ZN4llvm12Log2_32_CeilEj">Log2_32_Ceil</a>(<a class="local col2 ref" href="#2NElts" title='NElts' data-ref="2NElts" data-ref-filename="2NElts">NElts</a>);</td></tr>
<tr><th id="50">50</th><td>  <b>return</b> <a class="local col1 ref" href="#1Ty" title='Ty' data-ref="1Ty" data-ref-filename="1Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT17changeNumElementsEj" title='llvm::LLT::changeNumElements' data-ref="_ZNK4llvm3LLT17changeNumElementsEj" data-ref-filename="_ZNK4llvm3LLT17changeNumElementsEj">changeNumElements</a>(<a class="local col3 ref" href="#3Pow2NElts" title='Pow2NElts' data-ref="3Pow2NElts" data-ref-filename="3Pow2NElts">Pow2NElts</a>);</td></tr>
<tr><th id="51">51</th><td>}</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i  data-doc="_ZL17getPow2ScalarTypeN4llvm3LLTE">// Round the number of bits to the next power of two bits</i></td></tr>
<tr><th id="54">54</th><td><em>static</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="tu decl def fn" id="_ZL17getPow2ScalarTypeN4llvm3LLTE" title='getPow2ScalarType' data-type='llvm::LLT getPow2ScalarType(llvm::LLT Ty)' data-ref="_ZL17getPow2ScalarTypeN4llvm3LLTE" data-ref-filename="_ZL17getPow2ScalarTypeN4llvm3LLTE">getPow2ScalarType</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="4Ty" title='Ty' data-type='llvm::LLT' data-ref="4Ty" data-ref-filename="4Ty">Ty</dfn>) {</td></tr>
<tr><th id="55">55</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="5Bits" title='Bits' data-type='unsigned int' data-ref="5Bits" data-ref-filename="5Bits">Bits</dfn> = <a class="local col4 ref" href="#4Ty" title='Ty' data-ref="4Ty" data-ref-filename="4Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="56">56</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6Pow2Bits" title='Pow2Bits' data-type='unsigned int' data-ref="6Pow2Bits" data-ref-filename="6Pow2Bits">Pow2Bits</dfn> = <var>1</var> &lt;&lt;  <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12Log2_32_CeilEj" title='llvm::Log2_32_Ceil' data-ref="_ZN4llvm12Log2_32_CeilEj" data-ref-filename="_ZN4llvm12Log2_32_CeilEj">Log2_32_Ceil</a>(<a class="local col5 ref" href="#5Bits" title='Bits' data-ref="5Bits" data-ref-filename="5Bits">Bits</a>);</td></tr>
<tr><th id="57">57</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col6 ref" href="#6Pow2Bits" title='Pow2Bits' data-ref="6Pow2Bits" data-ref-filename="6Pow2Bits">Pow2Bits</a>);</td></tr>
<tr><th id="58">58</th><td>}</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i class="doc" data-doc="_ZL16isSmallOddVectorj">///<span class="command"> \returs</span> true if this is an odd sized vector which should widen by adding an</i></td></tr>
<tr><th id="61">61</th><td><i class="doc" data-doc="_ZL16isSmallOddVectorj">/// additional element. This is mostly to handle &lt;3 x s16&gt; -&gt; &lt;4 x s16&gt;. This</i></td></tr>
<tr><th id="62">62</th><td><i class="doc" data-doc="_ZL16isSmallOddVectorj">/// excludes s1 vectors, which should always be scalarized.</i></td></tr>
<tr><th id="63">63</th><td><em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityPredicate" title='llvm::LegalityPredicate' data-type='std::function&lt;bool (const LegalityQuery &amp;)&gt;' data-ref="llvm::LegalityPredicate" data-ref-filename="llvm..LegalityPredicate">LegalityPredicate</a> <dfn class="tu decl def fn" id="_ZL16isSmallOddVectorj" title='isSmallOddVector' data-type='llvm::LegalityPredicate isSmallOddVector(unsigned int TypeIdx)' data-ref="_ZL16isSmallOddVectorj" data-ref-filename="_ZL16isSmallOddVectorj">isSmallOddVector</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="7TypeIdx" title='TypeIdx' data-type='unsigned int' data-ref="7TypeIdx" data-ref-filename="7TypeIdx">TypeIdx</dfn>) {</td></tr>
<tr><th id="64">64</th><td>  <b>return</b> <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col8 decl" id="8Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="8Query" data-ref-filename="8Query">Query</dfn>) {</td></tr>
<tr><th id="65">65</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="9Ty" title='Ty' data-type='const llvm::LLT' data-ref="9Ty" data-ref-filename="9Ty">Ty</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#8Query" title='Query' data-ref="8Query" data-ref-filename="8Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#7TypeIdx" title='TypeIdx' data-ref="7TypeIdx" data-ref-filename="7TypeIdx">TypeIdx</a>]</a>;</td></tr>
<tr><th id="66">66</th><td>    <b>if</b> (!<a class="local col9 ref" href="#9Ty" title='Ty' data-ref="9Ty" data-ref-filename="9Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="67">67</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="10EltTy" title='EltTy' data-type='const llvm::LLT' data-ref="10EltTy" data-ref-filename="10EltTy">EltTy</dfn> = <a class="local col9 ref" href="#9Ty" title='Ty' data-ref="9Ty" data-ref-filename="9Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="70">70</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="11EltSize" title='EltSize' data-type='const unsigned int' data-ref="11EltSize" data-ref-filename="11EltSize">EltSize</dfn> = <a class="local col0 ref" href="#10EltTy" title='EltTy' data-ref="10EltTy" data-ref-filename="10EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="71">71</th><td>    <b>return</b> <a class="local col9 ref" href="#9Ty" title='Ty' data-ref="9Ty" data-ref-filename="9Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() % <var>2</var> != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="72">72</th><td>           <a class="local col1 ref" href="#11EltSize" title='EltSize' data-ref="11EltSize" data-ref-filename="11EltSize">EltSize</a> &gt; <var>1</var> &amp;&amp; <a class="local col1 ref" href="#11EltSize" title='EltSize' data-ref="11EltSize" data-ref-filename="11EltSize">EltSize</a> &lt; <var>32</var> &amp;&amp;</td></tr>
<tr><th id="73">73</th><td>           <a class="local col9 ref" href="#9Ty" title='Ty' data-ref="9Ty" data-ref-filename="9Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() % <var>32</var> != <var>0</var>;</td></tr>
<tr><th id="74">74</th><td>  };</td></tr>
<tr><th id="75">75</th><td>}</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityPredicate" title='llvm::LegalityPredicate' data-type='std::function&lt;bool (const LegalityQuery &amp;)&gt;' data-ref="llvm::LegalityPredicate" data-ref-filename="llvm..LegalityPredicate">LegalityPredicate</a> <dfn class="tu decl def fn" id="_ZL18sizeIsMultipleOf32j" title='sizeIsMultipleOf32' data-type='llvm::LegalityPredicate sizeIsMultipleOf32(unsigned int TypeIdx)' data-ref="_ZL18sizeIsMultipleOf32j" data-ref-filename="_ZL18sizeIsMultipleOf32j">sizeIsMultipleOf32</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="12TypeIdx" title='TypeIdx' data-type='unsigned int' data-ref="12TypeIdx" data-ref-filename="12TypeIdx">TypeIdx</dfn>) {</td></tr>
<tr><th id="78">78</th><td>  <b>return</b> <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col3 decl" id="13Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="13Query" data-ref-filename="13Query">Query</dfn>) {</td></tr>
<tr><th id="79">79</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="14Ty" title='Ty' data-type='const llvm::LLT' data-ref="14Ty" data-ref-filename="14Ty">Ty</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#13Query" title='Query' data-ref="13Query" data-ref-filename="13Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#12TypeIdx" title='TypeIdx' data-ref="12TypeIdx" data-ref-filename="12TypeIdx">TypeIdx</a>]</a>;</td></tr>
<tr><th id="80">80</th><td>    <b>return</b> <a class="local col4 ref" href="#14Ty" title='Ty' data-ref="14Ty" data-ref-filename="14Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() % <var>32</var> == <var>0</var>;</td></tr>
<tr><th id="81">81</th><td>  };</td></tr>
<tr><th id="82">82</th><td>}</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityPredicate" title='llvm::LegalityPredicate' data-type='std::function&lt;bool (const LegalityQuery &amp;)&gt;' data-ref="llvm::LegalityPredicate" data-ref-filename="llvm..LegalityPredicate">LegalityPredicate</a> <dfn class="tu decl def fn" id="_ZL11isWideVec16j" title='isWideVec16' data-type='llvm::LegalityPredicate isWideVec16(unsigned int TypeIdx)' data-ref="_ZL11isWideVec16j" data-ref-filename="_ZL11isWideVec16j">isWideVec16</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="15TypeIdx" title='TypeIdx' data-type='unsigned int' data-ref="15TypeIdx" data-ref-filename="15TypeIdx">TypeIdx</dfn>) {</td></tr>
<tr><th id="85">85</th><td>  <b>return</b> <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col6 decl" id="16Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="16Query" data-ref-filename="16Query">Query</dfn>) {</td></tr>
<tr><th id="86">86</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="17Ty" title='Ty' data-type='const llvm::LLT' data-ref="17Ty" data-ref-filename="17Ty">Ty</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#16Query" title='Query' data-ref="16Query" data-ref-filename="16Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col5 ref" href="#15TypeIdx" title='TypeIdx' data-ref="15TypeIdx" data-ref-filename="15TypeIdx">TypeIdx</a>]</a>;</td></tr>
<tr><th id="87">87</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="18EltTy" title='EltTy' data-type='const llvm::LLT' data-ref="18EltTy" data-ref-filename="18EltTy">EltTy</dfn> = <a class="local col7 ref" href="#17Ty" title='Ty' data-ref="17Ty" data-ref-filename="17Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getScalarTypeEv" title='llvm::LLT::getScalarType' data-ref="_ZNK4llvm3LLT13getScalarTypeEv" data-ref-filename="_ZNK4llvm3LLT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="88">88</th><td>    <b>return</b> <a class="local col8 ref" href="#18EltTy" title='EltTy' data-ref="18EltTy" data-ref-filename="18EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>16</var> &amp;&amp; <a class="local col7 ref" href="#17Ty" title='Ty' data-ref="17Ty" data-ref-filename="17Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() &gt; <var>2</var>;</td></tr>
<tr><th id="89">89</th><td>  };</td></tr>
<tr><th id="90">90</th><td>}</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizeMutation" title='llvm::LegalizeMutation' data-type='std::function&lt;std::pair&lt;unsigned int, LLT&gt; (const LegalityQuery &amp;)&gt;' data-ref="llvm::LegalizeMutation" data-ref-filename="llvm..LegalizeMutation">LegalizeMutation</a> <dfn class="tu decl def fn" id="_ZL14oneMoreElementj" title='oneMoreElement' data-type='llvm::LegalizeMutation oneMoreElement(unsigned int TypeIdx)' data-ref="_ZL14oneMoreElementj" data-ref-filename="_ZL14oneMoreElementj">oneMoreElement</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="19TypeIdx" title='TypeIdx' data-type='unsigned int' data-ref="19TypeIdx" data-ref-filename="19TypeIdx">TypeIdx</dfn>) {</td></tr>
<tr><th id="93">93</th><td>  <b>return</b> <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col0 decl" id="20Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="20Query" data-ref-filename="20Query">Query</dfn>) {</td></tr>
<tr><th id="94">94</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="21Ty" title='Ty' data-type='const llvm::LLT' data-ref="21Ty" data-ref-filename="21Ty">Ty</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#20Query" title='Query' data-ref="20Query" data-ref-filename="20Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#19TypeIdx" title='TypeIdx' data-ref="19TypeIdx" data-ref-filename="19TypeIdx">TypeIdx</a>]</a>;</td></tr>
<tr><th id="95">95</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="22EltTy" title='EltTy' data-type='const llvm::LLT' data-ref="22EltTy" data-ref-filename="22EltTy">EltTy</dfn> = <a class="local col1 ref" href="#21Ty" title='Ty' data-ref="21Ty" data-ref-filename="21Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="96">96</th><td>    <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col9 ref" href="#19TypeIdx" title='TypeIdx' data-ref="19TypeIdx" data-ref-filename="19TypeIdx">TypeIdx</a>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<a class="local col1 ref" href="#21Ty" title='Ty' data-ref="21Ty" data-ref-filename="21Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() + <var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#22EltTy" title='EltTy' data-ref="22EltTy" data-ref-filename="22EltTy">EltTy</a>));</td></tr>
<tr><th id="97">97</th><td>  };</td></tr>
<tr><th id="98">98</th><td>}</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizeMutation" title='llvm::LegalizeMutation' data-type='std::function&lt;std::pair&lt;unsigned int, LLT&gt; (const LegalityQuery &amp;)&gt;' data-ref="llvm::LegalizeMutation" data-ref-filename="llvm..LegalizeMutation">LegalizeMutation</a> <dfn class="tu decl def fn" id="_ZL23fewerEltsToSize64Vectorj" title='fewerEltsToSize64Vector' data-type='llvm::LegalizeMutation fewerEltsToSize64Vector(unsigned int TypeIdx)' data-ref="_ZL23fewerEltsToSize64Vectorj" data-ref-filename="_ZL23fewerEltsToSize64Vectorj">fewerEltsToSize64Vector</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="23TypeIdx" title='TypeIdx' data-type='unsigned int' data-ref="23TypeIdx" data-ref-filename="23TypeIdx">TypeIdx</dfn>) {</td></tr>
<tr><th id="101">101</th><td>  <b>return</b> <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col4 decl" id="24Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="24Query" data-ref-filename="24Query">Query</dfn>) {</td></tr>
<tr><th id="102">102</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="25Ty" title='Ty' data-type='const llvm::LLT' data-ref="25Ty" data-ref-filename="25Ty">Ty</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#24Query" title='Query' data-ref="24Query" data-ref-filename="24Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#23TypeIdx" title='TypeIdx' data-ref="23TypeIdx" data-ref-filename="23TypeIdx">TypeIdx</a>]</a>;</td></tr>
<tr><th id="103">103</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="26EltTy" title='EltTy' data-type='const llvm::LLT' data-ref="26EltTy" data-ref-filename="26EltTy">EltTy</dfn> = <a class="local col5 ref" href="#25Ty" title='Ty' data-ref="25Ty" data-ref-filename="25Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="104">104</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="27Size" title='Size' data-type='unsigned int' data-ref="27Size" data-ref-filename="27Size">Size</dfn> = <a class="local col5 ref" href="#25Ty" title='Ty' data-ref="25Ty" data-ref-filename="25Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="105">105</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="28Pieces" title='Pieces' data-type='unsigned int' data-ref="28Pieces" data-ref-filename="28Pieces">Pieces</dfn> = (<a class="local col7 ref" href="#27Size" title='Size' data-ref="27Size" data-ref-filename="27Size">Size</a> + <var>63</var>) / <var>64</var>;</td></tr>
<tr><th id="106">106</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="29NewNumElts" title='NewNumElts' data-type='unsigned int' data-ref="29NewNumElts" data-ref-filename="29NewNumElts">NewNumElts</dfn> = (<a class="local col5 ref" href="#25Ty" title='Ty' data-ref="25Ty" data-ref-filename="25Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() + <var>1</var>) / <a class="local col8 ref" href="#28Pieces" title='Pieces' data-ref="28Pieces" data-ref-filename="28Pieces">Pieces</a>;</td></tr>
<tr><th id="107">107</th><td>    <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col3 ref" href="#23TypeIdx" title='TypeIdx' data-ref="23TypeIdx" data-ref-filename="23TypeIdx">TypeIdx</a>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT14scalarOrVectorEtS0_" title='llvm::LLT::scalarOrVector' data-ref="_ZN4llvm3LLT14scalarOrVectorEtS0_" data-ref-filename="_ZN4llvm3LLT14scalarOrVectorEtS0_">scalarOrVector</a>(<a class="local col9 ref" href="#29NewNumElts" title='NewNumElts' data-ref="29NewNumElts" data-ref-filename="29NewNumElts">NewNumElts</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#26EltTy" title='EltTy' data-ref="26EltTy" data-ref-filename="26EltTy">EltTy</a>));</td></tr>
<tr><th id="108">108</th><td>  };</td></tr>
<tr><th id="109">109</th><td>}</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><i  data-doc="_ZL19moreEltsToNext32Bitj">// Increase the number of vector elements to reach the next multiple of 32-bit</i></td></tr>
<tr><th id="112">112</th><td><i  data-doc="_ZL19moreEltsToNext32Bitj">// type.</i></td></tr>
<tr><th id="113">113</th><td><em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizeMutation" title='llvm::LegalizeMutation' data-type='std::function&lt;std::pair&lt;unsigned int, LLT&gt; (const LegalityQuery &amp;)&gt;' data-ref="llvm::LegalizeMutation" data-ref-filename="llvm..LegalizeMutation">LegalizeMutation</a> <dfn class="tu decl def fn" id="_ZL19moreEltsToNext32Bitj" title='moreEltsToNext32Bit' data-type='llvm::LegalizeMutation moreEltsToNext32Bit(unsigned int TypeIdx)' data-ref="_ZL19moreEltsToNext32Bitj" data-ref-filename="_ZL19moreEltsToNext32Bitj">moreEltsToNext32Bit</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="30TypeIdx" title='TypeIdx' data-type='unsigned int' data-ref="30TypeIdx" data-ref-filename="30TypeIdx">TypeIdx</dfn>) {</td></tr>
<tr><th id="114">114</th><td>  <b>return</b> <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col1 decl" id="31Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="31Query" data-ref-filename="31Query">Query</dfn>) {</td></tr>
<tr><th id="115">115</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="32Ty" title='Ty' data-type='const llvm::LLT' data-ref="32Ty" data-ref-filename="32Ty">Ty</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#31Query" title='Query' data-ref="31Query" data-ref-filename="31Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col0 ref" href="#30TypeIdx" title='TypeIdx' data-ref="30TypeIdx" data-ref-filename="30TypeIdx">TypeIdx</a>]</a>;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="33EltTy" title='EltTy' data-type='const llvm::LLT' data-ref="33EltTy" data-ref-filename="33EltTy">EltTy</dfn> = <a class="local col2 ref" href="#32Ty" title='Ty' data-ref="32Ty" data-ref-filename="32Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="118">118</th><td>    <em>const</em> <em>int</em> <dfn class="local col4 decl" id="34Size" title='Size' data-type='const int' data-ref="34Size" data-ref-filename="34Size">Size</dfn> = <a class="local col2 ref" href="#32Ty" title='Ty' data-ref="32Ty" data-ref-filename="32Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="119">119</th><td>    <em>const</em> <em>int</em> <dfn class="local col5 decl" id="35EltSize" title='EltSize' data-type='const int' data-ref="35EltSize" data-ref-filename="35EltSize">EltSize</dfn> = <a class="local col3 ref" href="#33EltTy" title='EltTy' data-ref="33EltTy" data-ref-filename="33EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="120">120</th><td>    <em>const</em> <em>int</em> <dfn class="local col6 decl" id="36NextMul32" title='NextMul32' data-type='const int' data-ref="36NextMul32" data-ref-filename="36NextMul32">NextMul32</dfn> = (<a class="local col4 ref" href="#34Size" title='Size' data-ref="34Size" data-ref-filename="34Size">Size</a> + <var>31</var>) / <var>32</var>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(EltSize &lt; <var>32</var>);</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>    <em>const</em> <em>int</em> <dfn class="local col7 decl" id="37NewNumElts" title='NewNumElts' data-type='const int' data-ref="37NewNumElts" data-ref-filename="37NewNumElts">NewNumElts</dfn> = (<var>32</var> * <a class="local col6 ref" href="#36NextMul32" title='NextMul32' data-ref="36NextMul32" data-ref-filename="36NextMul32">NextMul32</a> + <a class="local col5 ref" href="#35EltSize" title='EltSize' data-ref="35EltSize" data-ref-filename="35EltSize">EltSize</a> - <var>1</var>) / <a class="local col5 ref" href="#35EltSize" title='EltSize' data-ref="35EltSize" data-ref-filename="35EltSize">EltSize</a>;</td></tr>
<tr><th id="125">125</th><td>    <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col0 ref" href="#30TypeIdx" title='TypeIdx' data-ref="30TypeIdx" data-ref-filename="30TypeIdx">TypeIdx</a>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<a class="local col7 ref" href="#37NewNumElts" title='NewNumElts' data-ref="37NewNumElts" data-ref-filename="37NewNumElts">NewNumElts</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#33EltTy" title='EltTy' data-ref="33EltTy" data-ref-filename="33EltTy">EltTy</a>));</td></tr>
<tr><th id="126">126</th><td>  };</td></tr>
<tr><th id="127">127</th><td>}</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><em>static</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="tu decl def fn" id="_ZL22getBitcastRegisterTypeN4llvm3LLTE" title='getBitcastRegisterType' data-type='llvm::LLT getBitcastRegisterType(const llvm::LLT Ty)' data-ref="_ZL22getBitcastRegisterTypeN4llvm3LLTE" data-ref-filename="_ZL22getBitcastRegisterTypeN4llvm3LLTE">getBitcastRegisterType</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="38Ty" title='Ty' data-type='const llvm::LLT' data-ref="38Ty" data-ref-filename="38Ty">Ty</dfn>) {</td></tr>
<tr><th id="130">130</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="39Size" title='Size' data-type='const unsigned int' data-ref="39Size" data-ref-filename="39Size">Size</dfn> = <a class="local col8 ref" href="#38Ty" title='Ty' data-ref="38Ty" data-ref-filename="38Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev" data-ref-filename="_ZN4llvm3LLTC1Ev"></a><dfn class="local col0 decl" id="40CoercedTy" title='CoercedTy' data-type='llvm::LLT' data-ref="40CoercedTy" data-ref-filename="40CoercedTy">CoercedTy</dfn>;</td></tr>
<tr><th id="133">133</th><td>  <b>if</b> (<a class="local col9 ref" href="#39Size" title='Size' data-ref="39Size" data-ref-filename="39Size">Size</a> &lt;= <var>32</var>) {</td></tr>
<tr><th id="134">134</th><td>    <i>// &lt;2 x s8&gt; -&gt; s16</i></td></tr>
<tr><th id="135">135</th><td><i>    // &lt;4 x s8&gt; -&gt; s32</i></td></tr>
<tr><th id="136">136</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col9 ref" href="#39Size" title='Size' data-ref="39Size" data-ref-filename="39Size">Size</a>);</td></tr>
<tr><th id="137">137</th><td>  }</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT14scalarOrVectorEtj" title='llvm::LLT::scalarOrVector' data-ref="_ZN4llvm3LLT14scalarOrVectorEtj" data-ref-filename="_ZN4llvm3LLT14scalarOrVectorEtj">scalarOrVector</a>(<a class="local col9 ref" href="#39Size" title='Size' data-ref="39Size" data-ref-filename="39Size">Size</a> / <var>32</var>, <var>32</var>);</td></tr>
<tr><th id="140">140</th><td>}</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizeMutation" title='llvm::LegalizeMutation' data-type='std::function&lt;std::pair&lt;unsigned int, LLT&gt; (const LegalityQuery &amp;)&gt;' data-ref="llvm::LegalizeMutation" data-ref-filename="llvm..LegalizeMutation">LegalizeMutation</a> <dfn class="tu decl def fn" id="_ZL21bitcastToRegisterTypej" title='bitcastToRegisterType' data-type='llvm::LegalizeMutation bitcastToRegisterType(unsigned int TypeIdx)' data-ref="_ZL21bitcastToRegisterTypej" data-ref-filename="_ZL21bitcastToRegisterTypej">bitcastToRegisterType</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="41TypeIdx" title='TypeIdx' data-type='unsigned int' data-ref="41TypeIdx" data-ref-filename="41TypeIdx">TypeIdx</dfn>) {</td></tr>
<tr><th id="143">143</th><td>  <b>return</b> <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col2 decl" id="42Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="42Query" data-ref-filename="42Query">Query</dfn>) {</td></tr>
<tr><th id="144">144</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="43Ty" title='Ty' data-type='const llvm::LLT' data-ref="43Ty" data-ref-filename="43Ty">Ty</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#42Query" title='Query' data-ref="42Query" data-ref-filename="42Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col1 ref" href="#41TypeIdx" title='TypeIdx' data-ref="41TypeIdx" data-ref-filename="41TypeIdx">TypeIdx</a>]</a>;</td></tr>
<tr><th id="145">145</th><td>    <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col1 ref" href="#41TypeIdx" title='TypeIdx' data-ref="41TypeIdx" data-ref-filename="41TypeIdx">TypeIdx</a>, <a class="tu ref fn" href="#_ZL22getBitcastRegisterTypeN4llvm3LLTE" title='getBitcastRegisterType' data-use='c' data-ref="_ZL22getBitcastRegisterTypeN4llvm3LLTE" data-ref-filename="_ZL22getBitcastRegisterTypeN4llvm3LLTE">getBitcastRegisterType</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#43Ty" title='Ty' data-ref="43Ty" data-ref-filename="43Ty">Ty</a>));</td></tr>
<tr><th id="146">146</th><td>  };</td></tr>
<tr><th id="147">147</th><td>}</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizeMutation" title='llvm::LegalizeMutation' data-type='std::function&lt;std::pair&lt;unsigned int, LLT&gt; (const LegalityQuery &amp;)&gt;' data-ref="llvm::LegalizeMutation" data-ref-filename="llvm..LegalizeMutation">LegalizeMutation</a> <dfn class="tu decl def fn" id="_ZL24bitcastToVectorElement32j" title='bitcastToVectorElement32' data-type='llvm::LegalizeMutation bitcastToVectorElement32(unsigned int TypeIdx)' data-ref="_ZL24bitcastToVectorElement32j" data-ref-filename="_ZL24bitcastToVectorElement32j">bitcastToVectorElement32</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="44TypeIdx" title='TypeIdx' data-type='unsigned int' data-ref="44TypeIdx" data-ref-filename="44TypeIdx">TypeIdx</dfn>) {</td></tr>
<tr><th id="150">150</th><td>  <b>return</b> <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col5 decl" id="45Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="45Query" data-ref-filename="45Query">Query</dfn>) {</td></tr>
<tr><th id="151">151</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="46Ty" title='Ty' data-type='const llvm::LLT' data-ref="46Ty" data-ref-filename="46Ty">Ty</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#45Query" title='Query' data-ref="45Query" data-ref-filename="45Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#44TypeIdx" title='TypeIdx' data-ref="44TypeIdx" data-ref-filename="44TypeIdx">TypeIdx</a>]</a>;</td></tr>
<tr><th id="152">152</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="47Size" title='Size' data-type='unsigned int' data-ref="47Size" data-ref-filename="47Size">Size</dfn> = <a class="local col6 ref" href="#46Ty" title='Ty' data-ref="46Ty" data-ref-filename="46Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="153">153</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Size % <var>32</var> == <var>0</var>);</td></tr>
<tr><th id="154">154</th><td>    <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col4 ref" href="#44TypeIdx" title='TypeIdx' data-ref="44TypeIdx" data-ref-filename="44TypeIdx">TypeIdx</a>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT14scalarOrVectorEtj" title='llvm::LLT::scalarOrVector' data-ref="_ZN4llvm3LLT14scalarOrVectorEtj" data-ref-filename="_ZN4llvm3LLT14scalarOrVectorEtj">scalarOrVector</a>(<a class="local col7 ref" href="#47Size" title='Size' data-ref="47Size" data-ref-filename="47Size">Size</a> / <var>32</var>, <var>32</var>));</td></tr>
<tr><th id="155">155</th><td>  };</td></tr>
<tr><th id="156">156</th><td>}</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityPredicate" title='llvm::LegalityPredicate' data-type='std::function&lt;bool (const LegalityQuery &amp;)&gt;' data-ref="llvm::LegalityPredicate" data-ref-filename="llvm..LegalityPredicate">LegalityPredicate</a> <dfn class="tu decl def fn" id="_ZL17vectorSmallerThanjj" title='vectorSmallerThan' data-type='llvm::LegalityPredicate vectorSmallerThan(unsigned int TypeIdx, unsigned int Size)' data-ref="_ZL17vectorSmallerThanjj" data-ref-filename="_ZL17vectorSmallerThanjj">vectorSmallerThan</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="48TypeIdx" title='TypeIdx' data-type='unsigned int' data-ref="48TypeIdx" data-ref-filename="48TypeIdx">TypeIdx</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="49Size" title='Size' data-type='unsigned int' data-ref="49Size" data-ref-filename="49Size">Size</dfn>) {</td></tr>
<tr><th id="159">159</th><td>  <b>return</b> <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col0 decl" id="50Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="50Query" data-ref-filename="50Query">Query</dfn>) {</td></tr>
<tr><th id="160">160</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="51QueryTy" title='QueryTy' data-type='const llvm::LLT' data-ref="51QueryTy" data-ref-filename="51QueryTy">QueryTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#50Query" title='Query' data-ref="50Query" data-ref-filename="50Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#48TypeIdx" title='TypeIdx' data-ref="48TypeIdx" data-ref-filename="48TypeIdx">TypeIdx</a>]</a>;</td></tr>
<tr><th id="161">161</th><td>    <b>return</b> <a class="local col1 ref" href="#51QueryTy" title='QueryTy' data-ref="51QueryTy" data-ref-filename="51QueryTy">QueryTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col1 ref" href="#51QueryTy" title='QueryTy' data-ref="51QueryTy" data-ref-filename="51QueryTy">QueryTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt; <a class="local col9 ref" href="#49Size" title='Size' data-ref="49Size" data-ref-filename="49Size">Size</a>;</td></tr>
<tr><th id="162">162</th><td>  };</td></tr>
<tr><th id="163">163</th><td>}</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityPredicate" title='llvm::LegalityPredicate' data-type='std::function&lt;bool (const LegalityQuery &amp;)&gt;' data-ref="llvm::LegalityPredicate" data-ref-filename="llvm..LegalityPredicate">LegalityPredicate</a> <dfn class="tu decl def fn" id="_ZL15vectorWiderThanjj" title='vectorWiderThan' data-type='llvm::LegalityPredicate vectorWiderThan(unsigned int TypeIdx, unsigned int Size)' data-ref="_ZL15vectorWiderThanjj" data-ref-filename="_ZL15vectorWiderThanjj">vectorWiderThan</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="52TypeIdx" title='TypeIdx' data-type='unsigned int' data-ref="52TypeIdx" data-ref-filename="52TypeIdx">TypeIdx</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="53Size" title='Size' data-type='unsigned int' data-ref="53Size" data-ref-filename="53Size">Size</dfn>) {</td></tr>
<tr><th id="166">166</th><td>  <b>return</b> <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col4 decl" id="54Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="54Query" data-ref-filename="54Query">Query</dfn>) {</td></tr>
<tr><th id="167">167</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="55QueryTy" title='QueryTy' data-type='const llvm::LLT' data-ref="55QueryTy" data-ref-filename="55QueryTy">QueryTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#54Query" title='Query' data-ref="54Query" data-ref-filename="54Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#52TypeIdx" title='TypeIdx' data-ref="52TypeIdx" data-ref-filename="52TypeIdx">TypeIdx</a>]</a>;</td></tr>
<tr><th id="168">168</th><td>    <b>return</b> <a class="local col5 ref" href="#55QueryTy" title='QueryTy' data-ref="55QueryTy" data-ref-filename="55QueryTy">QueryTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col5 ref" href="#55QueryTy" title='QueryTy' data-ref="55QueryTy" data-ref-filename="55QueryTy">QueryTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <a class="local col3 ref" href="#53Size" title='Size' data-ref="53Size" data-ref-filename="53Size">Size</a>;</td></tr>
<tr><th id="169">169</th><td>  };</td></tr>
<tr><th id="170">170</th><td>}</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityPredicate" title='llvm::LegalityPredicate' data-type='std::function&lt;bool (const LegalityQuery &amp;)&gt;' data-ref="llvm::LegalityPredicate" data-ref-filename="llvm..LegalityPredicate">LegalityPredicate</a> <dfn class="tu decl def fn" id="_ZL18numElementsNotEvenj" title='numElementsNotEven' data-type='llvm::LegalityPredicate numElementsNotEven(unsigned int TypeIdx)' data-ref="_ZL18numElementsNotEvenj" data-ref-filename="_ZL18numElementsNotEvenj">numElementsNotEven</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="56TypeIdx" title='TypeIdx' data-type='unsigned int' data-ref="56TypeIdx" data-ref-filename="56TypeIdx">TypeIdx</dfn>) {</td></tr>
<tr><th id="173">173</th><td>  <b>return</b> <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col7 decl" id="57Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="57Query" data-ref-filename="57Query">Query</dfn>) {</td></tr>
<tr><th id="174">174</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="58QueryTy" title='QueryTy' data-type='const llvm::LLT' data-ref="58QueryTy" data-ref-filename="58QueryTy">QueryTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#57Query" title='Query' data-ref="57Query" data-ref-filename="57Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col6 ref" href="#56TypeIdx" title='TypeIdx' data-ref="56TypeIdx" data-ref-filename="56TypeIdx">TypeIdx</a>]</a>;</td></tr>
<tr><th id="175">175</th><td>    <b>return</b> <a class="local col8 ref" href="#58QueryTy" title='QueryTy' data-ref="58QueryTy" data-ref-filename="58QueryTy">QueryTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col8 ref" href="#58QueryTy" title='QueryTy' data-ref="58QueryTy" data-ref-filename="58QueryTy">QueryTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() % <var>2</var> != <var>0</var>;</td></tr>
<tr><th id="176">176</th><td>  };</td></tr>
<tr><th id="177">177</th><td>}</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL14isRegisterSizej" title='isRegisterSize' data-type='bool isRegisterSize(unsigned int Size)' data-ref="_ZL14isRegisterSizej" data-ref-filename="_ZL14isRegisterSizej">isRegisterSize</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="59Size" title='Size' data-type='unsigned int' data-ref="59Size" data-ref-filename="59Size">Size</dfn>) {</td></tr>
<tr><th id="180">180</th><td>  <b>return</b> <a class="local col9 ref" href="#59Size" title='Size' data-ref="59Size" data-ref-filename="59Size">Size</a> % <var>32</var> == <var>0</var> &amp;&amp; <a class="local col9 ref" href="#59Size" title='Size' data-ref="59Size" data-ref-filename="59Size">Size</a> &lt;= <a class="tu ref" href="#MaxRegisterSize" title='MaxRegisterSize' data-use='r' data-ref="MaxRegisterSize" data-ref-filename="MaxRegisterSize">MaxRegisterSize</a>;</td></tr>
<tr><th id="181">181</th><td>}</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL27isRegisterVectorElementTypeN4llvm3LLTE" title='isRegisterVectorElementType' data-type='bool isRegisterVectorElementType(llvm::LLT EltTy)' data-ref="_ZL27isRegisterVectorElementTypeN4llvm3LLTE" data-ref-filename="_ZL27isRegisterVectorElementTypeN4llvm3LLTE">isRegisterVectorElementType</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="60EltTy" title='EltTy' data-type='llvm::LLT' data-ref="60EltTy" data-ref-filename="60EltTy">EltTy</dfn>) {</td></tr>
<tr><th id="184">184</th><td>  <em>const</em> <em>int</em> <dfn class="local col1 decl" id="61EltSize" title='EltSize' data-type='const int' data-ref="61EltSize" data-ref-filename="61EltSize">EltSize</dfn> = <a class="local col0 ref" href="#60EltTy" title='EltTy' data-ref="60EltTy" data-ref-filename="60EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="185">185</th><td>  <b>return</b> <a class="local col1 ref" href="#61EltSize" title='EltSize' data-ref="61EltSize" data-ref-filename="61EltSize">EltSize</a> == <var>16</var> || <a class="local col1 ref" href="#61EltSize" title='EltSize' data-ref="61EltSize" data-ref-filename="61EltSize">EltSize</a> % <var>32</var> == <var>0</var>;</td></tr>
<tr><th id="186">186</th><td>}</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL20isRegisterVectorTypeN4llvm3LLTE" title='isRegisterVectorType' data-type='bool isRegisterVectorType(llvm::LLT Ty)' data-ref="_ZL20isRegisterVectorTypeN4llvm3LLTE" data-ref-filename="_ZL20isRegisterVectorTypeN4llvm3LLTE">isRegisterVectorType</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="62Ty" title='Ty' data-type='llvm::LLT' data-ref="62Ty" data-ref-filename="62Ty">Ty</dfn>) {</td></tr>
<tr><th id="189">189</th><td>  <em>const</em> <em>int</em> <dfn class="local col3 decl" id="63EltSize" title='EltSize' data-type='const int' data-ref="63EltSize" data-ref-filename="63EltSize">EltSize</dfn> = <a class="local col2 ref" href="#62Ty" title='Ty' data-ref="62Ty" data-ref-filename="62Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="190">190</th><td>  <b>return</b> <a class="local col3 ref" href="#63EltSize" title='EltSize' data-ref="63EltSize" data-ref-filename="63EltSize">EltSize</a> == <var>32</var> || <a class="local col3 ref" href="#63EltSize" title='EltSize' data-ref="63EltSize" data-ref-filename="63EltSize">EltSize</a> == <var>64</var> ||</td></tr>
<tr><th id="191">191</th><td>         (<a class="local col3 ref" href="#63EltSize" title='EltSize' data-ref="63EltSize" data-ref-filename="63EltSize">EltSize</a> == <var>16</var> &amp;&amp; <a class="local col2 ref" href="#62Ty" title='Ty' data-ref="62Ty" data-ref-filename="62Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() % <var>2</var> == <var>0</var>) ||</td></tr>
<tr><th id="192">192</th><td>         <a class="local col3 ref" href="#63EltSize" title='EltSize' data-ref="63EltSize" data-ref-filename="63EltSize">EltSize</a> == <var>128</var> || <a class="local col3 ref" href="#63EltSize" title='EltSize' data-ref="63EltSize" data-ref-filename="63EltSize">EltSize</a> == <var>256</var>;</td></tr>
<tr><th id="193">193</th><td>}</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL14isRegisterTypeN4llvm3LLTE" title='isRegisterType' data-type='bool isRegisterType(llvm::LLT Ty)' data-ref="_ZL14isRegisterTypeN4llvm3LLTE" data-ref-filename="_ZL14isRegisterTypeN4llvm3LLTE">isRegisterType</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="64Ty" title='Ty' data-type='llvm::LLT' data-ref="64Ty" data-ref-filename="64Ty">Ty</dfn>) {</td></tr>
<tr><th id="196">196</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL14isRegisterSizej" title='isRegisterSize' data-use='c' data-ref="_ZL14isRegisterSizej" data-ref-filename="_ZL14isRegisterSizej">isRegisterSize</a>(<a class="local col4 ref" href="#64Ty" title='Ty' data-ref="64Ty" data-ref-filename="64Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()))</td></tr>
<tr><th id="197">197</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <b>if</b> (<a class="local col4 ref" href="#64Ty" title='Ty' data-ref="64Ty" data-ref-filename="64Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="200">200</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL20isRegisterVectorTypeN4llvm3LLTE" title='isRegisterVectorType' data-use='c' data-ref="_ZL20isRegisterVectorTypeN4llvm3LLTE" data-ref-filename="_ZL20isRegisterVectorTypeN4llvm3LLTE">isRegisterVectorType</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#64Ty" title='Ty' data-ref="64Ty" data-ref-filename="64Ty">Ty</a>);</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="203">203</th><td>}</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><i  data-doc="_ZL14isRegisterTypej">// Any combination of 32 or 64-bit elements up the maximum register size, and</i></td></tr>
<tr><th id="206">206</th><td><i  data-doc="_ZL14isRegisterTypej">// multiples of v2s16.</i></td></tr>
<tr><th id="207">207</th><td><em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityPredicate" title='llvm::LegalityPredicate' data-type='std::function&lt;bool (const LegalityQuery &amp;)&gt;' data-ref="llvm::LegalityPredicate" data-ref-filename="llvm..LegalityPredicate">LegalityPredicate</a> <dfn class="tu decl def fn" id="_ZL14isRegisterTypej" title='isRegisterType' data-type='llvm::LegalityPredicate isRegisterType(unsigned int TypeIdx)' data-ref="_ZL14isRegisterTypej" data-ref-filename="_ZL14isRegisterTypej">isRegisterType</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="65TypeIdx" title='TypeIdx' data-type='unsigned int' data-ref="65TypeIdx" data-ref-filename="65TypeIdx">TypeIdx</dfn>) {</td></tr>
<tr><th id="208">208</th><td>  <b>return</b> <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col6 decl" id="66Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="66Query" data-ref-filename="66Query">Query</dfn>) {</td></tr>
<tr><th id="209">209</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL14isRegisterTypeN4llvm3LLTE" title='isRegisterType' data-use='c' data-ref="_ZL14isRegisterTypeN4llvm3LLTE" data-ref-filename="_ZL14isRegisterTypeN4llvm3LLTE">isRegisterType</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#66Query" title='Query' data-ref="66Query" data-ref-filename="66Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col5 ref" href="#65TypeIdx" title='TypeIdx' data-ref="65TypeIdx" data-ref-filename="65TypeIdx">TypeIdx</a>]</a>);</td></tr>
<tr><th id="210">210</th><td>  };</td></tr>
<tr><th id="211">211</th><td>}</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityPredicate" title='llvm::LegalityPredicate' data-type='std::function&lt;bool (const LegalityQuery &amp;)&gt;' data-ref="llvm::LegalityPredicate" data-ref-filename="llvm..LegalityPredicate">LegalityPredicate</a> <dfn class="tu decl def fn" id="_ZL18elementTypeIsLegalj" title='elementTypeIsLegal' data-type='llvm::LegalityPredicate elementTypeIsLegal(unsigned int TypeIdx)' data-ref="_ZL18elementTypeIsLegalj" data-ref-filename="_ZL18elementTypeIsLegalj">elementTypeIsLegal</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="67TypeIdx" title='TypeIdx' data-type='unsigned int' data-ref="67TypeIdx" data-ref-filename="67TypeIdx">TypeIdx</dfn>) {</td></tr>
<tr><th id="214">214</th><td>  <b>return</b> <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col8 decl" id="68Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="68Query" data-ref-filename="68Query">Query</dfn>) {</td></tr>
<tr><th id="215">215</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="69QueryTy" title='QueryTy' data-type='const llvm::LLT' data-ref="69QueryTy" data-ref-filename="69QueryTy">QueryTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#68Query" title='Query' data-ref="68Query" data-ref-filename="68Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#67TypeIdx" title='TypeIdx' data-ref="67TypeIdx" data-ref-filename="67TypeIdx">TypeIdx</a>]</a>;</td></tr>
<tr><th id="216">216</th><td>    <b>if</b> (!<a class="local col9 ref" href="#69QueryTy" title='QueryTy' data-ref="69QueryTy" data-ref-filename="69QueryTy">QueryTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="217">217</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="218">218</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="70EltTy" title='EltTy' data-type='const llvm::LLT' data-ref="70EltTy" data-ref-filename="70EltTy">EltTy</dfn> = <a class="local col9 ref" href="#69QueryTy" title='QueryTy' data-ref="69QueryTy" data-ref-filename="69QueryTy">QueryTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="219">219</th><td>    <b>return</b> <a class="local col0 ref" href="#70EltTy" title='EltTy' data-ref="70EltTy" data-ref-filename="70EltTy">EltTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>) || <a class="local col0 ref" href="#70EltTy" title='EltTy' data-ref="70EltTy" data-ref-filename="70EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt;= <var>32</var>;</td></tr>
<tr><th id="220">220</th><td>  };</td></tr>
<tr><th id="221">221</th><td>}</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityPredicate" title='llvm::LegalityPredicate' data-type='std::function&lt;bool (const LegalityQuery &amp;)&gt;' data-ref="llvm::LegalityPredicate" data-ref-filename="llvm..LegalityPredicate">LegalityPredicate</a> <dfn class="tu decl def fn" id="_ZL22isWideScalarTruncStorej" title='isWideScalarTruncStore' data-type='llvm::LegalityPredicate isWideScalarTruncStore(unsigned int TypeIdx)' data-ref="_ZL22isWideScalarTruncStorej" data-ref-filename="_ZL22isWideScalarTruncStorej">isWideScalarTruncStore</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="71TypeIdx" title='TypeIdx' data-type='unsigned int' data-ref="71TypeIdx" data-ref-filename="71TypeIdx">TypeIdx</dfn>) {</td></tr>
<tr><th id="224">224</th><td>  <b>return</b> <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col2 decl" id="72Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="72Query" data-ref-filename="72Query">Query</dfn>) {</td></tr>
<tr><th id="225">225</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="73Ty" title='Ty' data-type='const llvm::LLT' data-ref="73Ty" data-ref-filename="73Ty">Ty</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#72Query" title='Query' data-ref="72Query" data-ref-filename="72Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col1 ref" href="#71TypeIdx" title='TypeIdx' data-ref="71TypeIdx" data-ref-filename="71TypeIdx">TypeIdx</a>]</a>;</td></tr>
<tr><th id="226">226</th><td>    <b>return</b> !<a class="local col3 ref" href="#73Ty" title='Ty' data-ref="73Ty" data-ref-filename="73Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col3 ref" href="#73Ty" title='Ty' data-ref="73Ty" data-ref-filename="73Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>32</var> &amp;&amp;</td></tr>
<tr><th id="227">227</th><td>           <a class="local col2 ref" href="#72Query" title='Query' data-ref="72Query" data-ref-filename="72Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::SizeInBits" title='llvm::LegalityQuery::MemDesc::SizeInBits' data-ref="llvm::LegalityQuery::MemDesc::SizeInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..SizeInBits">SizeInBits</a> &lt; <a class="local col3 ref" href="#73Ty" title='Ty' data-ref="73Ty" data-ref-filename="73Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="228">228</th><td>  };</td></tr>
<tr><th id="229">229</th><td>}</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><i  data-doc="_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb">// TODO: Should load to s16 be legal? Most loads extend to 32-bits, but we</i></td></tr>
<tr><th id="232">232</th><td><i  data-doc="_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb">// handle some operations by just promoting the register during</i></td></tr>
<tr><th id="233">233</th><td><i  data-doc="_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb">// selection. There are also d16 loads on GFX9+ which preserve the high bits.</i></td></tr>
<tr><th id="234">234</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb" title='maxSizeForAddrSpace' data-type='unsigned int maxSizeForAddrSpace(const llvm::GCNSubtarget &amp; ST, unsigned int AS, bool IsLoad)' data-ref="_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb" data-ref-filename="_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb">maxSizeForAddrSpace</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col4 decl" id="74ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="74ST" data-ref-filename="74ST">ST</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="75AS" title='AS' data-type='unsigned int' data-ref="75AS" data-ref-filename="75AS">AS</dfn>,</td></tr>
<tr><th id="235">235</th><td>                                    <em>bool</em> <dfn class="local col6 decl" id="76IsLoad" title='IsLoad' data-type='bool' data-ref="76IsLoad" data-ref-filename="76IsLoad">IsLoad</dfn>) {</td></tr>
<tr><th id="236">236</th><td>  <b>switch</b> (<a class="local col5 ref" href="#75AS" title='AS' data-ref="75AS" data-ref-filename="75AS">AS</a>) {</td></tr>
<tr><th id="237">237</th><td>  <b>case</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>:</td></tr>
<tr><th id="238">238</th><td>    <i>// FIXME: Private element size.</i></td></tr>
<tr><th id="239">239</th><td>    <b>return</b> <a class="local col4 ref" href="#74ST" title='ST' data-ref="74ST" data-ref-filename="74ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" title='llvm::GCNSubtarget::enableFlatScratch' data-ref="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17enableFlatScratchEv">enableFlatScratch</a>() ? <var>128</var> : <var>32</var>;</td></tr>
<tr><th id="240">240</th><td>  <b>case</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::LOCAL_ADDRESS" title='llvm::AMDGPUAS::LOCAL_ADDRESS' data-ref="llvm::AMDGPUAS::LOCAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..LOCAL_ADDRESS">LOCAL_ADDRESS</a>:</td></tr>
<tr><th id="241">241</th><td>    <b>return</b> <a class="local col4 ref" href="#74ST" title='ST' data-ref="74ST" data-ref-filename="74ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8useDS128Ev" title='llvm::GCNSubtarget::useDS128' data-ref="_ZNK4llvm12GCNSubtarget8useDS128Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8useDS128Ev">useDS128</a>() ? <var>128</var> : <var>64</var>;</td></tr>
<tr><th id="242">242</th><td>  <b>case</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::GLOBAL_ADDRESS" title='llvm::AMDGPUAS::GLOBAL_ADDRESS' data-ref="llvm::AMDGPUAS::GLOBAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..GLOBAL_ADDRESS">GLOBAL_ADDRESS</a>:</td></tr>
<tr><th id="243">243</th><td>  <b>case</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>:</td></tr>
<tr><th id="244">244</th><td>  <b>case</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>:</td></tr>
<tr><th id="245">245</th><td>    <i>// Treat constant and global as identical. SMRD loads are sometimes usable for</i></td></tr>
<tr><th id="246">246</th><td><i>    // global loads (ideally constant address space should be eliminated)</i></td></tr>
<tr><th id="247">247</th><td><i>    // depending on the context. Legality cannot be context dependent, but</i></td></tr>
<tr><th id="248">248</th><td><i>    // RegBankSelect can split the load as necessary depending on the pointer</i></td></tr>
<tr><th id="249">249</th><td><i>    // register bank/uniformity and if the memory is invariant or not written in a</i></td></tr>
<tr><th id="250">250</th><td><i>    // kernel.</i></td></tr>
<tr><th id="251">251</th><td>    <b>return</b> <a class="local col6 ref" href="#76IsLoad" title='IsLoad' data-ref="76IsLoad" data-ref-filename="76IsLoad">IsLoad</a> ? <var>512</var> : <var>128</var>;</td></tr>
<tr><th id="252">252</th><td>  <b>default</b>:</td></tr>
<tr><th id="253">253</th><td>    <i>// Flat addresses may contextually need to be split to 32-bit parts if they</i></td></tr>
<tr><th id="254">254</th><td><i>    // may alias scratch depending on the subtarget.</i></td></tr>
<tr><th id="255">255</th><td>    <b>return</b> <var>128</var>;</td></tr>
<tr><th id="256">256</th><td>  }</td></tr>
<tr><th id="257">257</th><td>}</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL20isLoadStoreSizeLegalRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj" title='isLoadStoreSizeLegal' data-type='bool isLoadStoreSizeLegal(const llvm::GCNSubtarget &amp; ST, const llvm::LegalityQuery &amp; Query, unsigned int Opcode)' data-ref="_ZL20isLoadStoreSizeLegalRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj" data-ref-filename="_ZL20isLoadStoreSizeLegalRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj">isLoadStoreSizeLegal</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col7 decl" id="77ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="77ST" data-ref-filename="77ST">ST</dfn>,</td></tr>
<tr><th id="260">260</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col8 decl" id="78Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="78Query" data-ref-filename="78Query">Query</dfn>,</td></tr>
<tr><th id="261">261</th><td>                                 <em>unsigned</em> <dfn class="local col9 decl" id="79Opcode" title='Opcode' data-type='unsigned int' data-ref="79Opcode" data-ref-filename="79Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="262">262</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="80Ty" title='Ty' data-type='const llvm::LLT' data-ref="80Ty" data-ref-filename="80Ty">Ty</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#78Query" title='Query' data-ref="78Query" data-ref-filename="78Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <i>// Handle G_LOAD, G_ZEXTLOAD, G_SEXTLOAD</i></td></tr>
<tr><th id="265">265</th><td>  <em>const</em> <em>bool</em> <dfn class="local col1 decl" id="81IsLoad" title='IsLoad' data-type='const bool' data-ref="81IsLoad" data-ref-filename="81IsLoad">IsLoad</dfn> = <a class="local col9 ref" href="#79Opcode" title='Opcode' data-ref="79Opcode" data-ref-filename="79Opcode">Opcode</a> != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_STORE" title='llvm::AMDGPU::G_STORE' data-ref="llvm::AMDGPU::G_STORE" data-ref-filename="llvm..AMDGPU..G_STORE">G_STORE</a>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="82RegSize" title='RegSize' data-type='unsigned int' data-ref="82RegSize" data-ref-filename="82RegSize">RegSize</dfn> = <a class="local col0 ref" href="#80Ty" title='Ty' data-ref="80Ty" data-ref-filename="80Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="268">268</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="83MemSize" title='MemSize' data-type='unsigned int' data-ref="83MemSize" data-ref-filename="83MemSize">MemSize</dfn> = <a class="local col8 ref" href="#78Query" title='Query' data-ref="78Query" data-ref-filename="78Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::SizeInBits" title='llvm::LegalityQuery::MemDesc::SizeInBits' data-ref="llvm::LegalityQuery::MemDesc::SizeInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..SizeInBits">SizeInBits</a>;</td></tr>
<tr><th id="269">269</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="84AlignBits" title='AlignBits' data-type='unsigned int' data-ref="84AlignBits" data-ref-filename="84AlignBits">AlignBits</dfn> = <a class="local col8 ref" href="#78Query" title='Query' data-ref="78Query" data-ref-filename="78Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::AlignInBits" title='llvm::LegalityQuery::MemDesc::AlignInBits' data-ref="llvm::LegalityQuery::MemDesc::AlignInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..AlignInBits">AlignInBits</a>;</td></tr>
<tr><th id="270">270</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="85AS" title='AS' data-type='unsigned int' data-ref="85AS" data-ref-filename="85AS">AS</dfn> = <a class="local col8 ref" href="#78Query" title='Query' data-ref="78Query" data-ref-filename="78Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv" data-ref-filename="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <i>// All of these need to be custom lowered to cast the pointer operand.</i></td></tr>
<tr><th id="273">273</th><td>  <b>if</b> (<a class="local col5 ref" href="#85AS" title='AS' data-ref="85AS" data-ref-filename="85AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>)</td></tr>
<tr><th id="274">274</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <i>// TODO: We should be able to widen loads if the alignment is high enough, but</i></td></tr>
<tr><th id="277">277</th><td><i>  // we also need to modify the memory access size.</i></td></tr>
<tr><th id="278">278</th><td><u>#<span data-ppcond="278">if</span> 0</u></td></tr>
<tr><th id="279">279</th><td>  <i>// Accept widening loads based on alignment.</i></td></tr>
<tr><th id="280">280</th><td>  <b>if</b> (IsLoad &amp;&amp; MemSize &lt; Size)</td></tr>
<tr><th id="281">281</th><td>    MemSize = std::max(MemSize, Align);</td></tr>
<tr><th id="282">282</th><td><u>#<span data-ppcond="278">endif</span></u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i>// Only 1-byte and 2-byte to 32-bit extloads are valid.</i></td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (<a class="local col3 ref" href="#83MemSize" title='MemSize' data-ref="83MemSize" data-ref-filename="83MemSize">MemSize</a> != <a class="local col2 ref" href="#82RegSize" title='RegSize' data-ref="82RegSize" data-ref-filename="82RegSize">RegSize</a> &amp;&amp; <a class="local col2 ref" href="#82RegSize" title='RegSize' data-ref="82RegSize" data-ref-filename="82RegSize">RegSize</a> != <var>32</var>)</td></tr>
<tr><th id="286">286</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>  <b>if</b> (<a class="local col3 ref" href="#83MemSize" title='MemSize' data-ref="83MemSize" data-ref-filename="83MemSize">MemSize</a> &gt; <a class="tu ref fn" href="#_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb" title='maxSizeForAddrSpace' data-use='c' data-ref="_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb" data-ref-filename="_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb">maxSizeForAddrSpace</a>(<a class="local col7 ref" href="#77ST" title='ST' data-ref="77ST" data-ref-filename="77ST">ST</a>, <a class="local col5 ref" href="#85AS" title='AS' data-ref="85AS" data-ref-filename="85AS">AS</a>, <a class="local col1 ref" href="#81IsLoad" title='IsLoad' data-ref="81IsLoad" data-ref-filename="81IsLoad">IsLoad</a>))</td></tr>
<tr><th id="289">289</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <b>switch</b> (<a class="local col3 ref" href="#83MemSize" title='MemSize' data-ref="83MemSize" data-ref-filename="83MemSize">MemSize</a>) {</td></tr>
<tr><th id="292">292</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="293">293</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="294">294</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="295">295</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="296">296</th><td>  <b>case</b> <var>128</var>:</td></tr>
<tr><th id="297">297</th><td>    <b>break</b>;</td></tr>
<tr><th id="298">298</th><td>  <b>case</b> <var>96</var>:</td></tr>
<tr><th id="299">299</th><td>    <b>if</b> (!<a class="local col7 ref" href="#77ST" title='ST' data-ref="77ST" data-ref-filename="77ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv" title='llvm::GCNSubtarget::hasDwordx3LoadStores' data-ref="_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv" data-ref-filename="_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv">hasDwordx3LoadStores</a>())</td></tr>
<tr><th id="300">300</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="301">301</th><td>    <b>break</b>;</td></tr>
<tr><th id="302">302</th><td>  <b>case</b> <var>256</var>:</td></tr>
<tr><th id="303">303</th><td>  <b>case</b> <var>512</var>:</td></tr>
<tr><th id="304">304</th><td>    <i>// These may contextually need to be broken down.</i></td></tr>
<tr><th id="305">305</th><td>    <b>break</b>;</td></tr>
<tr><th id="306">306</th><td>  <b>default</b>:</td></tr>
<tr><th id="307">307</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="308">308</th><td>  }</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RegSize &gt;= MemSize);</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <b>if</b> (<a class="local col4 ref" href="#84AlignBits" title='AlignBits' data-ref="84AlignBits" data-ref-filename="84AlignBits">AlignBits</a> &lt; <a class="local col3 ref" href="#83MemSize" title='MemSize' data-ref="83MemSize" data-ref-filename="83MemSize">MemSize</a>) {</td></tr>
<tr><th id="313">313</th><td>    <em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a> *<dfn class="local col6 decl" id="86TLI" title='TLI' data-type='const llvm::SITargetLowering *' data-ref="86TLI" data-ref-filename="86TLI">TLI</dfn> = <a class="local col7 ref" href="#77ST" title='ST' data-ref="77ST" data-ref-filename="77ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17getTargetLoweringEv" title='llvm::GCNSubtarget::getTargetLowering' data-ref="_ZNK4llvm12GCNSubtarget17getTargetLoweringEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="314">314</th><td>    <b>if</b> (!<a class="local col6 ref" href="#86TLI" title='TLI' data-ref="86TLI" data-ref-filename="86TLI">TLI</a>-&gt;<a class="ref fn" href="SIISelLowering.h.html#_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb" title='llvm::SITargetLowering::allowsMisalignedMemoryAccessesImpl' data-ref="_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb" data-ref-filename="_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb">allowsMisalignedMemoryAccessesImpl</a>(<a class="local col3 ref" href="#83MemSize" title='MemSize' data-ref="83MemSize" data-ref-filename="83MemSize">MemSize</a>, <a class="local col5 ref" href="#85AS" title='AS' data-ref="85AS" data-ref-filename="85AS">AS</a>,</td></tr>
<tr><th id="315">315</th><td>                                                 <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><a class="local col4 ref" href="#84AlignBits" title='AlignBits' data-ref="84AlignBits" data-ref-filename="84AlignBits">AlignBits</a> / <var>8</var>)))</td></tr>
<tr><th id="316">316</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="317">317</th><td>  }</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="320">320</th><td>}</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i  data-doc="_ZL26loadStoreBitcastWorkaroundN4llvm3LLTE">// The current selector can't handle &lt;6 x s16&gt;, &lt;8 x s16&gt;, s96, s128 etc, so</i></td></tr>
<tr><th id="323">323</th><td><i  data-doc="_ZL26loadStoreBitcastWorkaroundN4llvm3LLTE">// workaround this. Eventually it should ignore the type for loads and only care</i></td></tr>
<tr><th id="324">324</th><td><i  data-doc="_ZL26loadStoreBitcastWorkaroundN4llvm3LLTE">// about the size. Return true in cases where we will workaround this for now by</i></td></tr>
<tr><th id="325">325</th><td><i  data-doc="_ZL26loadStoreBitcastWorkaroundN4llvm3LLTE">// bitcasting.</i></td></tr>
<tr><th id="326">326</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL26loadStoreBitcastWorkaroundN4llvm3LLTE" title='loadStoreBitcastWorkaround' data-type='bool loadStoreBitcastWorkaround(const llvm::LLT Ty)' data-ref="_ZL26loadStoreBitcastWorkaroundN4llvm3LLTE" data-ref-filename="_ZL26loadStoreBitcastWorkaroundN4llvm3LLTE">loadStoreBitcastWorkaround</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="87Ty" title='Ty' data-type='const llvm::LLT' data-ref="87Ty" data-ref-filename="87Ty">Ty</dfn>) {</td></tr>
<tr><th id="327">327</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableNewLegality" title='EnableNewLegality' data-use='m' data-ref="EnableNewLegality" data-ref-filename="EnableNewLegality">EnableNewLegality</a>)</td></tr>
<tr><th id="328">328</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="88Size" title='Size' data-type='const unsigned int' data-ref="88Size" data-ref-filename="88Size">Size</dfn> = <a class="local col7 ref" href="#87Ty" title='Ty' data-ref="87Ty" data-ref-filename="87Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="331">331</th><td>  <b>if</b> (<a class="local col8 ref" href="#88Size" title='Size' data-ref="88Size" data-ref-filename="88Size">Size</a> &lt;= <var>64</var>)</td></tr>
<tr><th id="332">332</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="333">333</th><td>  <b>if</b> (!<a class="local col7 ref" href="#87Ty" title='Ty' data-ref="87Ty" data-ref-filename="87Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="334">334</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="89EltTy" title='EltTy' data-type='llvm::LLT' data-ref="89EltTy" data-ref-filename="89EltTy">EltTy</dfn> = <a class="local col7 ref" href="#87Ty" title='Ty' data-ref="87Ty" data-ref-filename="87Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="337">337</th><td>  <b>if</b> (<a class="local col9 ref" href="#89EltTy" title='EltTy' data-ref="89EltTy" data-ref-filename="89EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv" data-ref-filename="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="338">338</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="90EltSize" title='EltSize' data-type='unsigned int' data-ref="90EltSize" data-ref-filename="90EltSize">EltSize</dfn> = <a class="local col9 ref" href="#89EltTy" title='EltTy' data-ref="89EltTy" data-ref-filename="89EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="341">341</th><td>  <b>return</b> <a class="local col0 ref" href="#90EltSize" title='EltSize' data-ref="90EltSize" data-ref-filename="90EltSize">EltSize</a> != <var>32</var> &amp;&amp; <a class="local col0 ref" href="#90EltSize" title='EltSize' data-ref="90EltSize" data-ref-filename="90EltSize">EltSize</a> != <var>64</var>;</td></tr>
<tr><th id="342">342</th><td>}</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL16isLoadStoreLegalRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj" title='isLoadStoreLegal' data-type='bool isLoadStoreLegal(const llvm::GCNSubtarget &amp; ST, const llvm::LegalityQuery &amp; Query, unsigned int Opcode)' data-ref="_ZL16isLoadStoreLegalRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj" data-ref-filename="_ZL16isLoadStoreLegalRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj">isLoadStoreLegal</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="91ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="91ST" data-ref-filename="91ST">ST</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col2 decl" id="92Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="92Query" data-ref-filename="92Query">Query</dfn>,</td></tr>
<tr><th id="345">345</th><td>                             <em>unsigned</em> <dfn class="local col3 decl" id="93Opcode" title='Opcode' data-type='unsigned int' data-ref="93Opcode" data-ref-filename="93Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="346">346</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="94Ty" title='Ty' data-type='const llvm::LLT' data-ref="94Ty" data-ref-filename="94Ty">Ty</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#92Query" title='Query' data-ref="92Query" data-ref-filename="92Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="347">347</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL14isRegisterTypeN4llvm3LLTE" title='isRegisterType' data-use='c' data-ref="_ZL14isRegisterTypeN4llvm3LLTE" data-ref-filename="_ZL14isRegisterTypeN4llvm3LLTE">isRegisterType</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#94Ty" title='Ty' data-ref="94Ty" data-ref-filename="94Ty">Ty</a>) &amp;&amp; <a class="tu ref fn" href="#_ZL20isLoadStoreSizeLegalRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj" title='isLoadStoreSizeLegal' data-use='c' data-ref="_ZL20isLoadStoreSizeLegalRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj" data-ref-filename="_ZL20isLoadStoreSizeLegalRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj">isLoadStoreSizeLegal</a>(<a class="local col1 ref" href="#91ST" title='ST' data-ref="91ST" data-ref-filename="91ST">ST</a>, <a class="local col2 ref" href="#92Query" title='Query' data-ref="92Query" data-ref-filename="92Query">Query</a>, <a class="local col3 ref" href="#93Opcode" title='Opcode' data-ref="93Opcode" data-ref-filename="93Opcode">Opcode</a>) &amp;&amp;</td></tr>
<tr><th id="348">348</th><td>         !<a class="tu ref fn" href="#_ZL26loadStoreBitcastWorkaroundN4llvm3LLTE" title='loadStoreBitcastWorkaround' data-use='c' data-ref="_ZL26loadStoreBitcastWorkaroundN4llvm3LLTE" data-ref-filename="_ZL26loadStoreBitcastWorkaroundN4llvm3LLTE">loadStoreBitcastWorkaround</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#94Ty" title='Ty' data-ref="94Ty" data-ref-filename="94Ty">Ty</a>);</td></tr>
<tr><th id="349">349</th><td>}</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><i class="doc" data-doc="_ZL26shouldBitcastLoadStoreTypeRKN4llvm12GCNSubtargetENS_3LLTEj">/// Return true if a load or store of the type should be lowered with a bitcast</i></td></tr>
<tr><th id="352">352</th><td><i class="doc" data-doc="_ZL26shouldBitcastLoadStoreTypeRKN4llvm12GCNSubtargetENS_3LLTEj">/// to a different type.</i></td></tr>
<tr><th id="353">353</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL26shouldBitcastLoadStoreTypeRKN4llvm12GCNSubtargetENS_3LLTEj" title='shouldBitcastLoadStoreType' data-type='bool shouldBitcastLoadStoreType(const llvm::GCNSubtarget &amp; ST, const llvm::LLT Ty, const unsigned int MemSizeInBits)' data-ref="_ZL26shouldBitcastLoadStoreTypeRKN4llvm12GCNSubtargetENS_3LLTEj" data-ref-filename="_ZL26shouldBitcastLoadStoreTypeRKN4llvm12GCNSubtargetENS_3LLTEj">shouldBitcastLoadStoreType</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col5 decl" id="95ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="95ST" data-ref-filename="95ST">ST</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="96Ty" title='Ty' data-type='const llvm::LLT' data-ref="96Ty" data-ref-filename="96Ty">Ty</dfn>,</td></tr>
<tr><th id="354">354</th><td>                                       <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="97MemSizeInBits" title='MemSizeInBits' data-type='const unsigned int' data-ref="97MemSizeInBits" data-ref-filename="97MemSizeInBits">MemSizeInBits</dfn>) {</td></tr>
<tr><th id="355">355</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="98Size" title='Size' data-type='const unsigned int' data-ref="98Size" data-ref-filename="98Size">Size</dfn> = <a class="local col6 ref" href="#96Ty" title='Ty' data-ref="96Ty" data-ref-filename="96Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="356">356</th><td>    <b>if</b> (<a class="local col8 ref" href="#98Size" title='Size' data-ref="98Size" data-ref-filename="98Size">Size</a> != <a class="local col7 ref" href="#97MemSizeInBits" title='MemSizeInBits' data-ref="97MemSizeInBits" data-ref-filename="97MemSizeInBits">MemSizeInBits</a>)</td></tr>
<tr><th id="357">357</th><td>      <b>return</b> <a class="local col8 ref" href="#98Size" title='Size' data-ref="98Size" data-ref-filename="98Size">Size</a> &lt;= <var>32</var> &amp;&amp; <a class="local col6 ref" href="#96Ty" title='Ty' data-ref="96Ty" data-ref-filename="96Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>();</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL26loadStoreBitcastWorkaroundN4llvm3LLTE" title='loadStoreBitcastWorkaround' data-use='c' data-ref="_ZL26loadStoreBitcastWorkaroundN4llvm3LLTE" data-ref-filename="_ZL26loadStoreBitcastWorkaroundN4llvm3LLTE">loadStoreBitcastWorkaround</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#96Ty" title='Ty' data-ref="96Ty" data-ref-filename="96Ty">Ty</a>) &amp;&amp; <a class="tu ref fn" href="#_ZL14isRegisterTypeN4llvm3LLTE" title='isRegisterType' data-use='c' data-ref="_ZL14isRegisterTypeN4llvm3LLTE" data-ref-filename="_ZL14isRegisterTypeN4llvm3LLTE">isRegisterType</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#96Ty" title='Ty' data-ref="96Ty" data-ref-filename="96Ty">Ty</a>))</td></tr>
<tr><th id="360">360</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="361">361</th><td>  <b>return</b> <a class="local col6 ref" href="#96Ty" title='Ty' data-ref="96Ty" data-ref-filename="96Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; (<a class="local col8 ref" href="#98Size" title='Size' data-ref="98Size" data-ref-filename="98Size">Size</a> &lt;= <var>32</var> || <a class="tu ref fn" href="#_ZL14isRegisterSizej" title='isRegisterSize' data-use='c' data-ref="_ZL14isRegisterSizej" data-ref-filename="_ZL14isRegisterSizej">isRegisterSize</a>(<a class="local col8 ref" href="#98Size" title='Size' data-ref="98Size" data-ref-filename="98Size">Size</a>)) &amp;&amp;</td></tr>
<tr><th id="362">362</th><td>         !<a class="tu ref fn" href="#_ZL27isRegisterVectorElementTypeN4llvm3LLTE" title='isRegisterVectorElementType' data-use='c' data-ref="_ZL27isRegisterVectorElementTypeN4llvm3LLTE" data-ref-filename="_ZL27isRegisterVectorElementTypeN4llvm3LLTE">isRegisterVectorElementType</a>(<a class="local col6 ref" href="#96Ty" title='Ty' data-ref="96Ty" data-ref-filename="96Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>());</td></tr>
<tr><th id="363">363</th><td>}</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><i class="doc" data-doc="_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetEjjjj">/// Return true if we should legalize a load by widening an odd sized memory</i></td></tr>
<tr><th id="366">366</th><td><i class="doc" data-doc="_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetEjjjj">/// access up to the alignment. Note this case when the memory access itself</i></td></tr>
<tr><th id="367">367</th><td><i class="doc" data-doc="_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetEjjjj">/// changes, not the size of the result register.</i></td></tr>
<tr><th id="368">368</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetEjjjj" title='shouldWidenLoad' data-type='bool shouldWidenLoad(const llvm::GCNSubtarget &amp; ST, unsigned int SizeInBits, unsigned int AlignInBits, unsigned int AddrSpace, unsigned int Opcode)' data-ref="_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetEjjjj" data-ref-filename="_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetEjjjj">shouldWidenLoad</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col9 decl" id="99ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="99ST" data-ref-filename="99ST">ST</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="100SizeInBits" title='SizeInBits' data-type='unsigned int' data-ref="100SizeInBits" data-ref-filename="100SizeInBits">SizeInBits</dfn>,</td></tr>
<tr><th id="369">369</th><td>                            <em>unsigned</em> <dfn class="local col1 decl" id="101AlignInBits" title='AlignInBits' data-type='unsigned int' data-ref="101AlignInBits" data-ref-filename="101AlignInBits">AlignInBits</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="102AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="102AddrSpace" data-ref-filename="102AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="370">370</th><td>                            <em>unsigned</em> <dfn class="local col3 decl" id="103Opcode" title='Opcode' data-type='unsigned int' data-ref="103Opcode" data-ref-filename="103Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="371">371</th><td>  <i>// We don't want to widen cases that are naturally legal.</i></td></tr>
<tr><th id="372">372</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej" data-ref-filename="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col0 ref" href="#100SizeInBits" title='SizeInBits' data-ref="100SizeInBits" data-ref-filename="100SizeInBits">SizeInBits</a>))</td></tr>
<tr><th id="373">373</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <i>// If we have 96-bit memory operations, we shouldn't touch them. Note we may</i></td></tr>
<tr><th id="376">376</th><td><i>  // end up widening these for a scalar load during RegBankSelect, since there</i></td></tr>
<tr><th id="377">377</th><td><i>  // aren't 96-bit scalar loads.</i></td></tr>
<tr><th id="378">378</th><td>  <b>if</b> (<a class="local col0 ref" href="#100SizeInBits" title='SizeInBits' data-ref="100SizeInBits" data-ref-filename="100SizeInBits">SizeInBits</a> == <var>96</var> &amp;&amp; <a class="local col9 ref" href="#99ST" title='ST' data-ref="99ST" data-ref-filename="99ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv" title='llvm::GCNSubtarget::hasDwordx3LoadStores' data-ref="_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv" data-ref-filename="_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv">hasDwordx3LoadStores</a>())</td></tr>
<tr><th id="379">379</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <b>if</b> (<a class="local col0 ref" href="#100SizeInBits" title='SizeInBits' data-ref="100SizeInBits" data-ref-filename="100SizeInBits">SizeInBits</a> &gt;= <a class="tu ref fn" href="#_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb" title='maxSizeForAddrSpace' data-use='c' data-ref="_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb" data-ref-filename="_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb">maxSizeForAddrSpace</a>(<a class="local col9 ref" href="#99ST" title='ST' data-ref="99ST" data-ref-filename="99ST">ST</a>, <a class="local col2 ref" href="#102AddrSpace" title='AddrSpace' data-ref="102AddrSpace" data-ref-filename="102AddrSpace">AddrSpace</a>, <a class="local col3 ref" href="#103Opcode" title='Opcode' data-ref="103Opcode" data-ref-filename="103Opcode">Opcode</a>))</td></tr>
<tr><th id="382">382</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <i>// A load is known dereferenceable up to the alignment, so it's legal to widen</i></td></tr>
<tr><th id="385">385</th><td><i>  // to it.</i></td></tr>
<tr><th id="386">386</th><td><i>  //</i></td></tr>
<tr><th id="387">387</th><td><i>  // TODO: Could check dereferenceable for less aligned cases.</i></td></tr>
<tr><th id="388">388</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="104RoundedSize" title='RoundedSize' data-type='unsigned int' data-ref="104RoundedSize" data-ref-filename="104RoundedSize">RoundedSize</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12NextPowerOf2Em" title='llvm::NextPowerOf2' data-ref="_ZN4llvm12NextPowerOf2Em" data-ref-filename="_ZN4llvm12NextPowerOf2Em">NextPowerOf2</a>(<a class="local col0 ref" href="#100SizeInBits" title='SizeInBits' data-ref="100SizeInBits" data-ref-filename="100SizeInBits">SizeInBits</a>);</td></tr>
<tr><th id="389">389</th><td>  <b>if</b> (<a class="local col1 ref" href="#101AlignInBits" title='AlignInBits' data-ref="101AlignInBits" data-ref-filename="101AlignInBits">AlignInBits</a> &lt; <a class="local col4 ref" href="#104RoundedSize" title='RoundedSize' data-ref="104RoundedSize" data-ref-filename="104RoundedSize">RoundedSize</a>)</td></tr>
<tr><th id="390">390</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <i>// Do not widen if it would introduce a slow unaligned load.</i></td></tr>
<tr><th id="393">393</th><td>  <em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a> *<dfn class="local col5 decl" id="105TLI" title='TLI' data-type='const llvm::SITargetLowering *' data-ref="105TLI" data-ref-filename="105TLI">TLI</dfn> = <a class="local col9 ref" href="#99ST" title='ST' data-ref="99ST" data-ref-filename="99ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17getTargetLoweringEv" title='llvm::GCNSubtarget::getTargetLowering' data-ref="_ZNK4llvm12GCNSubtarget17getTargetLoweringEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="394">394</th><td>  <em>bool</em> <dfn class="local col6 decl" id="106Fast" title='Fast' data-type='bool' data-ref="106Fast" data-ref-filename="106Fast">Fast</dfn> = <b>false</b>;</td></tr>
<tr><th id="395">395</th><td>  <b>return</b> <a class="local col5 ref" href="#105TLI" title='TLI' data-ref="105TLI" data-ref-filename="105TLI">TLI</a>-&gt;<a class="ref fn" href="SIISelLowering.h.html#_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb" title='llvm::SITargetLowering::allowsMisalignedMemoryAccessesImpl' data-ref="_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb" data-ref-filename="_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb">allowsMisalignedMemoryAccessesImpl</a>(</td></tr>
<tr><th id="396">396</th><td>             <a class="local col4 ref" href="#104RoundedSize" title='RoundedSize' data-ref="104RoundedSize" data-ref-filename="104RoundedSize">RoundedSize</a>, <a class="local col2 ref" href="#102AddrSpace" title='AddrSpace' data-ref="102AddrSpace" data-ref-filename="102AddrSpace">AddrSpace</a>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><a class="local col1 ref" href="#101AlignInBits" title='AlignInBits' data-ref="101AlignInBits" data-ref-filename="101AlignInBits">AlignInBits</a> / <var>8</var>),</td></tr>
<tr><th id="397">397</th><td>             <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a>, &amp;<a class="local col6 ref" href="#106Fast" title='Fast' data-ref="106Fast" data-ref-filename="106Fast">Fast</a>) &amp;&amp;</td></tr>
<tr><th id="398">398</th><td>         <a class="local col6 ref" href="#106Fast" title='Fast' data-ref="106Fast" data-ref-filename="106Fast">Fast</a>;</td></tr>
<tr><th id="399">399</th><td>}</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj" title='shouldWidenLoad' data-type='bool shouldWidenLoad(const llvm::GCNSubtarget &amp; ST, const llvm::LegalityQuery &amp; Query, unsigned int Opcode)' data-ref="_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj" data-ref-filename="_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj">shouldWidenLoad</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col7 decl" id="107ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="107ST" data-ref-filename="107ST">ST</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col8 decl" id="108Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="108Query" data-ref-filename="108Query">Query</dfn>,</td></tr>
<tr><th id="402">402</th><td>                            <em>unsigned</em> <dfn class="local col9 decl" id="109Opcode" title='Opcode' data-type='unsigned int' data-ref="109Opcode" data-ref-filename="109Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="403">403</th><td>  <b>if</b> (<a class="local col8 ref" href="#108Query" title='Query' data-ref="108Query" data-ref-filename="108Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::Ordering" title='llvm::LegalityQuery::MemDesc::Ordering' data-ref="llvm::LegalityQuery::MemDesc::Ordering" data-ref-filename="llvm..LegalityQuery..MemDesc..Ordering">Ordering</a> != <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering" data-ref-filename="llvm..AtomicOrdering">AtomicOrdering</a>::<a class="enum" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering::NotAtomic" title='llvm::AtomicOrdering::NotAtomic' data-ref="llvm::AtomicOrdering::NotAtomic" data-ref-filename="llvm..AtomicOrdering..NotAtomic">NotAtomic</a>)</td></tr>
<tr><th id="404">404</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetEjjjj" title='shouldWidenLoad' data-use='c' data-ref="_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetEjjjj" data-ref-filename="_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetEjjjj">shouldWidenLoad</a>(<a class="local col7 ref" href="#107ST" title='ST' data-ref="107ST" data-ref-filename="107ST">ST</a>, <a class="local col8 ref" href="#108Query" title='Query' data-ref="108Query" data-ref-filename="108Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::SizeInBits" title='llvm::LegalityQuery::MemDesc::SizeInBits' data-ref="llvm::LegalityQuery::MemDesc::SizeInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..SizeInBits">SizeInBits</a>,</td></tr>
<tr><th id="407">407</th><td>                         <a class="local col8 ref" href="#108Query" title='Query' data-ref="108Query" data-ref-filename="108Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::AlignInBits" title='llvm::LegalityQuery::MemDesc::AlignInBits' data-ref="llvm::LegalityQuery::MemDesc::AlignInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..AlignInBits">AlignInBits</a>,</td></tr>
<tr><th id="408">408</th><td>                         <a class="local col8 ref" href="#108Query" title='Query' data-ref="108Query" data-ref-filename="108Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv" data-ref-filename="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>(), <a class="local col9 ref" href="#109Opcode" title='Opcode' data-ref="109Opcode" data-ref-filename="109Opcode">Opcode</a>);</td></tr>
<tr><th id="409">409</th><td>}</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE" title='llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo' data-ref="_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE" data-ref-filename="_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE">AMDGPULegalizerInfo</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col0 decl" id="110ST_" title='ST_' data-type='const llvm::GCNSubtarget &amp;' data-ref="110ST_" data-ref-filename="110ST_">ST_</dfn>,</td></tr>
<tr><th id="412">412</th><td>                                         <em>const</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine" data-ref-filename="llvm..GCNTargetMachine">GCNTargetMachine</a> &amp;<dfn class="local col1 decl" id="111TM" title='TM' data-type='const llvm::GCNTargetMachine &amp;' data-ref="111TM" data-ref-filename="111TM">TM</dfn>)</td></tr>
<tr><th id="413">413</th><td>  :  <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>(<a class="local col0 ref" href="#110ST_" title='ST_' data-ref="110ST_" data-ref-filename="110ST_">ST_</a>) {</td></tr>
<tr><th id="414">414</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">TargetOpcode</span>;</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>  <em>auto</em> <dfn class="local col2 decl" id="112GetAddrSpacePtr" title='GetAddrSpacePtr' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp:416:26)' data-ref="112GetAddrSpacePtr" data-ref-filename="112GetAddrSpacePtr">GetAddrSpacePtr</dfn> = [&amp;<a class="local col1 ref" href="#111TM" title='TM' data-ref="111TM" data-ref-filename="111TM">TM</a>](<em>unsigned</em> <dfn class="local col3 decl" id="113AS" title='AS' data-type='unsigned int' data-ref="113AS" data-ref-filename="113AS">AS</dfn>) {</td></tr>
<tr><th id="417">417</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<a class="local col3 ref" href="#113AS" title='AS' data-ref="113AS" data-ref-filename="113AS">AS</a>, <a class="local col1 ref" href="#111TM" title='TM' data-ref="111TM" data-ref-filename="111TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine20getPointerSizeInBitsEj" title='llvm::TargetMachine::getPointerSizeInBits' data-ref="_ZNK4llvm13TargetMachine20getPointerSizeInBitsEj" data-ref-filename="_ZNK4llvm13TargetMachine20getPointerSizeInBitsEj">getPointerSizeInBits</a>(<a class="local col3 ref" href="#113AS" title='AS' data-ref="113AS" data-ref-filename="113AS">AS</a>));</td></tr>
<tr><th id="418">418</th><td>  };</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="114S1" title='S1' data-type='const llvm::LLT' data-ref="114S1" data-ref-filename="114S1">S1</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>);</td></tr>
<tr><th id="421">421</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="115S8" title='S8' data-type='const llvm::LLT' data-ref="115S8" data-ref-filename="115S8">S8</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>8</var>);</td></tr>
<tr><th id="422">422</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="116S16" title='S16' data-type='const llvm::LLT' data-ref="116S16" data-ref-filename="116S16">S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>);</td></tr>
<tr><th id="423">423</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="117S32" title='S32' data-type='const llvm::LLT' data-ref="117S32" data-ref-filename="117S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="424">424</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="118S64" title='S64' data-type='const llvm::LLT' data-ref="118S64" data-ref-filename="118S64">S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="425">425</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="119S128" title='S128' data-type='const llvm::LLT' data-ref="119S128" data-ref-filename="119S128">S128</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>128</var>);</td></tr>
<tr><th id="426">426</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="120S256" title='S256' data-type='const llvm::LLT' data-ref="120S256" data-ref-filename="120S256">S256</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>256</var>);</td></tr>
<tr><th id="427">427</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="121S512" title='S512' data-type='const llvm::LLT' data-ref="121S512" data-ref-filename="121S512">S512</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>512</var>);</td></tr>
<tr><th id="428">428</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="122MaxScalar" title='MaxScalar' data-type='const llvm::LLT' data-ref="122MaxScalar" data-ref-filename="122MaxScalar">MaxScalar</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="tu ref" href="#MaxRegisterSize" title='MaxRegisterSize' data-use='r' data-ref="MaxRegisterSize" data-ref-filename="MaxRegisterSize">MaxRegisterSize</a>);</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="123V2S8" title='V2S8' data-type='const llvm::LLT' data-ref="123V2S8" data-ref-filename="123V2S8">V2S8</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>8</var>);</td></tr>
<tr><th id="431">431</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="124V2S16" title='V2S16' data-type='const llvm::LLT' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>16</var>);</td></tr>
<tr><th id="432">432</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="125V4S16" title='V4S16' data-type='const llvm::LLT' data-ref="125V4S16" data-ref-filename="125V4S16">V4S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>4</var>, <var>16</var>);</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="126V2S32" title='V2S32' data-type='const llvm::LLT' data-ref="126V2S32" data-ref-filename="126V2S32">V2S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>32</var>);</td></tr>
<tr><th id="435">435</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="127V3S32" title='V3S32' data-type='const llvm::LLT' data-ref="127V3S32" data-ref-filename="127V3S32">V3S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>3</var>, <var>32</var>);</td></tr>
<tr><th id="436">436</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="128V4S32" title='V4S32' data-type='const llvm::LLT' data-ref="128V4S32" data-ref-filename="128V4S32">V4S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>4</var>, <var>32</var>);</td></tr>
<tr><th id="437">437</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="129V5S32" title='V5S32' data-type='const llvm::LLT' data-ref="129V5S32" data-ref-filename="129V5S32">V5S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>5</var>, <var>32</var>);</td></tr>
<tr><th id="438">438</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="130V6S32" title='V6S32' data-type='const llvm::LLT' data-ref="130V6S32" data-ref-filename="130V6S32">V6S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>6</var>, <var>32</var>);</td></tr>
<tr><th id="439">439</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="131V7S32" title='V7S32' data-type='const llvm::LLT' data-ref="131V7S32" data-ref-filename="131V7S32">V7S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>7</var>, <var>32</var>);</td></tr>
<tr><th id="440">440</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="132V8S32" title='V8S32' data-type='const llvm::LLT' data-ref="132V8S32" data-ref-filename="132V8S32">V8S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>8</var>, <var>32</var>);</td></tr>
<tr><th id="441">441</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="133V9S32" title='V9S32' data-type='const llvm::LLT' data-ref="133V9S32" data-ref-filename="133V9S32">V9S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>9</var>, <var>32</var>);</td></tr>
<tr><th id="442">442</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="134V10S32" title='V10S32' data-type='const llvm::LLT' data-ref="134V10S32" data-ref-filename="134V10S32">V10S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>10</var>, <var>32</var>);</td></tr>
<tr><th id="443">443</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="135V11S32" title='V11S32' data-type='const llvm::LLT' data-ref="135V11S32" data-ref-filename="135V11S32">V11S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>11</var>, <var>32</var>);</td></tr>
<tr><th id="444">444</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="136V12S32" title='V12S32' data-type='const llvm::LLT' data-ref="136V12S32" data-ref-filename="136V12S32">V12S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>12</var>, <var>32</var>);</td></tr>
<tr><th id="445">445</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="137V13S32" title='V13S32' data-type='const llvm::LLT' data-ref="137V13S32" data-ref-filename="137V13S32">V13S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>13</var>, <var>32</var>);</td></tr>
<tr><th id="446">446</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="138V14S32" title='V14S32' data-type='const llvm::LLT' data-ref="138V14S32" data-ref-filename="138V14S32">V14S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>14</var>, <var>32</var>);</td></tr>
<tr><th id="447">447</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="139V15S32" title='V15S32' data-type='const llvm::LLT' data-ref="139V15S32" data-ref-filename="139V15S32">V15S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>15</var>, <var>32</var>);</td></tr>
<tr><th id="448">448</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="140V16S32" title='V16S32' data-type='const llvm::LLT' data-ref="140V16S32" data-ref-filename="140V16S32">V16S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>16</var>, <var>32</var>);</td></tr>
<tr><th id="449">449</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="141V32S32" title='V32S32' data-type='const llvm::LLT' data-ref="141V32S32" data-ref-filename="141V32S32">V32S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>32</var>, <var>32</var>);</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="142V2S64" title='V2S64' data-type='const llvm::LLT' data-ref="142V2S64" data-ref-filename="142V2S64">V2S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>64</var>);</td></tr>
<tr><th id="452">452</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="143V3S64" title='V3S64' data-type='const llvm::LLT' data-ref="143V3S64" data-ref-filename="143V3S64">V3S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>3</var>, <var>64</var>);</td></tr>
<tr><th id="453">453</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="144V4S64" title='V4S64' data-type='const llvm::LLT' data-ref="144V4S64" data-ref-filename="144V4S64">V4S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>4</var>, <var>64</var>);</td></tr>
<tr><th id="454">454</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="145V5S64" title='V5S64' data-type='const llvm::LLT' data-ref="145V5S64" data-ref-filename="145V5S64">V5S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>5</var>, <var>64</var>);</td></tr>
<tr><th id="455">455</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="146V6S64" title='V6S64' data-type='const llvm::LLT' data-ref="146V6S64" data-ref-filename="146V6S64">V6S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>6</var>, <var>64</var>);</td></tr>
<tr><th id="456">456</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="147V7S64" title='V7S64' data-type='const llvm::LLT' data-ref="147V7S64" data-ref-filename="147V7S64">V7S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>7</var>, <var>64</var>);</td></tr>
<tr><th id="457">457</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="148V8S64" title='V8S64' data-type='const llvm::LLT' data-ref="148V8S64" data-ref-filename="148V8S64">V8S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>8</var>, <var>64</var>);</td></tr>
<tr><th id="458">458</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="149V16S64" title='V16S64' data-type='const llvm::LLT' data-ref="149V16S64" data-ref-filename="149V16S64">V16S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>16</var>, <var>64</var>);</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <span class="namespace">std::</span><span class='type' title='std::initializer_list' data-ref="std::initializer_list" data-ref-filename="std..initializer_list">initializer_list</span>&lt;<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>&gt; <dfn class="local col0 decl" id="150AllS32Vectors" title='AllS32Vectors' data-type='std::initializer_list&lt;LLT&gt;' data-ref="150AllS32Vectors" data-ref-filename="150AllS32Vectors">AllS32Vectors</dfn> =</td></tr>
<tr><th id="461">461</th><td>    {<a class="local col6 ref" href="#126V2S32" title='V2S32' data-ref="126V2S32" data-ref-filename="126V2S32">V2S32</a>, <a class="local col7 ref" href="#127V3S32" title='V3S32' data-ref="127V3S32" data-ref-filename="127V3S32">V3S32</a>, <a class="local col8 ref" href="#128V4S32" title='V4S32' data-ref="128V4S32" data-ref-filename="128V4S32">V4S32</a>, <a class="local col9 ref" href="#129V5S32" title='V5S32' data-ref="129V5S32" data-ref-filename="129V5S32">V5S32</a>, <a class="local col0 ref" href="#130V6S32" title='V6S32' data-ref="130V6S32" data-ref-filename="130V6S32">V6S32</a>, <a class="local col1 ref" href="#131V7S32" title='V7S32' data-ref="131V7S32" data-ref-filename="131V7S32">V7S32</a>, <a class="local col2 ref" href="#132V8S32" title='V8S32' data-ref="132V8S32" data-ref-filename="132V8S32">V8S32</a>,</td></tr>
<tr><th id="462">462</th><td>     <a class="local col3 ref" href="#133V9S32" title='V9S32' data-ref="133V9S32" data-ref-filename="133V9S32">V9S32</a>, <a class="local col4 ref" href="#134V10S32" title='V10S32' data-ref="134V10S32" data-ref-filename="134V10S32">V10S32</a>, <a class="local col5 ref" href="#135V11S32" title='V11S32' data-ref="135V11S32" data-ref-filename="135V11S32">V11S32</a>, <a class="local col6 ref" href="#136V12S32" title='V12S32' data-ref="136V12S32" data-ref-filename="136V12S32">V12S32</a>, <a class="local col7 ref" href="#137V13S32" title='V13S32' data-ref="137V13S32" data-ref-filename="137V13S32">V13S32</a>, <a class="local col8 ref" href="#138V14S32" title='V14S32' data-ref="138V14S32" data-ref-filename="138V14S32">V14S32</a>, <a class="local col9 ref" href="#139V15S32" title='V15S32' data-ref="139V15S32" data-ref-filename="139V15S32">V15S32</a>, <a class="local col0 ref" href="#140V16S32" title='V16S32' data-ref="140V16S32" data-ref-filename="140V16S32">V16S32</a>, <a class="local col1 ref" href="#141V32S32" title='V32S32' data-ref="141V32S32" data-ref-filename="141V32S32">V32S32</a>};</td></tr>
<tr><th id="463">463</th><td>  <span class="namespace">std::</span><span class='type' title='std::initializer_list' data-ref="std::initializer_list" data-ref-filename="std..initializer_list">initializer_list</span>&lt;<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>&gt; <dfn class="local col1 decl" id="151AllS64Vectors" title='AllS64Vectors' data-type='std::initializer_list&lt;LLT&gt;' data-ref="151AllS64Vectors" data-ref-filename="151AllS64Vectors">AllS64Vectors</dfn> =</td></tr>
<tr><th id="464">464</th><td>    {<a class="local col2 ref" href="#142V2S64" title='V2S64' data-ref="142V2S64" data-ref-filename="142V2S64">V2S64</a>, <a class="local col3 ref" href="#143V3S64" title='V3S64' data-ref="143V3S64" data-ref-filename="143V3S64">V3S64</a>, <a class="local col4 ref" href="#144V4S64" title='V4S64' data-ref="144V4S64" data-ref-filename="144V4S64">V4S64</a>, <a class="local col5 ref" href="#145V5S64" title='V5S64' data-ref="145V5S64" data-ref-filename="145V5S64">V5S64</a>, <a class="local col6 ref" href="#146V6S64" title='V6S64' data-ref="146V6S64" data-ref-filename="146V6S64">V6S64</a>, <a class="local col7 ref" href="#147V7S64" title='V7S64' data-ref="147V7S64" data-ref-filename="147V7S64">V7S64</a>, <a class="local col8 ref" href="#148V8S64" title='V8S64' data-ref="148V8S64" data-ref-filename="148V8S64">V8S64</a>, <a class="local col9 ref" href="#149V16S64" title='V16S64' data-ref="149V16S64" data-ref-filename="149V16S64">V16S64</a>};</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="152GlobalPtr" title='GlobalPtr' data-type='const llvm::LLT' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</dfn> = <a class="local col2 ref" href="#112GetAddrSpacePtr" title='GetAddrSpacePtr' data-ref="112GetAddrSpacePtr" data-ref-filename="112GetAddrSpacePtr">GetAddrSpacePtr</a><a class="tu ref fn" href="#_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj" title='llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo(const llvm::GCNSubtarget &amp;, const llvm::GCNTargetMachine &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj" data-ref-filename="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj">(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::GLOBAL_ADDRESS" title='llvm::AMDGPUAS::GLOBAL_ADDRESS' data-ref="llvm::AMDGPUAS::GLOBAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..GLOBAL_ADDRESS">GLOBAL_ADDRESS</a>)</a>;</td></tr>
<tr><th id="467">467</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="153ConstantPtr" title='ConstantPtr' data-type='const llvm::LLT' data-ref="153ConstantPtr" data-ref-filename="153ConstantPtr">ConstantPtr</dfn> = <a class="local col2 ref" href="#112GetAddrSpacePtr" title='GetAddrSpacePtr' data-ref="112GetAddrSpacePtr" data-ref-filename="112GetAddrSpacePtr">GetAddrSpacePtr</a><a class="tu ref fn" href="#_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj" title='llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo(const llvm::GCNSubtarget &amp;, const llvm::GCNTargetMachine &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj" data-ref-filename="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj">(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>)</a>;</td></tr>
<tr><th id="468">468</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="154Constant32Ptr" title='Constant32Ptr' data-type='const llvm::LLT' data-ref="154Constant32Ptr" data-ref-filename="154Constant32Ptr">Constant32Ptr</dfn> = <a class="local col2 ref" href="#112GetAddrSpacePtr" title='GetAddrSpacePtr' data-ref="112GetAddrSpacePtr" data-ref-filename="112GetAddrSpacePtr">GetAddrSpacePtr</a><a class="tu ref fn" href="#_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj" title='llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo(const llvm::GCNSubtarget &amp;, const llvm::GCNTargetMachine &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj" data-ref-filename="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj">(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>)</a>;</td></tr>
<tr><th id="469">469</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="155LocalPtr" title='LocalPtr' data-type='const llvm::LLT' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</dfn> = <a class="local col2 ref" href="#112GetAddrSpacePtr" title='GetAddrSpacePtr' data-ref="112GetAddrSpacePtr" data-ref-filename="112GetAddrSpacePtr">GetAddrSpacePtr</a><a class="tu ref fn" href="#_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj" title='llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo(const llvm::GCNSubtarget &amp;, const llvm::GCNTargetMachine &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj" data-ref-filename="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj">(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::LOCAL_ADDRESS" title='llvm::AMDGPUAS::LOCAL_ADDRESS' data-ref="llvm::AMDGPUAS::LOCAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..LOCAL_ADDRESS">LOCAL_ADDRESS</a>)</a>;</td></tr>
<tr><th id="470">470</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="156RegionPtr" title='RegionPtr' data-type='const llvm::LLT' data-ref="156RegionPtr" data-ref-filename="156RegionPtr">RegionPtr</dfn> = <a class="local col2 ref" href="#112GetAddrSpacePtr" title='GetAddrSpacePtr' data-ref="112GetAddrSpacePtr" data-ref-filename="112GetAddrSpacePtr">GetAddrSpacePtr</a><a class="tu ref fn" href="#_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj" title='llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo(const llvm::GCNSubtarget &amp;, const llvm::GCNTargetMachine &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj" data-ref-filename="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj">(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::REGION_ADDRESS" title='llvm::AMDGPUAS::REGION_ADDRESS' data-ref="llvm::AMDGPUAS::REGION_ADDRESS" data-ref-filename="llvm..AMDGPUAS..REGION_ADDRESS">REGION_ADDRESS</a>)</a>;</td></tr>
<tr><th id="471">471</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="157FlatPtr" title='FlatPtr' data-type='const llvm::LLT' data-ref="157FlatPtr" data-ref-filename="157FlatPtr">FlatPtr</dfn> = <a class="local col2 ref" href="#112GetAddrSpacePtr" title='GetAddrSpacePtr' data-ref="112GetAddrSpacePtr" data-ref-filename="112GetAddrSpacePtr">GetAddrSpacePtr</a><a class="tu ref fn" href="#_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj" title='llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo(const llvm::GCNSubtarget &amp;, const llvm::GCNTargetMachine &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj" data-ref-filename="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj">(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::FLAT_ADDRESS" title='llvm::AMDGPUAS::FLAT_ADDRESS' data-ref="llvm::AMDGPUAS::FLAT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..FLAT_ADDRESS">FLAT_ADDRESS</a>)</a>;</td></tr>
<tr><th id="472">472</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="158PrivatePtr" title='PrivatePtr' data-type='const llvm::LLT' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</dfn> = <a class="local col2 ref" href="#112GetAddrSpacePtr" title='GetAddrSpacePtr' data-ref="112GetAddrSpacePtr" data-ref-filename="112GetAddrSpacePtr">GetAddrSpacePtr</a><a class="tu ref fn" href="#_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj" title='llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo(const llvm::GCNSubtarget &amp;, const llvm::GCNTargetMachine &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj" data-ref-filename="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_0clEj">(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>)</a>;</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="159CodePtr" title='CodePtr' data-type='const llvm::LLT' data-ref="159CodePtr" data-ref-filename="159CodePtr">CodePtr</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#157FlatPtr" title='FlatPtr' data-ref="157FlatPtr" data-ref-filename="157FlatPtr">FlatPtr</a>;</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>  <em>const</em> <span class="namespace">std::</span><span class='type' title='std::initializer_list' data-ref="std::initializer_list" data-ref-filename="std..initializer_list">initializer_list</span>&lt;<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>&gt; <dfn class="local col0 decl" id="160AddrSpaces64" title='AddrSpaces64' data-type='const std::initializer_list&lt;LLT&gt;' data-ref="160AddrSpaces64" data-ref-filename="160AddrSpaces64">AddrSpaces64</dfn> = {</td></tr>
<tr><th id="477">477</th><td>    <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>, <a class="local col3 ref" href="#153ConstantPtr" title='ConstantPtr' data-ref="153ConstantPtr" data-ref-filename="153ConstantPtr">ConstantPtr</a>, <a class="local col7 ref" href="#157FlatPtr" title='FlatPtr' data-ref="157FlatPtr" data-ref-filename="157FlatPtr">FlatPtr</a></td></tr>
<tr><th id="478">478</th><td>  };</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <em>const</em> <span class="namespace">std::</span><span class='type' title='std::initializer_list' data-ref="std::initializer_list" data-ref-filename="std..initializer_list">initializer_list</span>&lt;<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>&gt; <dfn class="local col1 decl" id="161AddrSpaces32" title='AddrSpaces32' data-type='const std::initializer_list&lt;LLT&gt;' data-ref="161AddrSpaces32" data-ref-filename="161AddrSpaces32">AddrSpaces32</dfn> = {</td></tr>
<tr><th id="481">481</th><td>    <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>, <a class="local col8 ref" href="#158PrivatePtr" title='PrivatePtr' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</a>, <a class="local col4 ref" href="#154Constant32Ptr" title='Constant32Ptr' data-ref="154Constant32Ptr" data-ref-filename="154Constant32Ptr">Constant32Ptr</a>, <a class="local col6 ref" href="#156RegionPtr" title='RegionPtr' data-ref="156RegionPtr" data-ref-filename="156RegionPtr">RegionPtr</a></td></tr>
<tr><th id="482">482</th><td>  };</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>  <em>const</em> <span class="namespace">std::</span><span class='type' title='std::initializer_list' data-ref="std::initializer_list" data-ref-filename="std..initializer_list">initializer_list</span>&lt;<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>&gt; <dfn class="local col2 decl" id="162FPTypesBase" title='FPTypesBase' data-type='const std::initializer_list&lt;LLT&gt;' data-ref="162FPTypesBase" data-ref-filename="162FPTypesBase">FPTypesBase</dfn> = {</td></tr>
<tr><th id="485">485</th><td>    <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a></td></tr>
<tr><th id="486">486</th><td>  };</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>  <em>const</em> <span class="namespace">std::</span><span class='type' title='std::initializer_list' data-ref="std::initializer_list" data-ref-filename="std..initializer_list">initializer_list</span>&lt;<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>&gt; <dfn class="local col3 decl" id="163FPTypes16" title='FPTypes16' data-type='const std::initializer_list&lt;LLT&gt;' data-ref="163FPTypes16" data-ref-filename="163FPTypes16">FPTypes16</dfn> = {</td></tr>
<tr><th id="489">489</th><td>    <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a></td></tr>
<tr><th id="490">490</th><td>  };</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <em>const</em> <span class="namespace">std::</span><span class='type' title='std::initializer_list' data-ref="std::initializer_list" data-ref-filename="std..initializer_list">initializer_list</span>&lt;<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>&gt; <dfn class="local col4 decl" id="164FPTypesPK16" title='FPTypesPK16' data-type='const std::initializer_list&lt;LLT&gt;' data-ref="164FPTypesPK16" data-ref-filename="164FPTypesPK16">FPTypesPK16</dfn> = {</td></tr>
<tr><th id="493">493</th><td>    <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a></td></tr>
<tr><th id="494">494</th><td>  };</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="165MinScalarFPTy" title='MinScalarFPTy' data-type='const llvm::LLT' data-ref="165MinScalarFPTy" data-ref-filename="165MinScalarFPTy">MinScalarFPTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>() ? <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a> : <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>;</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo9setActionERKNS_11InstrAspectENS_15LegalizeActions14LegalizeActionE" title='llvm::LegalizerInfo::setAction' data-ref="_ZN4llvm13LegalizerInfo9setActionERKNS_11InstrAspectENS_15LegalizeActions14LegalizeActionE" data-ref-filename="_ZN4llvm13LegalizerInfo9setActionERKNS_11InstrAspectENS_15LegalizeActions14LegalizeActionE">setAction</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm11InstrAspectC1EjNS_3LLTE" title='llvm::InstrAspect::InstrAspect' data-ref="_ZN4llvm11InstrAspectC1EjNS_3LLTE" data-ref-filename="_ZN4llvm11InstrAspectC1EjNS_3LLTE">{</a><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_BRCOND' data-ref="llvm::TargetOpcode::G_BRCOND" data-ref-filename="llvm..TargetOpcode..G_BRCOND">G_BRCOND</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#114S1" title='S1' data-ref="114S1" data-ref-filename="114S1">S1</a>}, <a class="enum" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizeActions::Legal" title='llvm::LegalizeActions::Legal' data-ref="llvm::LegalizeActions::Legal" data-ref-filename="llvm..LegalizeActions..Legal">Legal</a>); <i>// VCC branches</i></td></tr>
<tr><th id="499">499</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo9setActionERKNS_11InstrAspectENS_15LegalizeActions14LegalizeActionE" title='llvm::LegalizerInfo::setAction' data-ref="_ZN4llvm13LegalizerInfo9setActionERKNS_11InstrAspectENS_15LegalizeActions14LegalizeActionE" data-ref-filename="_ZN4llvm13LegalizerInfo9setActionERKNS_11InstrAspectENS_15LegalizeActions14LegalizeActionE">setAction</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm11InstrAspectC1EjNS_3LLTE" title='llvm::InstrAspect::InstrAspect' data-ref="_ZN4llvm11InstrAspectC1EjNS_3LLTE" data-ref-filename="_ZN4llvm11InstrAspectC1EjNS_3LLTE">{</a><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#362" title='llvm::TargetOpcode::G_BRCOND' data-ref="llvm::TargetOpcode::G_BRCOND" data-ref-filename="llvm..TargetOpcode..G_BRCOND">G_BRCOND</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}, <a class="enum" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizeActions::Legal" title='llvm::LegalizeActions::Legal' data-ref="llvm::LegalizeActions::Legal" data-ref-filename="llvm..LegalizeActions..Legal">Legal</a>); <i>// SCC branches</i></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <i>// TODO: All multiples of 32, vectors of pointers, all v2s16 pairs, more</i></td></tr>
<tr><th id="502">502</th><td><i>  // elements for v3s16</i></td></tr>
<tr><th id="503">503</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI" data-ref-filename="llvm..TargetOpcode..G_PHI">G_PHI</a>)</td></tr>
<tr><th id="504">504</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col5 ref" href="#125V4S16" title='V4S16' data-ref="125V4S16" data-ref-filename="125V4S16">V4S16</a>, <a class="local col4 ref" href="#114S1" title='S1' data-ref="114S1" data-ref-filename="114S1">S1</a>, <a class="local col9 ref" href="#119S128" title='S128' data-ref="119S128" data-ref-filename="119S128">S128</a>, <a class="local col0 ref" href="#120S256" title='S256' data-ref="120S256" data-ref-filename="120S256">S256</a>})</td></tr>
<tr><th id="505">505</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>(<span class='ref fn fake' title='std::initializer_list&lt;llvm::LLT&gt;::initializer_list' data-ref="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_" data-ref-filename="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_"></span><a class="local col0 ref" href="#150AllS32Vectors" title='AllS32Vectors' data-ref="150AllS32Vectors" data-ref-filename="150AllS32Vectors">AllS32Vectors</a>)</td></tr>
<tr><th id="506">506</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>(<span class='ref fn fake' title='std::initializer_list&lt;llvm::LLT&gt;::initializer_list' data-ref="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_" data-ref-filename="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_"></span><a class="local col1 ref" href="#151AllS64Vectors" title='AllS64Vectors' data-ref="151AllS64Vectors" data-ref-filename="151AllS64Vectors">AllS64Vectors</a>)</td></tr>
<tr><th id="507">507</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>(<span class='ref fn fake' title='std::initializer_list&lt;llvm::LLT&gt;::initializer_list' data-ref="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_" data-ref-filename="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_"></span><a class="local col0 ref" href="#160AddrSpaces64" title='AddrSpaces64' data-ref="160AddrSpaces64" data-ref-filename="160AddrSpaces64">AddrSpaces64</a>)</td></tr>
<tr><th id="508">508</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>(<span class='ref fn fake' title='std::initializer_list&lt;llvm::LLT&gt;::initializer_list' data-ref="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_" data-ref-filename="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_"></span><a class="local col1 ref" href="#161AddrSpaces32" title='AddrSpaces32' data-ref="161AddrSpaces32" data-ref-filename="161AddrSpaces32">AddrSpaces32</a>)</td></tr>
<tr><th id="509">509</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates9isPointerEj" title='llvm::LegalityPredicates::isPointer' data-ref="_ZN4llvm18LegalityPredicates9isPointerEj" data-ref-filename="_ZN4llvm18LegalityPredicates9isPointerEj">isPointer</a>(<var>0</var>))</td></tr>
<tr><th id="510">510</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#120S256" title='S256' data-ref="120S256" data-ref-filename="120S256">S256</a>)</td></tr>
<tr><th id="511">511</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>, <var>32</var>)</td></tr>
<tr><th id="512">512</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <var>16</var>)</td></tr>
<tr><th id="513">513</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::moreElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">moreElementsIf</a>(<a class="tu ref fn" href="#_ZL16isSmallOddVectorj" title='isSmallOddVector' data-use='c' data-ref="_ZL16isSmallOddVectorj" data-ref-filename="_ZL16isSmallOddVectorj">isSmallOddVector</a>(<var>0</var>), <a class="tu ref fn" href="#_ZL14oneMoreElementj" title='oneMoreElement' data-use='c' data-ref="_ZL14oneMoreElementj" data-ref-filename="_ZL14oneMoreElementj">oneMoreElement</a>(<var>0</var>))</td></tr>
<tr><th id="514">514</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" title='llvm::AMDGPUSubtarget::hasVOP3PInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv">hasVOP3PInsts</a>() &amp;&amp; <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" title='llvm::GCNSubtarget::hasAddNoCarry' data-ref="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13hasAddNoCarryEv">hasAddNoCarry</a>() &amp;&amp; <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget11hasIntClampEv" title='llvm::GCNSubtarget::hasIntClamp' data-ref="_ZNK4llvm12GCNSubtarget11hasIntClampEv" data-ref-filename="_ZNK4llvm12GCNSubtarget11hasIntClampEv">hasIntClamp</a>()) {</td></tr>
<tr><th id="517">517</th><td>    <i>// Full set of gfx9 features.</i></td></tr>
<tr><th id="518">518</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD" data-ref-filename="llvm..TargetOpcode..G_ADD">G_ADD</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#221" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB" data-ref-filename="llvm..TargetOpcode..G_SUB">G_SUB</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#224" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL" data-ref-filename="llvm..TargetOpcode..G_MUL">G_MUL</a>})</td></tr>
<tr><th id="519">519</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>})</td></tr>
<tr><th id="520">520</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="521">521</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <var>2</var>)</td></tr>
<tr><th id="522">522</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="523">523</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>, <var>32</var>);</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#474" title='llvm::TargetOpcode::G_UADDSAT' data-ref="llvm::TargetOpcode::G_UADDSAT" data-ref-filename="llvm..TargetOpcode..G_UADDSAT">G_UADDSAT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#480" title='llvm::TargetOpcode::G_USUBSAT' data-ref="llvm::TargetOpcode::G_USUBSAT" data-ref-filename="llvm..TargetOpcode..G_USUBSAT">G_USUBSAT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#477" title='llvm::TargetOpcode::G_SADDSAT' data-ref="llvm::TargetOpcode::G_SADDSAT" data-ref-filename="llvm..TargetOpcode..G_SADDSAT">G_SADDSAT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#483" title='llvm::TargetOpcode::G_SSUBSAT' data-ref="llvm::TargetOpcode::G_SSUBSAT" data-ref-filename="llvm..TargetOpcode..G_SSUBSAT">G_SSUBSAT</a>})</td></tr>
<tr><th id="526">526</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>}) <i>// Clamp modifier</i></td></tr>
<tr><th id="527">527</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14minScalarOrEltEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalarOrElt' data-ref="_ZN4llvm15LegalizeRuleSet14minScalarOrEltEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14minScalarOrEltEjNS_3LLTE">minScalarOrElt</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>)</td></tr>
<tr><th id="528">528</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <var>2</var>)</td></tr>
<tr><th id="529">529</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="530">530</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>, <var>32</var>)</td></tr>
<tr><th id="531">531</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="532">532</th><td>  } <b>else</b> <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>()) {</td></tr>
<tr><th id="533">533</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD" data-ref-filename="llvm..TargetOpcode..G_ADD">G_ADD</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#221" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB" data-ref-filename="llvm..TargetOpcode..G_SUB">G_SUB</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#224" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL" data-ref-filename="llvm..TargetOpcode..G_MUL">G_MUL</a>})</td></tr>
<tr><th id="534">534</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>})</td></tr>
<tr><th id="535">535</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="536">536</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="537">537</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>, <var>32</var>); <i>// FIXME: min should be 16</i></td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>    <i>// Technically the saturating operations require clamp bit support, but this</i></td></tr>
<tr><th id="540">540</th><td><i>    // was introduced at the same time as 16-bit operations.</i></td></tr>
<tr><th id="541">541</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#474" title='llvm::TargetOpcode::G_UADDSAT' data-ref="llvm::TargetOpcode::G_UADDSAT" data-ref-filename="llvm..TargetOpcode..G_UADDSAT">G_UADDSAT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#480" title='llvm::TargetOpcode::G_USUBSAT' data-ref="llvm::TargetOpcode::G_USUBSAT" data-ref-filename="llvm..TargetOpcode..G_USUBSAT">G_USUBSAT</a>})</td></tr>
<tr><th id="542">542</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>}) <i>// Clamp modifier</i></td></tr>
<tr><th id="543">543</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>)</td></tr>
<tr><th id="544">544</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="545">545</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>, <var>16</var>)</td></tr>
<tr><th id="546">546</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>    <i>// We're just lowering this, but it helps get a better result to try to</i></td></tr>
<tr><th id="549">549</th><td><i>    // coerce to the desired type first.</i></td></tr>
<tr><th id="550">550</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#477" title='llvm::TargetOpcode::G_SADDSAT' data-ref="llvm::TargetOpcode::G_SADDSAT" data-ref-filename="llvm..TargetOpcode..G_SADDSAT">G_SADDSAT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#483" title='llvm::TargetOpcode::G_SSUBSAT' data-ref="llvm::TargetOpcode::G_SSUBSAT" data-ref-filename="llvm..TargetOpcode..G_SSUBSAT">G_SSUBSAT</a>})</td></tr>
<tr><th id="551">551</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>)</td></tr>
<tr><th id="552">552</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="553">553</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="554">554</th><td>  } <b>else</b> {</td></tr>
<tr><th id="555">555</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#217" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD" data-ref-filename="llvm..TargetOpcode..G_ADD">G_ADD</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#221" title='llvm::TargetOpcode::G_SUB' data-ref="llvm::TargetOpcode::G_SUB" data-ref-filename="llvm..TargetOpcode..G_SUB">G_SUB</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#224" title='llvm::TargetOpcode::G_MUL' data-ref="llvm::TargetOpcode::G_MUL" data-ref-filename="llvm..TargetOpcode..G_MUL">G_MUL</a>})</td></tr>
<tr><th id="556">556</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>})</td></tr>
<tr><th id="557">557</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="558">558</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td>    <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget11hasIntClampEv" title='llvm::GCNSubtarget::hasIntClamp' data-ref="_ZNK4llvm12GCNSubtarget11hasIntClampEv" data-ref-filename="_ZNK4llvm12GCNSubtarget11hasIntClampEv">hasIntClamp</a>()) {</td></tr>
<tr><th id="561">561</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#474" title='llvm::TargetOpcode::G_UADDSAT' data-ref="llvm::TargetOpcode::G_UADDSAT" data-ref-filename="llvm..TargetOpcode..G_UADDSAT">G_UADDSAT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#480" title='llvm::TargetOpcode::G_USUBSAT' data-ref="llvm::TargetOpcode::G_USUBSAT" data-ref-filename="llvm..TargetOpcode..G_USUBSAT">G_USUBSAT</a>})</td></tr>
<tr><th id="562">562</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}) <i>// Clamp modifier.</i></td></tr>
<tr><th id="563">563</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="564">564</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14minScalarOrEltEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalarOrElt' data-ref="_ZN4llvm15LegalizeRuleSet14minScalarOrEltEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14minScalarOrEltEjNS_3LLTE">minScalarOrElt</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="565">565</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="566">566</th><td>    } <b>else</b> {</td></tr>
<tr><th id="567">567</th><td>      <i>// Clamp bit support was added in VI, along with 16-bit operations.</i></td></tr>
<tr><th id="568">568</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#474" title='llvm::TargetOpcode::G_UADDSAT' data-ref="llvm::TargetOpcode::G_UADDSAT" data-ref-filename="llvm..TargetOpcode..G_UADDSAT">G_UADDSAT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#480" title='llvm::TargetOpcode::G_USUBSAT' data-ref="llvm::TargetOpcode::G_USUBSAT" data-ref-filename="llvm..TargetOpcode..G_USUBSAT">G_USUBSAT</a>})</td></tr>
<tr><th id="569">569</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="570">570</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="571">571</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="572">572</th><td>    }</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>    <i>// FIXME: DAG expansion gets better results. The widening uses the smaller</i></td></tr>
<tr><th id="575">575</th><td><i>    // range values and goes for the min/max lowering directly.</i></td></tr>
<tr><th id="576">576</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#477" title='llvm::TargetOpcode::G_SADDSAT' data-ref="llvm::TargetOpcode::G_SADDSAT" data-ref-filename="llvm..TargetOpcode..G_SADDSAT">G_SADDSAT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#483" title='llvm::TargetOpcode::G_SSUBSAT' data-ref="llvm::TargetOpcode::G_SSUBSAT" data-ref-filename="llvm..TargetOpcode..G_SSUBSAT">G_SSUBSAT</a>})</td></tr>
<tr><th id="577">577</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="578">578</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="579">579</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="580">580</th><td>  }</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#227" title='llvm::TargetOpcode::G_SDIV' data-ref="llvm::TargetOpcode::G_SDIV" data-ref-filename="llvm..TargetOpcode..G_SDIV">G_SDIV</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#230" title='llvm::TargetOpcode::G_UDIV' data-ref="llvm::TargetOpcode::G_UDIV" data-ref-filename="llvm..TargetOpcode..G_UDIV">G_UDIV</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#233" title='llvm::TargetOpcode::G_SREM' data-ref="llvm::TargetOpcode::G_SREM" data-ref-filename="llvm..TargetOpcode..G_SREM">G_SREM</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#236" title='llvm::TargetOpcode::G_UREM' data-ref="llvm::TargetOpcode::G_UREM" data-ref-filename="llvm..TargetOpcode..G_UREM">G_UREM</a>})</td></tr>
<tr><th id="583">583</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>})</td></tr>
<tr><th id="584">584</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="585">585</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>, <var>32</var>)</td></tr>
<tr><th id="586">586</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="166Mulh" title='Mulh' data-type='llvm::LegalizeRuleSet &amp;' data-ref="166Mulh" data-ref-filename="166Mulh">Mulh</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#467" title='llvm::TargetOpcode::G_UMULH' data-ref="llvm::TargetOpcode::G_UMULH" data-ref-filename="llvm..TargetOpcode..G_UMULH">G_UMULH</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#471" title='llvm::TargetOpcode::G_SMULH' data-ref="llvm::TargetOpcode::G_SMULH" data-ref-filename="llvm..TargetOpcode..G_SMULH">G_SMULH</a>})</td></tr>
<tr><th id="589">589</th><td>                   .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>})</td></tr>
<tr><th id="590">590</th><td>                   .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14maxScalarOrEltEjNS_3LLTE" title='llvm::LegalizeRuleSet::maxScalarOrElt' data-ref="_ZN4llvm15LegalizeRuleSet14maxScalarOrEltEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14maxScalarOrEltEjNS_3LLTE">maxScalarOrElt</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>);</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" title='llvm::AMDGPUSubtarget::hasVOP3PInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv">hasVOP3PInsts</a>()) {</td></tr>
<tr><th id="593">593</th><td>    <a class="local col6 ref" href="#166Mulh" title='Mulh' data-ref="166Mulh" data-ref-filename="166Mulh">Mulh</a></td></tr>
<tr><th id="594">594</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#115S8" title='S8' data-ref="115S8" data-ref-filename="115S8">S8</a>, <var>2</var>)</td></tr>
<tr><th id="595">595</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::lowerFor' data-ref="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE">lowerFor</a>({<a class="local col3 ref" href="#123V2S8" title='V2S8' data-ref="123V2S8" data-ref-filename="123V2S8">V2S8</a>});</td></tr>
<tr><th id="596">596</th><td>  }</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>  <a class="local col6 ref" href="#166Mulh" title='Mulh' data-ref="166Mulh" data-ref-filename="166Mulh">Mulh</a></td></tr>
<tr><th id="599">599</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="600">600</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>  <i>// Report legal for any types we can handle anywhere. For the cases only legal</i></td></tr>
<tr><th id="603">603</th><td><i>  // on the SALU, RegBankSelect will be able to re-legalize.</i></td></tr>
<tr><th id="604">604</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#239" title='llvm::TargetOpcode::G_AND' data-ref="llvm::TargetOpcode::G_AND" data-ref-filename="llvm..TargetOpcode..G_AND">G_AND</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#242" title='llvm::TargetOpcode::G_OR' data-ref="llvm::TargetOpcode::G_OR" data-ref-filename="llvm..TargetOpcode..G_OR">G_OR</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR" data-ref-filename="llvm..TargetOpcode..G_XOR">G_XOR</a>})</td></tr>
<tr><th id="605">605</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col4 ref" href="#114S1" title='S1' data-ref="114S1" data-ref-filename="114S1">S1</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col6 ref" href="#126V2S32" title='V2S32' data-ref="126V2S32" data-ref-filename="126V2S32">V2S32</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>, <a class="local col5 ref" href="#125V4S16" title='V4S16' data-ref="125V4S16" data-ref-filename="125V4S16">V4S16</a>})</td></tr>
<tr><th id="606">606</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="607">607</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::moreElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">moreElementsIf</a>(<a class="tu ref fn" href="#_ZL16isSmallOddVectorj" title='isSmallOddVector' data-use='c' data-ref="_ZL16isSmallOddVectorj" data-ref-filename="_ZL16isSmallOddVectorj">isSmallOddVector</a>(<var>0</var>), <a class="tu ref fn" href="#_ZL14oneMoreElementj" title='oneMoreElement' data-use='c' data-ref="_ZL14oneMoreElementj" data-ref-filename="_ZL14oneMoreElementj">oneMoreElement</a>(<var>0</var>))</td></tr>
<tr><th id="608">608</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::fewerElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">fewerElementsIf</a>(<a class="tu ref fn" href="#_ZL15vectorWiderThanjj" title='vectorWiderThan' data-use='c' data-ref="_ZL15vectorWiderThanjj" data-ref-filename="_ZL15vectorWiderThanjj">vectorWiderThan</a>(<var>0</var>, <var>64</var>), <a class="tu ref fn" href="#_ZL23fewerEltsToSize64Vectorj" title='fewerEltsToSize64Vector' data-use='c' data-ref="_ZL23fewerEltsToSize64Vectorj" data-ref-filename="_ZL23fewerEltsToSize64Vectorj">fewerEltsToSize64Vector</a>(<var>0</var>))</td></tr>
<tr><th id="609">609</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>)</td></tr>
<tr><th id="610">610</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#427" title='llvm::TargetOpcode::G_UADDO' data-ref="llvm::TargetOpcode::G_UADDO" data-ref-filename="llvm..TargetOpcode..G_UADDO">G_UADDO</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#435" title='llvm::TargetOpcode::G_USUBO' data-ref="llvm::TargetOpcode::G_USUBO" data-ref-filename="llvm..TargetOpcode..G_USUBO">G_USUBO</a>,</td></tr>
<tr><th id="613">613</th><td>                               <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#431" title='llvm::TargetOpcode::G_UADDE' data-ref="llvm::TargetOpcode::G_UADDE" data-ref-filename="llvm..TargetOpcode..G_UADDE">G_UADDE</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#447" title='llvm::TargetOpcode::G_SADDE' data-ref="llvm::TargetOpcode::G_SADDE" data-ref-filename="llvm..TargetOpcode..G_SADDE">G_SADDE</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#439" title='llvm::TargetOpcode::G_USUBE' data-ref="llvm::TargetOpcode::G_USUBE" data-ref-filename="llvm..TargetOpcode..G_USUBE">G_USUBE</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#455" title='llvm::TargetOpcode::G_SSUBE' data-ref="llvm::TargetOpcode::G_SSUBE" data-ref-filename="llvm..TargetOpcode..G_SSUBE">G_SSUBE</a>})</td></tr>
<tr><th id="614">614</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col4 ref" href="#114S1" title='S1' data-ref="114S1" data-ref-filename="114S1">S1</a>}, {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}})</td></tr>
<tr><th id="615">615</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="616">616</th><td>    <i>// TODO: .scalarize(0)</i></td></tr>
<tr><th id="617">617</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#293" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST" data-ref-filename="llvm..TargetOpcode..G_BITCAST">G_BITCAST</a>)</td></tr>
<tr><th id="620">620</th><td>    <i>// Don't worry about the size constraint.</i></td></tr>
<tr><th id="621">621</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates3allET_S1_" title='llvm::LegalityPredicates::all' data-ref="_ZN4llvm18LegalityPredicates3allET_S1_" data-ref-filename="_ZN4llvm18LegalityPredicates3allET_S1_">all</a>(<a class="tu ref fn" href="#_ZL14isRegisterTypej" title='isRegisterType' data-use='c' data-ref="_ZL14isRegisterTypej" data-ref-filename="_ZL14isRegisterTypej">isRegisterType</a>(<var>0</var>), <a class="tu ref fn" href="#_ZL14isRegisterTypej" title='isRegisterType' data-use='c' data-ref="_ZL14isRegisterTypej" data-ref-filename="_ZL14isRegisterTypej">isRegisterType</a>(<var>1</var>)))</td></tr>
<tr><th id="622">622</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#383" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT" data-ref-filename="llvm..TargetOpcode..G_CONSTANT">G_CONSTANT</a>)</td></tr>
<tr><th id="626">626</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col4 ref" href="#114S1" title='S1' data-ref="114S1" data-ref-filename="114S1">S1</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>,</td></tr>
<tr><th id="627">627</th><td>               <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>, <a class="local col3 ref" href="#153ConstantPtr" title='ConstantPtr' data-ref="153ConstantPtr" data-ref-filename="153ConstantPtr">ConstantPtr</a>, <a class="local col8 ref" href="#158PrivatePtr" title='PrivatePtr' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</a>, <a class="local col7 ref" href="#157FlatPtr" title='FlatPtr' data-ref="157FlatPtr" data-ref-filename="157FlatPtr">FlatPtr</a> })</td></tr>
<tr><th id="628">628</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates9isPointerEj" title='llvm::LegalityPredicates::isPointer' data-ref="_ZN4llvm18LegalityPredicates9isPointerEj" data-ref-filename="_ZN4llvm18LegalityPredicates9isPointerEj">isPointer</a>(<var>0</var>))</td></tr>
<tr><th id="629">629</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="630">630</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>);</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#386" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT" data-ref-filename="llvm..TargetOpcode..G_FCONSTANT">G_FCONSTANT</a>)</td></tr>
<tr><th id="633">633</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>})</td></tr>
<tr><th id="634">634</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>);</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#248" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#296" title='llvm::TargetOpcode::G_FREEZE' data-ref="llvm::TargetOpcode::G_FREEZE" data-ref-filename="llvm..TargetOpcode..G_FREEZE">G_FREEZE</a>})</td></tr>
<tr><th id="637">637</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<a class="tu ref fn" href="#_ZL14isRegisterTypej" title='isRegisterType' data-use='c' data-ref="_ZL14isRegisterTypej" data-ref-filename="_ZL14isRegisterTypej">isRegisterType</a>(<var>0</var>))</td></tr>
<tr><th id="638">638</th><td>      <i>// s1 and s16 are special cases because they have legal operations on</i></td></tr>
<tr><th id="639">639</th><td><i>      // them, but don't really occupy registers in the normal way.</i></td></tr>
<tr><th id="640">640</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col4 ref" href="#114S1" title='S1' data-ref="114S1" data-ref-filename="114S1">S1</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>})</td></tr>
<tr><th id="641">641</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::moreElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">moreElementsIf</a>(<a class="tu ref fn" href="#_ZL16isSmallOddVectorj" title='isSmallOddVector' data-use='c' data-ref="_ZL16isSmallOddVectorj" data-ref-filename="_ZL16isSmallOddVectorj">isSmallOddVector</a>(<var>0</var>), <a class="tu ref fn" href="#_ZL14oneMoreElementj" title='oneMoreElement' data-use='c' data-ref="_ZL14oneMoreElementj" data-ref-filename="_ZL14oneMoreElementj">oneMoreElement</a>(<var>0</var>))</td></tr>
<tr><th id="642">642</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet16clampScalarOrEltEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalarOrElt' data-ref="_ZN4llvm15LegalizeRuleSet16clampScalarOrEltEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet16clampScalarOrEltEjNS_3LLTES1_">clampScalarOrElt</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#122MaxScalar" title='MaxScalar' data-ref="122MaxScalar" data-ref-filename="122MaxScalar">MaxScalar</a>)</td></tr>
<tr><th id="643">643</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>, <var>32</var>)</td></tr>
<tr><th id="644">644</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <var>16</var>);</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo9setActionERKNS_11InstrAspectENS_15LegalizeActions14LegalizeActionE" title='llvm::LegalizerInfo::setAction' data-ref="_ZN4llvm13LegalizerInfo9setActionERKNS_11InstrAspectENS_15LegalizeActions14LegalizeActionE" data-ref-filename="_ZN4llvm13LegalizerInfo9setActionERKNS_11InstrAspectENS_15LegalizeActions14LegalizeActionE">setAction</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm11InstrAspectC1EjNS_3LLTE" title='llvm::InstrAspect::InstrAspect' data-ref="_ZN4llvm11InstrAspectC1EjNS_3LLTE" data-ref-filename="_ZN4llvm11InstrAspectC1EjNS_3LLTE">{</a><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#255" title='llvm::TargetOpcode::G_FRAME_INDEX' data-ref="llvm::TargetOpcode::G_FRAME_INDEX" data-ref-filename="llvm..TargetOpcode..G_FRAME_INDEX">G_FRAME_INDEX</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#158PrivatePtr" title='PrivatePtr' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</a>}, <a class="enum" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizeActions::Legal" title='llvm::LegalizeActions::Legal' data-ref="llvm::LegalizeActions::Legal" data-ref-filename="llvm..LegalizeActions..Legal">Legal</a>);</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <i>// If the amount is divergent, we have to do a wave reduction to get the</i></td></tr>
<tr><th id="649">649</th><td><i>  // maximum value, so this is expanded during RegBankSelect.</i></td></tr>
<tr><th id="650">650</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#690" title='llvm::TargetOpcode::G_DYN_STACKALLOC' data-ref="llvm::TargetOpcode::G_DYN_STACKALLOC" data-ref-filename="llvm..TargetOpcode..G_DYN_STACKALLOC">G_DYN_STACKALLOC</a>)</td></tr>
<tr><th id="651">651</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col8 ref" href="#158PrivatePtr" title='PrivatePtr' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}});</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#258" title='llvm::TargetOpcode::G_GLOBAL_VALUE' data-ref="llvm::TargetOpcode::G_GLOBAL_VALUE" data-ref-filename="llvm..TargetOpcode..G_GLOBAL_VALUE">G_GLOBAL_VALUE</a>)</td></tr>
<tr><th id="654">654</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8customIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::customIf' data-ref="_ZN4llvm15LegalizeRuleSet8customIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8customIfESt8functionIFbRKNS_13LegalityQueryEEE">customIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates9typeIsNotEjNS_3LLTE" title='llvm::LegalityPredicates::typeIsNot' data-ref="_ZN4llvm18LegalityPredicates9typeIsNotEjNS_3LLTE" data-ref-filename="_ZN4llvm18LegalityPredicates9typeIsNotEjNS_3LLTE">typeIsNot</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#158PrivatePtr" title='PrivatePtr' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</a>));</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo9setActionERKNS_11InstrAspectENS_15LegalizeActions14LegalizeActionE" title='llvm::LegalizerInfo::setAction' data-ref="_ZN4llvm13LegalizerInfo9setActionERKNS_11InstrAspectENS_15LegalizeActions14LegalizeActionE" data-ref-filename="_ZN4llvm13LegalizerInfo9setActionERKNS_11InstrAspectENS_15LegalizeActions14LegalizeActionE">setAction</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm11InstrAspectC1EjNS_3LLTE" title='llvm::InstrAspect::InstrAspect' data-ref="_ZN4llvm11InstrAspectC1EjNS_3LLTE" data-ref-filename="_ZN4llvm11InstrAspectC1EjNS_3LLTE">{</a><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#684" title='llvm::TargetOpcode::G_BLOCK_ADDR' data-ref="llvm::TargetOpcode::G_BLOCK_ADDR" data-ref-filename="llvm..TargetOpcode..G_BLOCK_ADDR">G_BLOCK_ADDR</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#159CodePtr" title='CodePtr' data-ref="159CodePtr" data-ref-filename="159CodePtr">CodePtr</a>}, <a class="enum" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizeActions::Legal" title='llvm::LegalizeActions::Legal' data-ref="llvm::LegalizeActions::Legal" data-ref-filename="llvm..LegalizeActions..Legal">Legal</a>);</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="167FPOpActions" title='FPOpActions' data-type='llvm::LegalizeRuleSet &amp;' data-ref="167FPOpActions" data-ref-filename="167FPOpActions">FPOpActions</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>(</td></tr>
<tr><th id="659">659</th><td>    { <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#516" title='llvm::TargetOpcode::G_FADD' data-ref="llvm::TargetOpcode::G_FADD" data-ref-filename="llvm..TargetOpcode..G_FADD">G_FADD</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#522" title='llvm::TargetOpcode::G_FMUL' data-ref="llvm::TargetOpcode::G_FMUL" data-ref-filename="llvm..TargetOpcode..G_FMUL">G_FMUL</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#525" title='llvm::TargetOpcode::G_FMA' data-ref="llvm::TargetOpcode::G_FMA" data-ref-filename="llvm..TargetOpcode..G_FMA">G_FMA</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#588" title='llvm::TargetOpcode::G_FCANONICALIZE' data-ref="llvm::TargetOpcode::G_FCANONICALIZE" data-ref-filename="llvm..TargetOpcode..G_FCANONICALIZE">G_FCANONICALIZE</a>})</td></tr>
<tr><th id="660">660</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>});</td></tr>
<tr><th id="661">661</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="168TrigActions" title='TrigActions' data-type='llvm::LegalizeRuleSet &amp;' data-ref="168TrigActions" data-ref-filename="168TrigActions">TrigActions</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#666" title='llvm::TargetOpcode::G_FSIN' data-ref="llvm::TargetOpcode::G_FSIN" data-ref-filename="llvm..TargetOpcode..G_FSIN">G_FSIN</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#663" title='llvm::TargetOpcode::G_FCOS' data-ref="llvm::TargetOpcode::G_FCOS" data-ref-filename="llvm..TargetOpcode..G_FCOS">G_FCOS</a>})</td></tr>
<tr><th id="662">662</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>});</td></tr>
<tr><th id="663">663</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="169FDIVActions" title='FDIVActions' data-type='llvm::LegalizeRuleSet &amp;' data-ref="169FDIVActions" data-ref-filename="169FDIVActions">FDIVActions</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#531" title='llvm::TargetOpcode::G_FDIV' data-ref="llvm::TargetOpcode::G_FDIV" data-ref-filename="llvm..TargetOpcode..G_FDIV">G_FDIV</a>)</td></tr>
<tr><th id="664">664</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>});</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>()) {</td></tr>
<tr><th id="667">667</th><td>    <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" title='llvm::AMDGPUSubtarget::hasVOP3PInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv">hasVOP3PInsts</a>())</td></tr>
<tr><th id="668">668</th><td>      <a class="local col7 ref" href="#167FPOpActions" title='FPOpActions' data-ref="167FPOpActions" data-ref-filename="167FPOpActions">FPOpActions</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>});</td></tr>
<tr><th id="669">669</th><td>    <b>else</b></td></tr>
<tr><th id="670">670</th><td>      <a class="local col7 ref" href="#167FPOpActions" title='FPOpActions' data-ref="167FPOpActions" data-ref-filename="167FPOpActions">FPOpActions</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>});</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>    <a class="local col8 ref" href="#168TrigActions" title='TrigActions' data-ref="168TrigActions" data-ref-filename="168TrigActions">TrigActions</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>});</td></tr>
<tr><th id="673">673</th><td>    <a class="local col9 ref" href="#169FDIVActions" title='FDIVActions' data-ref="169FDIVActions" data-ref-filename="169FDIVActions">FDIVActions</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>});</td></tr>
<tr><th id="674">674</th><td>  }</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <em>auto</em> &amp;<dfn class="local col0 decl" id="170MinNumMaxNum" title='MinNumMaxNum' data-type='llvm::LegalizeRuleSet &amp;' data-ref="170MinNumMaxNum" data-ref-filename="170MinNumMaxNum">MinNumMaxNum</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({</td></tr>
<tr><th id="677">677</th><td>      <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#591" title='llvm::TargetOpcode::G_FMINNUM' data-ref="llvm::TargetOpcode::G_FMINNUM" data-ref-filename="llvm..TargetOpcode..G_FMINNUM">G_FMINNUM</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#592" title='llvm::TargetOpcode::G_FMAXNUM' data-ref="llvm::TargetOpcode::G_FMAXNUM" data-ref-filename="llvm..TargetOpcode..G_FMAXNUM">G_FMAXNUM</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#595" title='llvm::TargetOpcode::G_FMINNUM_IEEE' data-ref="llvm::TargetOpcode::G_FMINNUM_IEEE" data-ref-filename="llvm..TargetOpcode..G_FMINNUM_IEEE">G_FMINNUM_IEEE</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#596" title='llvm::TargetOpcode::G_FMAXNUM_IEEE' data-ref="llvm::TargetOpcode::G_FMAXNUM_IEEE" data-ref-filename="llvm..TargetOpcode..G_FMAXNUM_IEEE">G_FMAXNUM_IEEE</a>});</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" title='llvm::AMDGPUSubtarget::hasVOP3PInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv">hasVOP3PInsts</a>()) {</td></tr>
<tr><th id="680">680</th><td>    <a class="local col0 ref" href="#170MinNumMaxNum" title='MinNumMaxNum' data-ref="170MinNumMaxNum" data-ref-filename="170MinNumMaxNum">MinNumMaxNum</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>(<span class='ref fn fake' title='std::initializer_list&lt;llvm::LLT&gt;::initializer_list' data-ref="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_" data-ref-filename="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_"></span><a class="local col4 ref" href="#164FPTypesPK16" title='FPTypesPK16' data-ref="164FPTypesPK16" data-ref-filename="164FPTypesPK16">FPTypesPK16</a>)</td></tr>
<tr><th id="681">681</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::moreElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">moreElementsIf</a>(<a class="tu ref fn" href="#_ZL16isSmallOddVectorj" title='isSmallOddVector' data-use='c' data-ref="_ZL16isSmallOddVectorj" data-ref-filename="_ZL16isSmallOddVectorj">isSmallOddVector</a>(<var>0</var>), <a class="tu ref fn" href="#_ZL14oneMoreElementj" title='oneMoreElement' data-use='c' data-ref="_ZL14oneMoreElementj" data-ref-filename="_ZL14oneMoreElementj">oneMoreElement</a>(<var>0</var>))</td></tr>
<tr><th id="682">682</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <var>2</var>)</td></tr>
<tr><th id="683">683</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="684">684</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="685">685</th><td>  } <b>else</b> <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>()) {</td></tr>
<tr><th id="686">686</th><td>    <a class="local col0 ref" href="#170MinNumMaxNum" title='MinNumMaxNum' data-ref="170MinNumMaxNum" data-ref-filename="170MinNumMaxNum">MinNumMaxNum</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>(<span class='ref fn fake' title='std::initializer_list&lt;llvm::LLT&gt;::initializer_list' data-ref="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_" data-ref-filename="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_"></span><a class="local col3 ref" href="#163FPTypes16" title='FPTypes16' data-ref="163FPTypes16" data-ref-filename="163FPTypes16">FPTypes16</a>)</td></tr>
<tr><th id="687">687</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="688">688</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="689">689</th><td>  } <b>else</b> {</td></tr>
<tr><th id="690">690</th><td>    <a class="local col0 ref" href="#170MinNumMaxNum" title='MinNumMaxNum' data-ref="170MinNumMaxNum" data-ref-filename="170MinNumMaxNum">MinNumMaxNum</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>(<span class='ref fn fake' title='std::initializer_list&lt;llvm::LLT&gt;::initializer_list' data-ref="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_" data-ref-filename="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_"></span><a class="local col2 ref" href="#162FPTypesBase" title='FPTypesBase' data-ref="162FPTypesBase" data-ref-filename="162FPTypesBase">FPTypesBase</a>)</td></tr>
<tr><th id="691">691</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="692">692</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="693">693</th><td>  }</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" title='llvm::AMDGPUSubtarget::hasVOP3PInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv">hasVOP3PInsts</a>())</td></tr>
<tr><th id="696">696</th><td>    <a class="local col7 ref" href="#167FPOpActions" title='FPOpActions' data-ref="167FPOpActions" data-ref-filename="167FPOpActions">FPOpActions</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <var>2</var>);</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>  <a class="local col7 ref" href="#167FPOpActions" title='FPOpActions' data-ref="167FPOpActions" data-ref-filename="167FPOpActions">FPOpActions</a></td></tr>
<tr><th id="699">699</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="700">700</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>() ? <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a> : <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>);</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>  <a class="local col8 ref" href="#168TrigActions" title='TrigActions' data-ref="168TrigActions" data-ref-filename="168TrigActions">TrigActions</a></td></tr>
<tr><th id="703">703</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="704">704</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>() ? <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a> : <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>);</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>  <a class="local col9 ref" href="#169FDIVActions" title='FDIVActions' data-ref="169FDIVActions" data-ref-filename="169FDIVActions">FDIVActions</a></td></tr>
<tr><th id="707">707</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="708">708</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>() ? <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a> : <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>);</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#558" title='llvm::TargetOpcode::G_FNEG' data-ref="llvm::TargetOpcode::G_FNEG" data-ref-filename="llvm..TargetOpcode..G_FNEG">G_FNEG</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#579" title='llvm::TargetOpcode::G_FABS' data-ref="llvm::TargetOpcode::G_FABS" data-ref-filename="llvm..TargetOpcode..G_FABS">G_FABS</a>})</td></tr>
<tr><th id="711">711</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>(<span class='ref fn fake' title='std::initializer_list&lt;llvm::LLT&gt;::initializer_list' data-ref="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_" data-ref-filename="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_"></span><a class="local col4 ref" href="#164FPTypesPK16" title='FPTypesPK16' data-ref="164FPTypesPK16" data-ref-filename="164FPTypesPK16">FPTypesPK16</a>)</td></tr>
<tr><th id="712">712</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <var>2</var>)</td></tr>
<tr><th id="713">713</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="714">714</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>);</td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>()) {</td></tr>
<tr><th id="717">717</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#669" title='llvm::TargetOpcode::G_FSQRT' data-ref="llvm::TargetOpcode::G_FSQRT" data-ref-filename="llvm..TargetOpcode..G_FSQRT">G_FSQRT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#672" title='llvm::TargetOpcode::G_FFLOOR' data-ref="llvm::TargetOpcode::G_FFLOOR" data-ref-filename="llvm..TargetOpcode..G_FFLOOR">G_FFLOOR</a>})</td></tr>
<tr><th id="718">718</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>})</td></tr>
<tr><th id="719">719</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="720">720</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>);</td></tr>
<tr><th id="721">721</th><td>  } <b>else</b> {</td></tr>
<tr><th id="722">722</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#669" title='llvm::TargetOpcode::G_FSQRT' data-ref="llvm::TargetOpcode::G_FSQRT" data-ref-filename="llvm..TargetOpcode..G_FSQRT">G_FSQRT</a>)</td></tr>
<tr><th id="723">723</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>})</td></tr>
<tr><th id="724">724</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="725">725</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>);</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td>    <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget11hasFractBugEv" title='llvm::GCNSubtarget::hasFractBug' data-ref="_ZNK4llvm12GCNSubtarget11hasFractBugEv" data-ref-filename="_ZNK4llvm12GCNSubtarget11hasFractBugEv">hasFractBug</a>()) {</td></tr>
<tr><th id="728">728</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#672" title='llvm::TargetOpcode::G_FFLOOR' data-ref="llvm::TargetOpcode::G_FFLOOR" data-ref-filename="llvm..TargetOpcode..G_FFLOOR">G_FFLOOR</a>)</td></tr>
<tr><th id="729">729</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>})</td></tr>
<tr><th id="730">730</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>})</td></tr>
<tr><th id="731">731</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="732">732</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>);</td></tr>
<tr><th id="733">733</th><td>    } <b>else</b> {</td></tr>
<tr><th id="734">734</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#672" title='llvm::TargetOpcode::G_FFLOOR' data-ref="llvm::TargetOpcode::G_FFLOOR" data-ref-filename="llvm..TargetOpcode..G_FFLOOR">G_FFLOOR</a>)</td></tr>
<tr><th id="735">735</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>})</td></tr>
<tr><th id="736">736</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="737">737</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>);</td></tr>
<tr><th id="738">738</th><td>    }</td></tr>
<tr><th id="739">739</th><td>  }</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#564" title='llvm::TargetOpcode::G_FPTRUNC' data-ref="llvm::TargetOpcode::G_FPTRUNC" data-ref-filename="llvm..TargetOpcode..G_FPTRUNC">G_FPTRUNC</a>)</td></tr>
<tr><th id="742">742</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>}, {<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}})</td></tr>
<tr><th id="743">743</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="744">744</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#561" title='llvm::TargetOpcode::G_FPEXT' data-ref="llvm::TargetOpcode::G_FPEXT" data-ref-filename="llvm..TargetOpcode..G_FPEXT">G_FPEXT</a>)</td></tr>
<tr><th id="747">747</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}, {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>}})</td></tr>
<tr><th id="748">748</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet15narrowScalarForESt16initializer_listISt4pairINS_3LLTES3_EESt8functionIFS2_IjS3_ERKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::narrowScalarFor' data-ref="_ZN4llvm15LegalizeRuleSet15narrowScalarForESt16initializer_listISt4pairINS_3LLTES3_EESt8functionIFS2_IjS3_ERKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet15narrowScalarForESt16initializer_listISt4pairINS_3LLTES3_EESt8functionIFS2_IjS3_ERKNS_13LegalityQueryEEE">narrowScalarFor</a>({{<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>}}, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE" title='llvm::LegalizeMutations::changeTo' data-ref="_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE" data-ref-filename="_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE">changeTo</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>))</td></tr>
<tr><th id="749">749</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#519" title='llvm::TargetOpcode::G_FSUB' data-ref="llvm::TargetOpcode::G_FSUB" data-ref-filename="llvm..TargetOpcode..G_FSUB">G_FSUB</a>)</td></tr>
<tr><th id="752">752</th><td>      <i>// Use actual fsub instruction</i></td></tr>
<tr><th id="753">753</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>})</td></tr>
<tr><th id="754">754</th><td>      <i>// Must use fadd + fneg</i></td></tr>
<tr><th id="755">755</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::lowerFor' data-ref="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE">lowerFor</a>({<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>})</td></tr>
<tr><th id="756">756</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="757">757</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>);</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <i>// Whether this is legal depends on the floating point mode for the function.</i></td></tr>
<tr><th id="760">760</th><td>  <em>auto</em> &amp;<dfn class="local col1 decl" id="171FMad" title='FMad' data-type='llvm::LegalizeRuleSet &amp;' data-ref="171FMad" data-ref-filename="171FMad">FMad</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#528" title='llvm::TargetOpcode::G_FMAD' data-ref="llvm::TargetOpcode::G_FMAD" data-ref-filename="llvm..TargetOpcode..G_FMAD">G_FMAD</a>);</td></tr>
<tr><th id="761">761</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget9hasMadF16Ev" title='llvm::GCNSubtarget::hasMadF16' data-ref="_ZNK4llvm12GCNSubtarget9hasMadF16Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget9hasMadF16Ev">hasMadF16</a>() &amp;&amp; <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget17hasMadMacF32InstsEv" title='llvm::AMDGPUSubtarget::hasMadMacF32Insts' data-ref="_ZNK4llvm15AMDGPUSubtarget17hasMadMacF32InstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget17hasMadMacF32InstsEv">hasMadMacF32Insts</a>())</td></tr>
<tr><th id="762">762</th><td>    <a class="local col1 ref" href="#171FMad" title='FMad' data-ref="171FMad" data-ref-filename="171FMad">FMad</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>});</td></tr>
<tr><th id="763">763</th><td>  <b>else</b> <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget17hasMadMacF32InstsEv" title='llvm::AMDGPUSubtarget::hasMadMacF32Insts' data-ref="_ZNK4llvm15AMDGPUSubtarget17hasMadMacF32InstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget17hasMadMacF32InstsEv">hasMadMacF32Insts</a>())</td></tr>
<tr><th id="764">764</th><td>    <a class="local col1 ref" href="#171FMad" title='FMad' data-ref="171FMad" data-ref-filename="171FMad">FMad</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>});</td></tr>
<tr><th id="765">765</th><td>  <b>else</b> <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget9hasMadF16Ev" title='llvm::GCNSubtarget::hasMadF16' data-ref="_ZNK4llvm12GCNSubtarget9hasMadF16Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget9hasMadF16Ev">hasMadF16</a>())</td></tr>
<tr><th id="766">766</th><td>    <a class="local col1 ref" href="#171FMad" title='FMad' data-ref="171FMad" data-ref-filename="171FMad">FMad</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>});</td></tr>
<tr><th id="767">767</th><td>  <a class="local col1 ref" href="#171FMad" title='FMad' data-ref="171FMad" data-ref-filename="171FMad">FMad</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="768">768</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>  <em>auto</em> &amp;<dfn class="local col2 decl" id="172FRem" title='FRem' data-type='llvm::LegalizeRuleSet &amp;' data-ref="172FRem" data-ref-filename="172FRem">FRem</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#534" title='llvm::TargetOpcode::G_FREM' data-ref="llvm::TargetOpcode::G_FREM" data-ref-filename="llvm..TargetOpcode..G_FREM">G_FREM</a>);</td></tr>
<tr><th id="771">771</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>()) {</td></tr>
<tr><th id="772">772</th><td>    <a class="local col2 ref" href="#172FRem" title='FRem' data-ref="172FRem" data-ref-filename="172FRem">FRem</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>});</td></tr>
<tr><th id="773">773</th><td>  } <b>else</b> {</td></tr>
<tr><th id="774">774</th><td>    <a class="local col2 ref" href="#172FRem" title='FRem' data-ref="172FRem" data-ref-filename="172FRem">FRem</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="775">775</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>});</td></tr>
<tr><th id="776">776</th><td>  }</td></tr>
<tr><th id="777">777</th><td>  <a class="local col2 ref" href="#172FRem" title='FRem' data-ref="172FRem" data-ref-filename="172FRem">FRem</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>  <i>// TODO: Do we need to clamp maximum bitwidth?</i></td></tr>
<tr><th id="780">780</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#380" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC" data-ref-filename="llvm..TargetOpcode..G_TRUNC">G_TRUNC</a>)</td></tr>
<tr><th id="781">781</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates8isScalarEj" title='llvm::LegalityPredicates::isScalar' data-ref="_ZN4llvm18LegalityPredicates8isScalarEj" data-ref-filename="_ZN4llvm18LegalityPredicates8isScalarEj">isScalar</a>(<var>0</var>))</td></tr>
<tr><th id="782">782</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>, <a class="local col6 ref" href="#126V2S32" title='V2S32' data-ref="126V2S32" data-ref-filename="126V2S32">V2S32</a>}})</td></tr>
<tr><th id="783">783</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <var>2</var>)</td></tr>
<tr><th id="784">784</th><td>    <i>// Avoid scalarizing in cases that should be truly illegal. In unresolvable</i></td></tr>
<tr><th id="785">785</th><td><i>    // situations (like an invalid implicit use), we don't want to infinite loop</i></td></tr>
<tr><th id="786">786</th><td><i>    // in the legalizer.</i></td></tr>
<tr><th id="787">787</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::fewerElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">fewerElementsIf</a>(<a class="tu ref fn" href="#_ZL18elementTypeIsLegalj" title='elementTypeIsLegal' data-use='c' data-ref="_ZL18elementTypeIsLegalj" data-ref-filename="_ZL18elementTypeIsLegalj">elementTypeIsLegal</a>(<var>0</var>), <span class="namespace">LegalizeMutations::</span><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm17LegalizeMutations9scalarizeEj" title='llvm::LegalizeMutations::scalarize' data-ref="_ZN4llvm17LegalizeMutations9scalarizeEj" data-ref-filename="_ZN4llvm17LegalizeMutations9scalarizeEj">scalarize</a>(<var>0</var>))</td></tr>
<tr><th id="788">788</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11alwaysLegalEv" title='llvm::LegalizeRuleSet::alwaysLegal' data-ref="_ZN4llvm15LegalizeRuleSet11alwaysLegalEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet11alwaysLegalEv">alwaysLegal</a>();</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#395" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT" data-ref-filename="llvm..TargetOpcode..G_SEXT">G_SEXT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#399" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT" data-ref-filename="llvm..TargetOpcode..G_ZEXT">G_ZEXT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT" data-ref-filename="llvm..TargetOpcode..G_ANYEXT">G_ANYEXT</a>})</td></tr>
<tr><th id="791">791</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}, {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>}, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>},</td></tr>
<tr><th id="792">792</th><td>               {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col4 ref" href="#114S1" title='S1' data-ref="114S1" data-ref-filename="114S1">S1</a>}, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col4 ref" href="#114S1" title='S1' data-ref="114S1" data-ref-filename="114S1">S1</a>}, {<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col4 ref" href="#114S1" title='S1' data-ref="114S1" data-ref-filename="114S1">S1</a>}})</td></tr>
<tr><th id="793">793</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="794">794</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="795">795</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>1</var>, <var>32</var>);</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>  <i>// TODO: Split s1-&gt;s64 during regbankselect for VALU.</i></td></tr>
<tr><th id="798">798</th><td>  <em>auto</em> &amp;<dfn class="local col3 decl" id="173IToFP" title='IToFP' data-type='llvm::LegalizeRuleSet &amp;' data-ref="173IToFP" data-ref-filename="173IToFP">IToFP</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#573" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP" data-ref-filename="llvm..TargetOpcode..G_SITOFP">G_SITOFP</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#576" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP" data-ref-filename="llvm..TargetOpcode..G_UITOFP">G_UITOFP</a>})</td></tr>
<tr><th id="799">799</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}, {<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}})</td></tr>
<tr><th id="800">800</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::lowerFor' data-ref="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE">lowerFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>}})</td></tr>
<tr><th id="801">801</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::lowerIf' data-ref="_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEE">lowerIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates6typeIsEjNS_3LLTE" title='llvm::LegalityPredicates::typeIs' data-ref="_ZN4llvm18LegalityPredicates6typeIsEjNS_3LLTE" data-ref-filename="_ZN4llvm18LegalityPredicates6typeIsEjNS_3LLTE">typeIs</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#114S1" title='S1' data-ref="114S1" data-ref-filename="114S1">S1</a>))</td></tr>
<tr><th id="802">802</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listISt4pairINS_3LLTES3_EE">customFor</a>({{<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>}});</td></tr>
<tr><th id="803">803</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>())</td></tr>
<tr><th id="804">804</th><td>    <a class="local col3 ref" href="#173IToFP" title='IToFP' data-ref="173IToFP" data-ref-filename="173IToFP">IToFP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>}});</td></tr>
<tr><th id="805">805</th><td>  <a class="local col3 ref" href="#173IToFP" title='IToFP' data-ref="173IToFP" data-ref-filename="173IToFP">IToFP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="806">806</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="807">807</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="808">808</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>1</var>);</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>  <em>auto</em> &amp;<dfn class="local col4 decl" id="174FPToI" title='FPToI' data-type='llvm::LegalizeRuleSet &amp;' data-ref="174FPToI" data-ref-filename="174FPToI">FPToI</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#567" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI" data-ref-filename="llvm..TargetOpcode..G_FPTOSI">G_FPTOSI</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#570" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI" data-ref-filename="llvm..TargetOpcode..G_FPTOUI">G_FPTOUI</a>})</td></tr>
<tr><th id="811">811</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}, {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>}, {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>}})</td></tr>
<tr><th id="812">812</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listISt4pairINS_3LLTES3_EE">customFor</a>({{<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>}})</td></tr>
<tr><th id="813">813</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet15narrowScalarForESt16initializer_listISt4pairINS_3LLTES3_EESt8functionIFS2_IjS3_ERKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::narrowScalarFor' data-ref="_ZN4llvm15LegalizeRuleSet15narrowScalarForESt16initializer_listISt4pairINS_3LLTES3_EESt8functionIFS2_IjS3_ERKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet15narrowScalarForESt16initializer_listISt4pairINS_3LLTES3_EESt8functionIFS2_IjS3_ERKNS_13LegalityQueryEEE">narrowScalarFor</a>({{<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>}}, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE" title='llvm::LegalizeMutations::changeTo' data-ref="_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE" data-ref-filename="_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE">changeTo</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>));</td></tr>
<tr><th id="814">814</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>())</td></tr>
<tr><th id="815">815</th><td>    <a class="local col4 ref" href="#174FPToI" title='FPToI' data-ref="174FPToI" data-ref-filename="174FPToI">FPToI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>}});</td></tr>
<tr><th id="816">816</th><td>  <b>else</b></td></tr>
<tr><th id="817">817</th><td>    <a class="local col4 ref" href="#174FPToI" title='FPToI' data-ref="174FPToI" data-ref-filename="174FPToI">FPToI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>);</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td>  <a class="local col4 ref" href="#174FPToI" title='FPToI' data-ref="174FPToI" data-ref-filename="174FPToI">FPToI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="820">820</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="821">821</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>  <i>// Lower roundeven into G_FRINT</i></td></tr>
<tr><th id="824">824</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#302" title='llvm::TargetOpcode::G_INTRINSIC_ROUND' data-ref="llvm::TargetOpcode::G_INTRINSIC_ROUND" data-ref-filename="llvm..TargetOpcode..G_INTRINSIC_ROUND">G_INTRINSIC_ROUND</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#308" title='llvm::TargetOpcode::G_INTRINSIC_ROUNDEVEN' data-ref="llvm::TargetOpcode::G_INTRINSIC_ROUNDEVEN" data-ref-filename="llvm..TargetOpcode..G_INTRINSIC_ROUNDEVEN">G_INTRINSIC_ROUNDEVEN</a>})</td></tr>
<tr><th id="825">825</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="826">826</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>()) {</td></tr>
<tr><th id="829">829</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#299" title='llvm::TargetOpcode::G_INTRINSIC_TRUNC' data-ref="llvm::TargetOpcode::G_INTRINSIC_TRUNC" data-ref-filename="llvm..TargetOpcode..G_INTRINSIC_TRUNC">G_INTRINSIC_TRUNC</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#660" title='llvm::TargetOpcode::G_FCEIL' data-ref="llvm::TargetOpcode::G_FCEIL" data-ref-filename="llvm..TargetOpcode..G_FCEIL">G_FCEIL</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#675" title='llvm::TargetOpcode::G_FRINT' data-ref="llvm::TargetOpcode::G_FRINT" data-ref-filename="llvm..TargetOpcode..G_FRINT">G_FRINT</a>})</td></tr>
<tr><th id="830">830</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>})</td></tr>
<tr><th id="831">831</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="832">832</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="833">833</th><td>  } <b>else</b> <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &gt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::SEA_ISLANDS" title='llvm::AMDGPUSubtarget::SEA_ISLANDS' data-ref="llvm::AMDGPUSubtarget::SEA_ISLANDS" data-ref-filename="llvm..AMDGPUSubtarget..SEA_ISLANDS">SEA_ISLANDS</a>) {</td></tr>
<tr><th id="834">834</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#299" title='llvm::TargetOpcode::G_INTRINSIC_TRUNC' data-ref="llvm::TargetOpcode::G_INTRINSIC_TRUNC" data-ref-filename="llvm..TargetOpcode..G_INTRINSIC_TRUNC">G_INTRINSIC_TRUNC</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#660" title='llvm::TargetOpcode::G_FCEIL' data-ref="llvm::TargetOpcode::G_FCEIL" data-ref-filename="llvm..TargetOpcode..G_FCEIL">G_FCEIL</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#675" title='llvm::TargetOpcode::G_FRINT' data-ref="llvm::TargetOpcode::G_FRINT" data-ref-filename="llvm..TargetOpcode..G_FRINT">G_FRINT</a>})</td></tr>
<tr><th id="835">835</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>})</td></tr>
<tr><th id="836">836</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="837">837</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="838">838</th><td>  } <b>else</b> {</td></tr>
<tr><th id="839">839</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#299" title='llvm::TargetOpcode::G_INTRINSIC_TRUNC' data-ref="llvm::TargetOpcode::G_INTRINSIC_TRUNC" data-ref-filename="llvm..TargetOpcode..G_INTRINSIC_TRUNC">G_INTRINSIC_TRUNC</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#660" title='llvm::TargetOpcode::G_FCEIL' data-ref="llvm::TargetOpcode::G_FCEIL" data-ref-filename="llvm..TargetOpcode..G_FCEIL">G_FCEIL</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#675" title='llvm::TargetOpcode::G_FRINT' data-ref="llvm::TargetOpcode::G_FRINT" data-ref-filename="llvm..TargetOpcode..G_FRINT">G_FRINT</a>})</td></tr>
<tr><th id="840">840</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>})</td></tr>
<tr><th id="841">841</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>})</td></tr>
<tr><th id="842">842</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="843">843</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="844">844</th><td>  }</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#603" title='llvm::TargetOpcode::G_PTR_ADD' data-ref="llvm::TargetOpcode::G_PTR_ADD" data-ref-filename="llvm..TargetOpcode..G_PTR_ADD">G_PTR_ADD</a>)</td></tr>
<tr><th id="847">847</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates3allET_S1_" title='llvm::LegalityPredicates::all' data-ref="_ZN4llvm18LegalityPredicates3allET_S1_" data-ref-filename="_ZN4llvm18LegalityPredicates3allET_S1_">all</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates9isPointerEj" title='llvm::LegalityPredicates::isPointer' data-ref="_ZN4llvm18LegalityPredicates9isPointerEj" data-ref-filename="_ZN4llvm18LegalityPredicates9isPointerEj">isPointer</a>(<var>0</var>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates8sameSizeEjj" title='llvm::LegalityPredicates::sameSize' data-ref="_ZN4llvm18LegalityPredicates8sameSizeEjj" data-ref-filename="_ZN4llvm18LegalityPredicates8sameSizeEjj">sameSize</a>(<var>0</var>, <var>1</var>)))</td></tr>
<tr><th id="848">848</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="849">849</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet16scalarSameSizeAsEjj" title='llvm::LegalizeRuleSet::scalarSameSizeAs' data-ref="_ZN4llvm15LegalizeRuleSet16scalarSameSizeAsEjj" data-ref-filename="_ZN4llvm15LegalizeRuleSet16scalarSameSizeAsEjj">scalarSameSizeAs</a>(<var>1</var>, <var>0</var>);</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#606" title='llvm::TargetOpcode::G_PTRMASK' data-ref="llvm::TargetOpcode::G_PTRMASK" data-ref-filename="llvm..TargetOpcode..G_PTRMASK">G_PTRMASK</a>)</td></tr>
<tr><th id="852">852</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates3allET_S1_" title='llvm::LegalityPredicates::all' data-ref="_ZN4llvm18LegalityPredicates3allET_S1_" data-ref-filename="_ZN4llvm18LegalityPredicates3allET_S1_">all</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates8sameSizeEjj" title='llvm::LegalityPredicates::sameSize' data-ref="_ZN4llvm18LegalityPredicates8sameSizeEjj" data-ref-filename="_ZN4llvm18LegalityPredicates8sameSizeEjj">sameSize</a>(<var>0</var>, <var>1</var>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates9typeInSetEjSt16initializer_listINS_3LLTEE" title='llvm::LegalityPredicates::typeInSet' data-ref="_ZN4llvm18LegalityPredicates9typeInSetEjSt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm18LegalityPredicates9typeInSetEjSt16initializer_listINS_3LLTEE">typeInSet</a>(<var>1</var>, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>})))</td></tr>
<tr><th id="853">853</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet16scalarSameSizeAsEjj" title='llvm::LegalizeRuleSet::scalarSameSizeAs' data-ref="_ZN4llvm15LegalizeRuleSet16scalarSameSizeAsEjj" data-ref-filename="_ZN4llvm15LegalizeRuleSet16scalarSameSizeAsEjj">scalarSameSizeAs</a>(<var>1</var>, <var>0</var>)</td></tr>
<tr><th id="854">854</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="175CmpBuilder" title='CmpBuilder' data-type='llvm::LegalizeRuleSet &amp;' data-ref="175CmpBuilder" data-ref-filename="175CmpBuilder">CmpBuilder</dfn> =</td></tr>
<tr><th id="857">857</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#417" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP" data-ref-filename="llvm..TargetOpcode..G_ICMP">G_ICMP</a>)</td></tr>
<tr><th id="858">858</th><td>    <i>// The compare output type differs based on the register bank of the output,</i></td></tr>
<tr><th id="859">859</th><td><i>    // so make both s1 and s32 legal.</i></td></tr>
<tr><th id="860">860</th><td><i>    //</i></td></tr>
<tr><th id="861">861</th><td><i>    // Scalar compares producing output in scc will be promoted to s32, as that</i></td></tr>
<tr><th id="862">862</th><td><i>    // is the allocatable register type that will be needed for the copy from</i></td></tr>
<tr><th id="863">863</th><td><i>    // scc. This will be promoted during RegBankSelect, and we assume something</i></td></tr>
<tr><th id="864">864</th><td><i>    // before that won't try to use s32 result types.</i></td></tr>
<tr><th id="865">865</th><td><i>    //</i></td></tr>
<tr><th id="866">866</th><td><i>    // Vector compares producing an output in vcc/SGPR will use s1 in VCC reg</i></td></tr>
<tr><th id="867">867</th><td><i>    // bank.</i></td></tr>
<tr><th id="868">868</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::legalForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_">legalForCartesianProduct</a>(</td></tr>
<tr><th id="869">869</th><td>      {<a class="local col4 ref" href="#114S1" title='S1' data-ref="114S1" data-ref-filename="114S1">S1</a>}, {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>, <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>, <a class="local col3 ref" href="#153ConstantPtr" title='ConstantPtr' data-ref="153ConstantPtr" data-ref-filename="153ConstantPtr">ConstantPtr</a>, <a class="local col8 ref" href="#158PrivatePtr" title='PrivatePtr' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</a>, <a class="local col7 ref" href="#157FlatPtr" title='FlatPtr' data-ref="157FlatPtr" data-ref-filename="157FlatPtr">FlatPtr</a>})</td></tr>
<tr><th id="870">870</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::legalForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_">legalForCartesianProduct</a>(</td></tr>
<tr><th id="871">871</th><td>      {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}, {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>, <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>, <a class="local col3 ref" href="#153ConstantPtr" title='ConstantPtr' data-ref="153ConstantPtr" data-ref-filename="153ConstantPtr">ConstantPtr</a>, <a class="local col8 ref" href="#158PrivatePtr" title='PrivatePtr' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</a>, <a class="local col7 ref" href="#157FlatPtr" title='FlatPtr' data-ref="157FlatPtr" data-ref-filename="157FlatPtr">FlatPtr</a>});</td></tr>
<tr><th id="872">872</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>()) {</td></tr>
<tr><th id="873">873</th><td>    <a class="local col5 ref" href="#175CmpBuilder" title='CmpBuilder' data-ref="175CmpBuilder" data-ref-filename="175CmpBuilder">CmpBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col4 ref" href="#114S1" title='S1' data-ref="114S1" data-ref-filename="114S1">S1</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>}});</td></tr>
<tr><th id="874">874</th><td>  }</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td>  <a class="local col5 ref" href="#175CmpBuilder" title='CmpBuilder' data-ref="175CmpBuilder" data-ref-filename="175CmpBuilder">CmpBuilder</a></td></tr>
<tr><th id="877">877</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>1</var>)</td></tr>
<tr><th id="878">878</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="879">879</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="880">880</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates3allET_S1_" title='llvm::LegalityPredicates::all' data-ref="_ZN4llvm18LegalityPredicates3allET_S1_" data-ref-filename="_ZN4llvm18LegalityPredicates3allET_S1_">all</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates9typeInSetEjSt16initializer_listINS_3LLTEE" title='llvm::LegalityPredicates::typeInSet' data-ref="_ZN4llvm18LegalityPredicates9typeInSetEjSt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm18LegalityPredicates9typeInSetEjSt16initializer_listINS_3LLTEE">typeInSet</a>(<var>0</var>, {<a class="local col4 ref" href="#114S1" title='S1' data-ref="114S1" data-ref-filename="114S1">S1</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates9isPointerEj" title='llvm::LegalityPredicates::isPointer' data-ref="_ZN4llvm18LegalityPredicates9isPointerEj" data-ref-filename="_ZN4llvm18LegalityPredicates9isPointerEj">isPointer</a>(<var>1</var>)));</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#420" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP" data-ref-filename="llvm..TargetOpcode..G_FCMP">G_FCMP</a>)</td></tr>
<tr><th id="883">883</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::legalForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_">legalForCartesianProduct</a>({<a class="local col4 ref" href="#114S1" title='S1' data-ref="114S1" data-ref-filename="114S1">S1</a>}, <span class='ref fn fake' title='std::initializer_list&lt;llvm::LLT&gt;::initializer_list' data-ref="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_" data-ref-filename="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_"></span><a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>() ? <a class="local col3 ref" href="#163FPTypes16" title='FPTypes16' data-ref="163FPTypes16" data-ref-filename="163FPTypes16">FPTypes16</a> : <a class="local col2 ref" href="#162FPTypesBase" title='FPTypesBase' data-ref="162FPTypesBase" data-ref-filename="162FPTypesBase">FPTypesBase</a>)</td></tr>
<tr><th id="884">884</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>1</var>)</td></tr>
<tr><th id="885">885</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="886">886</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>  <i>// FIXME: fpow has a selection pattern that should move to custom lowering.</i></td></tr>
<tr><th id="889">889</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="176Exp2Ops" title='Exp2Ops' data-type='llvm::LegalizeRuleSet &amp;' data-ref="176Exp2Ops" data-ref-filename="176Exp2Ops">Exp2Ops</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#546" title='llvm::TargetOpcode::G_FEXP2' data-ref="llvm::TargetOpcode::G_FEXP2" data-ref-filename="llvm..TargetOpcode..G_FEXP2">G_FEXP2</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#552" title='llvm::TargetOpcode::G_FLOG2' data-ref="llvm::TargetOpcode::G_FLOG2" data-ref-filename="llvm..TargetOpcode..G_FLOG2">G_FLOG2</a>});</td></tr>
<tr><th id="890">890</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>())</td></tr>
<tr><th id="891">891</th><td>    <a class="local col6 ref" href="#176Exp2Ops" title='Exp2Ops' data-ref="176Exp2Ops" data-ref-filename="176Exp2Ops">Exp2Ops</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>});</td></tr>
<tr><th id="892">892</th><td>  <b>else</b></td></tr>
<tr><th id="893">893</th><td>    <a class="local col6 ref" href="#176Exp2Ops" title='Exp2Ops' data-ref="176Exp2Ops" data-ref-filename="176Exp2Ops">Exp2Ops</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>});</td></tr>
<tr><th id="894">894</th><td>  <a class="local col6 ref" href="#176Exp2Ops" title='Exp2Ops' data-ref="176Exp2Ops" data-ref-filename="176Exp2Ops">Exp2Ops</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#165MinScalarFPTy" title='MinScalarFPTy' data-ref="165MinScalarFPTy" data-ref-filename="165MinScalarFPTy">MinScalarFPTy</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>);</td></tr>
<tr><th id="895">895</th><td>  <a class="local col6 ref" href="#176Exp2Ops" title='Exp2Ops' data-ref="176Exp2Ops" data-ref-filename="176Exp2Ops">Exp2Ops</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="177ExpOps" title='ExpOps' data-type='llvm::LegalizeRuleSet &amp;' data-ref="177ExpOps" data-ref-filename="177ExpOps">ExpOps</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#543" title='llvm::TargetOpcode::G_FEXP' data-ref="llvm::TargetOpcode::G_FEXP" data-ref-filename="llvm..TargetOpcode..G_FEXP">G_FEXP</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#549" title='llvm::TargetOpcode::G_FLOG' data-ref="llvm::TargetOpcode::G_FLOG" data-ref-filename="llvm..TargetOpcode..G_FLOG">G_FLOG</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#555" title='llvm::TargetOpcode::G_FLOG10' data-ref="llvm::TargetOpcode::G_FLOG10" data-ref-filename="llvm..TargetOpcode..G_FLOG10">G_FLOG10</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#537" title='llvm::TargetOpcode::G_FPOW' data-ref="llvm::TargetOpcode::G_FPOW" data-ref-filename="llvm..TargetOpcode..G_FPOW">G_FPOW</a>});</td></tr>
<tr><th id="898">898</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>())</td></tr>
<tr><th id="899">899</th><td>    <a class="local col7 ref" href="#177ExpOps" title='ExpOps' data-ref="177ExpOps" data-ref-filename="177ExpOps">ExpOps</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}, {<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>}});</td></tr>
<tr><th id="900">900</th><td>  <b>else</b></td></tr>
<tr><th id="901">901</th><td>    <a class="local col7 ref" href="#177ExpOps" title='ExpOps' data-ref="177ExpOps" data-ref-filename="177ExpOps">ExpOps</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>});</td></tr>
<tr><th id="902">902</th><td>  <a class="local col7 ref" href="#177ExpOps" title='ExpOps' data-ref="177ExpOps" data-ref-filename="177ExpOps">ExpOps</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#165MinScalarFPTy" title='MinScalarFPTy' data-ref="165MinScalarFPTy" data-ref-filename="165MinScalarFPTy">MinScalarFPTy</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="903">903</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="904">904</th><td></td></tr>
<tr><th id="905">905</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#540" title='llvm::TargetOpcode::G_FPOWI' data-ref="llvm::TargetOpcode::G_FPOWI" data-ref-filename="llvm..TargetOpcode..G_FPOWI">G_FPOWI</a>)</td></tr>
<tr><th id="906">906</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#165MinScalarFPTy" title='MinScalarFPTy' data-ref="165MinScalarFPTy" data-ref-filename="165MinScalarFPTy">MinScalarFPTy</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="907">907</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td>  <i>// The 64-bit versions produce 32-bit results, but only on the SALU.</i></td></tr>
<tr><th id="910">910</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#651" title='llvm::TargetOpcode::G_CTPOP' data-ref="llvm::TargetOpcode::G_CTPOP" data-ref-filename="llvm..TargetOpcode..G_CTPOP">G_CTPOP</a>)</td></tr>
<tr><th id="911">911</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}, {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>}})</td></tr>
<tr><th id="912">912</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="913">913</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="914">914</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="915">915</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>, <var>32</var>)</td></tr>
<tr><th id="916">916</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>1</var>, <var>32</var>);</td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td>  <i>// The hardware instructions return a different result on 0 than the generic</i></td></tr>
<tr><th id="919">919</th><td><i>  // instructions expect. The hardware produces -1, but these produce the</i></td></tr>
<tr><th id="920">920</th><td><i>  // bitwidth.</i></td></tr>
<tr><th id="921">921</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#645" title='llvm::TargetOpcode::G_CTLZ' data-ref="llvm::TargetOpcode::G_CTLZ" data-ref-filename="llvm..TargetOpcode..G_CTLZ">G_CTLZ</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#639" title='llvm::TargetOpcode::G_CTTZ' data-ref="llvm::TargetOpcode::G_CTTZ" data-ref-filename="llvm..TargetOpcode..G_CTTZ">G_CTTZ</a>})</td></tr>
<tr><th id="922">922</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="923">923</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="924">924</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="925">925</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>, <var>32</var>)</td></tr>
<tr><th id="926">926</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>1</var>, <var>32</var>)</td></tr>
<tr><th id="927">927</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>  <i>// The 64-bit versions produce 32-bit results, but only on the SALU.</i></td></tr>
<tr><th id="930">930</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#648" title='llvm::TargetOpcode::G_CTLZ_ZERO_UNDEF' data-ref="llvm::TargetOpcode::G_CTLZ_ZERO_UNDEF" data-ref-filename="llvm..TargetOpcode..G_CTLZ_ZERO_UNDEF">G_CTLZ_ZERO_UNDEF</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#642" title='llvm::TargetOpcode::G_CTTZ_ZERO_UNDEF' data-ref="llvm::TargetOpcode::G_CTTZ_ZERO_UNDEF" data-ref-filename="llvm..TargetOpcode..G_CTTZ_ZERO_UNDEF">G_CTTZ_ZERO_UNDEF</a>})</td></tr>
<tr><th id="931">931</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}, {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>}})</td></tr>
<tr><th id="932">932</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="933">933</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="934">934</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="935">935</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>, <var>32</var>)</td></tr>
<tr><th id="936">936</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>1</var>, <var>32</var>);</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#657" title='llvm::TargetOpcode::G_BITREVERSE' data-ref="llvm::TargetOpcode::G_BITREVERSE" data-ref-filename="llvm..TargetOpcode..G_BITREVERSE">G_BITREVERSE</a>)</td></tr>
<tr><th id="939">939</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>})</td></tr>
<tr><th id="940">940</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="941">941</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>()) {</td></tr>
<tr><th id="944">944</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#654" title='llvm::TargetOpcode::G_BSWAP' data-ref="llvm::TargetOpcode::G_BSWAP" data-ref-filename="llvm..TargetOpcode..G_BSWAP">G_BSWAP</a>)</td></tr>
<tr><th id="945">945</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>})</td></tr>
<tr><th id="946">946</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <var>2</var>)</td></tr>
<tr><th id="947">947</th><td>      <i>// FIXME: Fixing non-power-of-2 before clamp is workaround for</i></td></tr>
<tr><th id="948">948</th><td><i>      // narrowScalar limitation.</i></td></tr>
<tr><th id="949">949</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>)</td></tr>
<tr><th id="950">950</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="951">951</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>    <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" title='llvm::AMDGPUSubtarget::hasVOP3PInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv">hasVOP3PInsts</a>()) {</td></tr>
<tr><th id="954">954</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#609" title='llvm::TargetOpcode::G_SMIN' data-ref="llvm::TargetOpcode::G_SMIN" data-ref-filename="llvm..TargetOpcode..G_SMIN">G_SMIN</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#612" title='llvm::TargetOpcode::G_SMAX' data-ref="llvm::TargetOpcode::G_SMAX" data-ref-filename="llvm..TargetOpcode..G_SMAX">G_SMAX</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#615" title='llvm::TargetOpcode::G_UMIN' data-ref="llvm::TargetOpcode::G_UMIN" data-ref-filename="llvm..TargetOpcode..G_UMIN">G_UMIN</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#618" title='llvm::TargetOpcode::G_UMAX' data-ref="llvm::TargetOpcode::G_UMAX" data-ref-filename="llvm..TargetOpcode..G_UMAX">G_UMAX</a>})</td></tr>
<tr><th id="955">955</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>})</td></tr>
<tr><th id="956">956</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::moreElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">moreElementsIf</a>(<a class="tu ref fn" href="#_ZL16isSmallOddVectorj" title='isSmallOddVector' data-use='c' data-ref="_ZL16isSmallOddVectorj" data-ref-filename="_ZL16isSmallOddVectorj">isSmallOddVector</a>(<var>0</var>), <a class="tu ref fn" href="#_ZL14oneMoreElementj" title='oneMoreElement' data-use='c' data-ref="_ZL14oneMoreElementj" data-ref-filename="_ZL14oneMoreElementj">oneMoreElement</a>(<var>0</var>))</td></tr>
<tr><th id="957">957</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <var>2</var>)</td></tr>
<tr><th id="958">958</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>)</td></tr>
<tr><th id="959">959</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>)</td></tr>
<tr><th id="960">960</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="961">961</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="962">962</th><td>    } <b>else</b> {</td></tr>
<tr><th id="963">963</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#609" title='llvm::TargetOpcode::G_SMIN' data-ref="llvm::TargetOpcode::G_SMIN" data-ref-filename="llvm..TargetOpcode..G_SMIN">G_SMIN</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#612" title='llvm::TargetOpcode::G_SMAX' data-ref="llvm::TargetOpcode::G_SMAX" data-ref-filename="llvm..TargetOpcode..G_SMAX">G_SMAX</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#615" title='llvm::TargetOpcode::G_UMIN' data-ref="llvm::TargetOpcode::G_UMIN" data-ref-filename="llvm..TargetOpcode..G_UMIN">G_UMIN</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#618" title='llvm::TargetOpcode::G_UMAX' data-ref="llvm::TargetOpcode::G_UMAX" data-ref-filename="llvm..TargetOpcode..G_UMAX">G_UMAX</a>})</td></tr>
<tr><th id="964">964</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>})</td></tr>
<tr><th id="965">965</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>)</td></tr>
<tr><th id="966">966</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>)</td></tr>
<tr><th id="967">967</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="968">968</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="969">969</th><td>    }</td></tr>
<tr><th id="970">970</th><td>  } <b>else</b> {</td></tr>
<tr><th id="971">971</th><td>    <i>// TODO: Should have same legality without v_perm_b32</i></td></tr>
<tr><th id="972">972</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#654" title='llvm::TargetOpcode::G_BSWAP' data-ref="llvm::TargetOpcode::G_BSWAP" data-ref-filename="llvm..TargetOpcode..G_BSWAP">G_BSWAP</a>)</td></tr>
<tr><th id="973">973</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>})</td></tr>
<tr><th id="974">974</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::lowerIf' data-ref="_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEE">lowerIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates18scalarNarrowerThanEjj" title='llvm::LegalityPredicates::scalarNarrowerThan' data-ref="_ZN4llvm18LegalityPredicates18scalarNarrowerThanEjj" data-ref-filename="_ZN4llvm18LegalityPredicates18scalarNarrowerThanEjj">scalarNarrowerThan</a>(<var>0</var>, <var>32</var>))</td></tr>
<tr><th id="975">975</th><td>      <i>// FIXME: Fixing non-power-of-2 before clamp is workaround for</i></td></tr>
<tr><th id="976">976</th><td><i>      // narrowScalar limitation.</i></td></tr>
<tr><th id="977">977</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>)</td></tr>
<tr><th id="978">978</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::maxScalar' data-ref="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9maxScalarEjNS_3LLTE">maxScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="979">979</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="980">980</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#609" title='llvm::TargetOpcode::G_SMIN' data-ref="llvm::TargetOpcode::G_SMIN" data-ref-filename="llvm..TargetOpcode..G_SMIN">G_SMIN</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#612" title='llvm::TargetOpcode::G_SMAX' data-ref="llvm::TargetOpcode::G_SMAX" data-ref-filename="llvm..TargetOpcode..G_SMAX">G_SMAX</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#615" title='llvm::TargetOpcode::G_UMIN' data-ref="llvm::TargetOpcode::G_UMIN" data-ref-filename="llvm..TargetOpcode..G_UMIN">G_UMIN</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#618" title='llvm::TargetOpcode::G_UMAX' data-ref="llvm::TargetOpcode::G_UMAX" data-ref-filename="llvm..TargetOpcode..G_UMAX">G_UMAX</a>})</td></tr>
<tr><th id="983">983</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>})</td></tr>
<tr><th id="984">984</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="985">985</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>)</td></tr>
<tr><th id="986">986</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="987">987</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="988">988</th><td>  }</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_INTTOPTR' data-ref="llvm::TargetOpcode::G_INTTOPTR" data-ref-filename="llvm..TargetOpcode..G_INTTOPTR">G_INTTOPTR</a>)</td></tr>
<tr><th id="991">991</th><td>    <i>// List the common cases</i></td></tr>
<tr><th id="992">992</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::legalForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_">legalForCartesianProduct</a>(<span class='ref fn fake' title='std::initializer_list&lt;llvm::LLT&gt;::initializer_list' data-ref="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_" data-ref-filename="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_"></span><a class="local col0 ref" href="#160AddrSpaces64" title='AddrSpaces64' data-ref="160AddrSpaces64" data-ref-filename="160AddrSpaces64">AddrSpaces64</a>, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>})</td></tr>
<tr><th id="993">993</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::legalForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_">legalForCartesianProduct</a>(<span class='ref fn fake' title='std::initializer_list&lt;llvm::LLT&gt;::initializer_list' data-ref="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_" data-ref-filename="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_"></span><a class="local col1 ref" href="#161AddrSpaces32" title='AddrSpaces32' data-ref="161AddrSpaces32" data-ref-filename="161AddrSpaces32">AddrSpaces32</a>, {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>})</td></tr>
<tr><th id="994">994</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="995">995</th><td>    <i>// Accept any address space as long as the size matches</i></td></tr>
<tr><th id="996">996</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates8sameSizeEjj" title='llvm::LegalityPredicates::sameSize' data-ref="_ZN4llvm18LegalityPredicates8sameSizeEjj" data-ref-filename="_ZN4llvm18LegalityPredicates8sameSizeEjj">sameSize</a>(<var>0</var>, <var>1</var>))</td></tr>
<tr><th id="997">997</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::widenScalarIf' data-ref="_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">widenScalarIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates11smallerThanEjj" title='llvm::LegalityPredicates::smallerThan' data-ref="_ZN4llvm18LegalityPredicates11smallerThanEjj" data-ref-filename="_ZN4llvm18LegalityPredicates11smallerThanEjj">smallerThan</a>(<var>1</var>, <var>0</var>),</td></tr>
<tr><th id="998">998</th><td>      <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col8 decl" id="178Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="178Query" data-ref-filename="178Query">Query</dfn>) {</td></tr>
<tr><th id="999">999</th><td>        <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>1</var>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col8 ref" href="#178Query" title='Query' data-ref="178Query" data-ref-filename="178Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()));</td></tr>
<tr><th id="1000">1000</th><td>      })</td></tr>
<tr><th id="1001">1001</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14narrowScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::narrowScalarIf' data-ref="_ZN4llvm15LegalizeRuleSet14narrowScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14narrowScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">narrowScalarIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates10largerThanEjj" title='llvm::LegalityPredicates::largerThan' data-ref="_ZN4llvm18LegalityPredicates10largerThanEjj" data-ref-filename="_ZN4llvm18LegalityPredicates10largerThanEjj">largerThan</a>(<var>1</var>, <var>0</var>),</td></tr>
<tr><th id="1002">1002</th><td>      <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col9 decl" id="179Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="179Query" data-ref-filename="179Query">Query</dfn>) {</td></tr>
<tr><th id="1003">1003</th><td>        <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>1</var>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col9 ref" href="#179Query" title='Query' data-ref="179Query" data-ref-filename="179Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()));</td></tr>
<tr><th id="1004">1004</th><td>      });</td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#286" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT" data-ref-filename="llvm..TargetOpcode..G_PTRTOINT">G_PTRTOINT</a>)</td></tr>
<tr><th id="1007">1007</th><td>    <i>// List the common cases</i></td></tr>
<tr><th id="1008">1008</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::legalForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_">legalForCartesianProduct</a>(<span class='ref fn fake' title='std::initializer_list&lt;llvm::LLT&gt;::initializer_list' data-ref="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_" data-ref-filename="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_"></span><a class="local col0 ref" href="#160AddrSpaces64" title='AddrSpaces64' data-ref="160AddrSpaces64" data-ref-filename="160AddrSpaces64">AddrSpaces64</a>, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>})</td></tr>
<tr><th id="1009">1009</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::legalForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_">legalForCartesianProduct</a>(<span class='ref fn fake' title='std::initializer_list&lt;llvm::LLT&gt;::initializer_list' data-ref="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_" data-ref-filename="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_"></span><a class="local col1 ref" href="#161AddrSpaces32" title='AddrSpaces32' data-ref="161AddrSpaces32" data-ref-filename="161AddrSpaces32">AddrSpaces32</a>, {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>})</td></tr>
<tr><th id="1010">1010</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="1011">1011</th><td>    <i>// Accept any address space as long as the size matches</i></td></tr>
<tr><th id="1012">1012</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates8sameSizeEjj" title='llvm::LegalityPredicates::sameSize' data-ref="_ZN4llvm18LegalityPredicates8sameSizeEjj" data-ref-filename="_ZN4llvm18LegalityPredicates8sameSizeEjj">sameSize</a>(<var>0</var>, <var>1</var>))</td></tr>
<tr><th id="1013">1013</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::widenScalarIf' data-ref="_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">widenScalarIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates11smallerThanEjj" title='llvm::LegalityPredicates::smallerThan' data-ref="_ZN4llvm18LegalityPredicates11smallerThanEjj" data-ref-filename="_ZN4llvm18LegalityPredicates11smallerThanEjj">smallerThan</a>(<var>0</var>, <var>1</var>),</td></tr>
<tr><th id="1014">1014</th><td>      <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col0 decl" id="180Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="180Query" data-ref-filename="180Query">Query</dfn>) {</td></tr>
<tr><th id="1015">1015</th><td>        <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>0</var>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col0 ref" href="#180Query" title='Query' data-ref="180Query" data-ref-filename="180Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()));</td></tr>
<tr><th id="1016">1016</th><td>      })</td></tr>
<tr><th id="1017">1017</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14narrowScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::narrowScalarIf' data-ref="_ZN4llvm15LegalizeRuleSet14narrowScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14narrowScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">narrowScalarIf</a>(</td></tr>
<tr><th id="1018">1018</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates10largerThanEjj" title='llvm::LegalityPredicates::largerThan' data-ref="_ZN4llvm18LegalityPredicates10largerThanEjj" data-ref-filename="_ZN4llvm18LegalityPredicates10largerThanEjj">largerThan</a>(<var>0</var>, <var>1</var>),</td></tr>
<tr><th id="1019">1019</th><td>      <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col1 decl" id="181Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="181Query" data-ref-filename="181Query">Query</dfn>) {</td></tr>
<tr><th id="1020">1020</th><td>        <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>0</var>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col1 ref" href="#181Query" title='Query' data-ref="181Query" data-ref-filename="181Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()));</td></tr>
<tr><th id="1021">1021</th><td>      });</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#681" title='llvm::TargetOpcode::G_ADDRSPACE_CAST' data-ref="llvm::TargetOpcode::G_ADDRSPACE_CAST" data-ref-filename="llvm..TargetOpcode..G_ADDRSPACE_CAST">G_ADDRSPACE_CAST</a>)</td></tr>
<tr><th id="1024">1024</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="1025">1025</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet6customEv" title='llvm::LegalizeRuleSet::custom' data-ref="_ZN4llvm15LegalizeRuleSet6customEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet6customEv">custom</a>();</td></tr>
<tr><th id="1026">1026</th><td></td></tr>
<tr><th id="1027">1027</th><td>  <em>const</em> <em>auto</em> <dfn class="local col2 decl" id="182needToSplitMemOp" title='needToSplitMemOp' data-type='const (lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp:1027:33)' data-ref="182needToSplitMemOp" data-ref-filename="182needToSplitMemOp">needToSplitMemOp</dfn> = [=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col3 decl" id="183Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="183Query" data-ref-filename="183Query">Query</dfn>,</td></tr>
<tr><th id="1028">1028</th><td>                                    <em>bool</em> <dfn class="local col4 decl" id="184IsLoad" title='IsLoad' data-type='bool' data-ref="184IsLoad" data-ref-filename="184IsLoad">IsLoad</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="1029">1029</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="185DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="185DstTy" data-ref-filename="185DstTy">DstTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#183Query" title='Query' data-ref="183Query" data-ref-filename="183Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td>    <i>// Split vector extloads.</i></td></tr>
<tr><th id="1032">1032</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="186MemSize" title='MemSize' data-type='unsigned int' data-ref="186MemSize" data-ref-filename="186MemSize">MemSize</dfn> = <a class="local col3 ref" href="#183Query" title='Query' data-ref="183Query" data-ref-filename="183Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::SizeInBits" title='llvm::LegalityQuery::MemDesc::SizeInBits' data-ref="llvm::LegalityQuery::MemDesc::SizeInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..SizeInBits">SizeInBits</a>;</td></tr>
<tr><th id="1033">1033</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="187AlignBits" title='AlignBits' data-type='unsigned int' data-ref="187AlignBits" data-ref-filename="187AlignBits">AlignBits</dfn> = <a class="local col3 ref" href="#183Query" title='Query' data-ref="183Query" data-ref-filename="183Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::AlignInBits" title='llvm::LegalityQuery::MemDesc::AlignInBits' data-ref="llvm::LegalityQuery::MemDesc::AlignInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..AlignInBits">AlignInBits</a>;</td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td>    <b>if</b> (<a class="local col6 ref" href="#186MemSize" title='MemSize' data-ref="186MemSize" data-ref-filename="186MemSize">MemSize</a> &lt; <a class="local col5 ref" href="#185DstTy" title='DstTy' data-ref="185DstTy" data-ref-filename="185DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>())</td></tr>
<tr><th id="1036">1036</th><td>      <a class="local col6 ref" href="#186MemSize" title='MemSize' data-ref="186MemSize" data-ref-filename="186MemSize">MemSize</a> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="local col6 ref" href="#186MemSize" title='MemSize' data-ref="186MemSize" data-ref-filename="186MemSize">MemSize</a>, <a class="local col7 ref" href="#187AlignBits" title='AlignBits' data-ref="187AlignBits" data-ref-filename="187AlignBits">AlignBits</a>);</td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td>    <b>if</b> (<a class="local col5 ref" href="#185DstTy" title='DstTy' data-ref="185DstTy" data-ref-filename="185DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col5 ref" href="#185DstTy" title='DstTy' data-ref="185DstTy" data-ref-filename="185DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <a class="local col6 ref" href="#186MemSize" title='MemSize' data-ref="186MemSize" data-ref-filename="186MemSize">MemSize</a>)</td></tr>
<tr><th id="1039">1039</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1040">1040</th><td></td></tr>
<tr><th id="1041">1041</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="188PtrTy" title='PtrTy' data-type='const llvm::LLT' data-ref="188PtrTy" data-ref-filename="188PtrTy">PtrTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#183Query" title='Query' data-ref="183Query" data-ref-filename="183Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="1042">1042</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="189AS" title='AS' data-type='unsigned int' data-ref="189AS" data-ref-filename="189AS">AS</dfn> = <a class="local col8 ref" href="#188PtrTy" title='PtrTy' data-ref="188PtrTy" data-ref-filename="188PtrTy">PtrTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv" data-ref-filename="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="1043">1043</th><td>    <b>if</b> (<a class="local col6 ref" href="#186MemSize" title='MemSize' data-ref="186MemSize" data-ref-filename="186MemSize">MemSize</a> &gt; <a class="tu ref fn" href="#_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb" title='maxSizeForAddrSpace' data-use='c' data-ref="_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb" data-ref-filename="_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb">maxSizeForAddrSpace</a>(<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>, <a class="local col9 ref" href="#189AS" title='AS' data-ref="189AS" data-ref-filename="189AS">AS</a>, <a class="local col4 ref" href="#184IsLoad" title='IsLoad' data-ref="184IsLoad" data-ref-filename="184IsLoad">IsLoad</a>))</td></tr>
<tr><th id="1044">1044</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td>    <i>// Catch weird sized loads that don't evenly divide into the access sizes</i></td></tr>
<tr><th id="1047">1047</th><td><i>    // TODO: May be able to widen depending on alignment etc.</i></td></tr>
<tr><th id="1048">1048</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="190NumRegs" title='NumRegs' data-type='unsigned int' data-ref="190NumRegs" data-ref-filename="190NumRegs">NumRegs</dfn> = (<a class="local col6 ref" href="#186MemSize" title='MemSize' data-ref="186MemSize" data-ref-filename="186MemSize">MemSize</a> + <var>31</var>) / <var>32</var>;</td></tr>
<tr><th id="1049">1049</th><td>    <b>if</b> (<a class="local col0 ref" href="#190NumRegs" title='NumRegs' data-ref="190NumRegs" data-ref-filename="190NumRegs">NumRegs</a> == <var>3</var>) {</td></tr>
<tr><th id="1050">1050</th><td>      <b>if</b> (!<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv" title='llvm::GCNSubtarget::hasDwordx3LoadStores' data-ref="_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv" data-ref-filename="_ZNK4llvm12GCNSubtarget20hasDwordx3LoadStoresEv">hasDwordx3LoadStores</a>())</td></tr>
<tr><th id="1051">1051</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1052">1052</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1053">1053</th><td>      <i>// If the alignment allows, these should have been widened.</i></td></tr>
<tr><th id="1054">1054</th><td>      <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej" data-ref-filename="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col0 ref" href="#190NumRegs" title='NumRegs' data-ref="190NumRegs" data-ref-filename="190NumRegs">NumRegs</a>))</td></tr>
<tr><th id="1055">1055</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1056">1056</th><td>    }</td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td>    <b>if</b> (<a class="local col7 ref" href="#187AlignBits" title='AlignBits' data-ref="187AlignBits" data-ref-filename="187AlignBits">AlignBits</a> &lt; <a class="local col6 ref" href="#186MemSize" title='MemSize' data-ref="186MemSize" data-ref-filename="186MemSize">MemSize</a>) {</td></tr>
<tr><th id="1059">1059</th><td>      <em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a> *<dfn class="local col1 decl" id="191TLI" title='TLI' data-type='const llvm::SITargetLowering *' data-ref="191TLI" data-ref-filename="191TLI">TLI</dfn> = <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17getTargetLoweringEv" title='llvm::GCNSubtarget::getTargetLowering' data-ref="_ZNK4llvm12GCNSubtarget17getTargetLoweringEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="1060">1060</th><td>      <b>return</b> !<a class="local col1 ref" href="#191TLI" title='TLI' data-ref="191TLI" data-ref-filename="191TLI">TLI</a>-&gt;<a class="ref fn" href="SIISelLowering.h.html#_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb" title='llvm::SITargetLowering::allowsMisalignedMemoryAccessesImpl' data-ref="_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb" data-ref-filename="_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb">allowsMisalignedMemoryAccessesImpl</a>(<a class="local col6 ref" href="#186MemSize" title='MemSize' data-ref="186MemSize" data-ref-filename="186MemSize">MemSize</a>, <a class="local col9 ref" href="#189AS" title='AS' data-ref="189AS" data-ref-filename="189AS">AS</a>,</td></tr>
<tr><th id="1061">1061</th><td>                                                      <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><a class="local col7 ref" href="#187AlignBits" title='AlignBits' data-ref="187AlignBits" data-ref-filename="187AlignBits">AlignBits</a> / <var>8</var>));</td></tr>
<tr><th id="1062">1062</th><td>    }</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1065">1065</th><td>  };</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="192GlobalAlign32" title='GlobalAlign32' data-type='unsigned int' data-ref="192GlobalAlign32" data-ref-filename="192GlobalAlign32">GlobalAlign32</dfn> = <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget31hasUnalignedBufferAccessEnabledEv" title='llvm::GCNSubtarget::hasUnalignedBufferAccessEnabled' data-ref="_ZNK4llvm12GCNSubtarget31hasUnalignedBufferAccessEnabledEv" data-ref-filename="_ZNK4llvm12GCNSubtarget31hasUnalignedBufferAccessEnabledEv">hasUnalignedBufferAccessEnabled</a>() ? <var>0</var> : <var>32</var>;</td></tr>
<tr><th id="1068">1068</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="193GlobalAlign16" title='GlobalAlign16' data-type='unsigned int' data-ref="193GlobalAlign16" data-ref-filename="193GlobalAlign16">GlobalAlign16</dfn> = <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget31hasUnalignedBufferAccessEnabledEv" title='llvm::GCNSubtarget::hasUnalignedBufferAccessEnabled' data-ref="_ZNK4llvm12GCNSubtarget31hasUnalignedBufferAccessEnabledEv" data-ref-filename="_ZNK4llvm12GCNSubtarget31hasUnalignedBufferAccessEnabledEv">hasUnalignedBufferAccessEnabled</a>() ? <var>0</var> : <var>16</var>;</td></tr>
<tr><th id="1069">1069</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="194GlobalAlign8" title='GlobalAlign8' data-type='unsigned int' data-ref="194GlobalAlign8" data-ref-filename="194GlobalAlign8">GlobalAlign8</dfn> = <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget31hasUnalignedBufferAccessEnabledEv" title='llvm::GCNSubtarget::hasUnalignedBufferAccessEnabled' data-ref="_ZNK4llvm12GCNSubtarget31hasUnalignedBufferAccessEnabledEv" data-ref-filename="_ZNK4llvm12GCNSubtarget31hasUnalignedBufferAccessEnabledEv">hasUnalignedBufferAccessEnabled</a>() ? <var>0</var> : <var>8</var>;</td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td>  <i>// TODO: Refine based on subtargets which support unaligned access or 128-bit</i></td></tr>
<tr><th id="1072">1072</th><td><i>  // LDS</i></td></tr>
<tr><th id="1073">1073</th><td><i>  // TODO: Unsupported flat for SI.</i></td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="195Op" title='Op' data-type='unsigned int' data-ref="195Op" data-ref-filename="195Op">Op</dfn> : {<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>}) {</td></tr>
<tr><th id="1076">1076</th><td>    <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="196IsStore" title='IsStore' data-type='const bool' data-ref="196IsStore" data-ref-filename="196IsStore">IsStore</dfn> = <a class="local col5 ref" href="#195Op" title='Op' data-ref="195Op" data-ref-filename="195Op">Op</a> == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE" data-ref-filename="llvm..TargetOpcode..G_STORE">G_STORE</a>;</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>    <em>auto</em> &amp;<dfn class="local col7 decl" id="197Actions" title='Actions' data-type='llvm::LegalizeRuleSet &amp;' data-ref="197Actions" data-ref-filename="197Actions">Actions</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="local col5 ref" href="#195Op" title='Op' data-ref="195Op" data-ref-filename="195Op">Op</a>);</td></tr>
<tr><th id="1079">1079</th><td>    <i>// Explicitly list some common cases.</i></td></tr>
<tr><th id="1080">1080</th><td><i>    // TODO: Does this help compile time at all?</i></td></tr>
<tr><th id="1081">1081</th><td>    <a class="local col7 ref" href="#197Actions" title='Actions' data-ref="197Actions" data-ref-filename="197Actions">Actions</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForTypesWithMemDescESt16initializer_listINS_18LegalityPredicates18TypePairAndMemDescEE" title='llvm::LegalizeRuleSet::legalForTypesWithMemDesc' data-ref="_ZN4llvm15LegalizeRuleSet24legalForTypesWithMemDescESt16initializer_listINS_18LegalityPredicates18TypePairAndMemDescEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForTypesWithMemDescESt16initializer_listINS_18LegalityPredicates18TypePairAndMemDescEE">legalForTypesWithMemDesc</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>, <var>32</var>, <a class="local col2 ref" href="#192GlobalAlign32" title='GlobalAlign32' data-ref="192GlobalAlign32" data-ref-filename="192GlobalAlign32">GlobalAlign32</a>},</td></tr>
<tr><th id="1082">1082</th><td>                                      {<a class="local col6 ref" href="#126V2S32" title='V2S32' data-ref="126V2S32" data-ref-filename="126V2S32">V2S32</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>, <var>64</var>, <a class="local col2 ref" href="#192GlobalAlign32" title='GlobalAlign32' data-ref="192GlobalAlign32" data-ref-filename="192GlobalAlign32">GlobalAlign32</a>},</td></tr>
<tr><th id="1083">1083</th><td>                                      {<a class="local col8 ref" href="#128V4S32" title='V4S32' data-ref="128V4S32" data-ref-filename="128V4S32">V4S32</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>, <var>128</var>, <a class="local col2 ref" href="#192GlobalAlign32" title='GlobalAlign32' data-ref="192GlobalAlign32" data-ref-filename="192GlobalAlign32">GlobalAlign32</a>},</td></tr>
<tr><th id="1084">1084</th><td>                                      {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>, <var>64</var>, <a class="local col2 ref" href="#192GlobalAlign32" title='GlobalAlign32' data-ref="192GlobalAlign32" data-ref-filename="192GlobalAlign32">GlobalAlign32</a>},</td></tr>
<tr><th id="1085">1085</th><td>                                      {<a class="local col2 ref" href="#142V2S64" title='V2S64' data-ref="142V2S64" data-ref-filename="142V2S64">V2S64</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>, <var>128</var>, <a class="local col2 ref" href="#192GlobalAlign32" title='GlobalAlign32' data-ref="192GlobalAlign32" data-ref-filename="192GlobalAlign32">GlobalAlign32</a>},</td></tr>
<tr><th id="1086">1086</th><td>                                      {<a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>, <var>32</var>, <a class="local col2 ref" href="#192GlobalAlign32" title='GlobalAlign32' data-ref="192GlobalAlign32" data-ref-filename="192GlobalAlign32">GlobalAlign32</a>},</td></tr>
<tr><th id="1087">1087</th><td>                                      {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>, <var>8</var>, <a class="local col4 ref" href="#194GlobalAlign8" title='GlobalAlign8' data-ref="194GlobalAlign8" data-ref-filename="194GlobalAlign8">GlobalAlign8</a>},</td></tr>
<tr><th id="1088">1088</th><td>                                      {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>, <var>16</var>, <a class="local col3 ref" href="#193GlobalAlign16" title='GlobalAlign16' data-ref="193GlobalAlign16" data-ref-filename="193GlobalAlign16">GlobalAlign16</a>},</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td>                                      {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>, <var>32</var>, <var>32</var>},</td></tr>
<tr><th id="1091">1091</th><td>                                      {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>, <var>64</var>, <var>32</var>},</td></tr>
<tr><th id="1092">1092</th><td>                                      {<a class="local col6 ref" href="#126V2S32" title='V2S32' data-ref="126V2S32" data-ref-filename="126V2S32">V2S32</a>, <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>, <var>64</var>, <var>32</var>},</td></tr>
<tr><th id="1093">1093</th><td>                                      {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>, <var>8</var>, <var>8</var>},</td></tr>
<tr><th id="1094">1094</th><td>                                      {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>, <var>16</var>, <var>16</var>},</td></tr>
<tr><th id="1095">1095</th><td>                                      {<a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>, <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>, <var>32</var>, <var>32</var>},</td></tr>
<tr><th id="1096">1096</th><td></td></tr>
<tr><th id="1097">1097</th><td>                                      {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#158PrivatePtr" title='PrivatePtr' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</a>, <var>32</var>, <var>32</var>},</td></tr>
<tr><th id="1098">1098</th><td>                                      {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#158PrivatePtr" title='PrivatePtr' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</a>, <var>8</var>, <var>8</var>},</td></tr>
<tr><th id="1099">1099</th><td>                                      {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#158PrivatePtr" title='PrivatePtr' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</a>, <var>16</var>, <var>16</var>},</td></tr>
<tr><th id="1100">1100</th><td>                                      {<a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>, <a class="local col8 ref" href="#158PrivatePtr" title='PrivatePtr' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</a>, <var>32</var>, <var>32</var>},</td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td>                                      {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col3 ref" href="#153ConstantPtr" title='ConstantPtr' data-ref="153ConstantPtr" data-ref-filename="153ConstantPtr">ConstantPtr</a>, <var>32</var>, <a class="local col2 ref" href="#192GlobalAlign32" title='GlobalAlign32' data-ref="192GlobalAlign32" data-ref-filename="192GlobalAlign32">GlobalAlign32</a>},</td></tr>
<tr><th id="1103">1103</th><td>                                      {<a class="local col6 ref" href="#126V2S32" title='V2S32' data-ref="126V2S32" data-ref-filename="126V2S32">V2S32</a>, <a class="local col3 ref" href="#153ConstantPtr" title='ConstantPtr' data-ref="153ConstantPtr" data-ref-filename="153ConstantPtr">ConstantPtr</a>, <var>64</var>, <a class="local col2 ref" href="#192GlobalAlign32" title='GlobalAlign32' data-ref="192GlobalAlign32" data-ref-filename="192GlobalAlign32">GlobalAlign32</a>},</td></tr>
<tr><th id="1104">1104</th><td>                                      {<a class="local col8 ref" href="#128V4S32" title='V4S32' data-ref="128V4S32" data-ref-filename="128V4S32">V4S32</a>, <a class="local col3 ref" href="#153ConstantPtr" title='ConstantPtr' data-ref="153ConstantPtr" data-ref-filename="153ConstantPtr">ConstantPtr</a>, <var>128</var>, <a class="local col2 ref" href="#192GlobalAlign32" title='GlobalAlign32' data-ref="192GlobalAlign32" data-ref-filename="192GlobalAlign32">GlobalAlign32</a>},</td></tr>
<tr><th id="1105">1105</th><td>                                      {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col3 ref" href="#153ConstantPtr" title='ConstantPtr' data-ref="153ConstantPtr" data-ref-filename="153ConstantPtr">ConstantPtr</a>, <var>64</var>, <a class="local col2 ref" href="#192GlobalAlign32" title='GlobalAlign32' data-ref="192GlobalAlign32" data-ref-filename="192GlobalAlign32">GlobalAlign32</a>},</td></tr>
<tr><th id="1106">1106</th><td>                                      {<a class="local col6 ref" href="#126V2S32" title='V2S32' data-ref="126V2S32" data-ref-filename="126V2S32">V2S32</a>, <a class="local col3 ref" href="#153ConstantPtr" title='ConstantPtr' data-ref="153ConstantPtr" data-ref-filename="153ConstantPtr">ConstantPtr</a>, <var>32</var>, <a class="local col2 ref" href="#192GlobalAlign32" title='GlobalAlign32' data-ref="192GlobalAlign32" data-ref-filename="192GlobalAlign32">GlobalAlign32</a>}});</td></tr>
<tr><th id="1107">1107</th><td>    <a class="local col7 ref" href="#197Actions" title='Actions' data-ref="197Actions" data-ref-filename="197Actions">Actions</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(</td></tr>
<tr><th id="1108">1108</th><td>      <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col8 decl" id="198Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="198Query" data-ref-filename="198Query">Query</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="1109">1109</th><td>        <b>return</b> <a class="tu ref fn" href="#_ZL16isLoadStoreLegalRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj" title='isLoadStoreLegal' data-use='c' data-ref="_ZL16isLoadStoreLegalRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj" data-ref-filename="_ZL16isLoadStoreLegalRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj">isLoadStoreLegal</a>(<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>, <a class="local col8 ref" href="#198Query" title='Query' data-ref="198Query" data-ref-filename="198Query">Query</a>, <a class="local col5 ref" href="#195Op" title='Op' data-ref="195Op" data-ref-filename="195Op">Op</a>);</td></tr>
<tr><th id="1110">1110</th><td>      });</td></tr>
<tr><th id="1111">1111</th><td></td></tr>
<tr><th id="1112">1112</th><td>    <i>// Constant 32-bit is handled by addrspacecasting the 32-bit pointer to</i></td></tr>
<tr><th id="1113">1113</th><td><i>    // 64-bits.</i></td></tr>
<tr><th id="1114">1114</th><td><i>    //</i></td></tr>
<tr><th id="1115">1115</th><td><i>    // TODO: Should generalize bitcast action into coerce, which will also cover</i></td></tr>
<tr><th id="1116">1116</th><td><i>    // inserting addrspacecasts.</i></td></tr>
<tr><th id="1117">1117</th><td>    <a class="local col7 ref" href="#197Actions" title='Actions' data-ref="197Actions" data-ref-filename="197Actions">Actions</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8customIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::customIf' data-ref="_ZN4llvm15LegalizeRuleSet8customIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8customIfESt8functionIFbRKNS_13LegalityQueryEEE">customIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates6typeIsEjNS_3LLTE" title='llvm::LegalityPredicates::typeIs' data-ref="_ZN4llvm18LegalityPredicates6typeIsEjNS_3LLTE" data-ref-filename="_ZN4llvm18LegalityPredicates6typeIsEjNS_3LLTE">typeIs</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#154Constant32Ptr" title='Constant32Ptr' data-ref="154Constant32Ptr" data-ref-filename="154Constant32Ptr">Constant32Ptr</a>));</td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td>    <i>// Turn any illegal element vectors into something easier to deal</i></td></tr>
<tr><th id="1120">1120</th><td><i>    // with. These will ultimately produce 32-bit scalar shifts to extract the</i></td></tr>
<tr><th id="1121">1121</th><td><i>    // parts anyway.</i></td></tr>
<tr><th id="1122">1122</th><td><i>    //</i></td></tr>
<tr><th id="1123">1123</th><td><i>    // For odd 16-bit element vectors, prefer to split those into pieces with</i></td></tr>
<tr><th id="1124">1124</th><td><i>    // 16-bit vector parts.</i></td></tr>
<tr><th id="1125">1125</th><td>    <a class="local col7 ref" href="#197Actions" title='Actions' data-ref="197Actions" data-ref-filename="197Actions">Actions</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9bitcastIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::bitcastIf' data-ref="_ZN4llvm15LegalizeRuleSet9bitcastIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9bitcastIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">bitcastIf</a>(</td></tr>
<tr><th id="1126">1126</th><td>      <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col9 decl" id="199Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="199Query" data-ref-filename="199Query">Query</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="1127">1127</th><td>        <b>return</b> <a class="tu ref fn" href="#_ZL26shouldBitcastLoadStoreTypeRKN4llvm12GCNSubtargetENS_3LLTEj" title='shouldBitcastLoadStoreType' data-use='c' data-ref="_ZL26shouldBitcastLoadStoreTypeRKN4llvm12GCNSubtargetENS_3LLTEj" data-ref-filename="_ZL26shouldBitcastLoadStoreTypeRKN4llvm12GCNSubtargetENS_3LLTEj">shouldBitcastLoadStoreType</a>(<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#199Query" title='Query' data-ref="199Query" data-ref-filename="199Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>,</td></tr>
<tr><th id="1128">1128</th><td>                                          <a class="local col9 ref" href="#199Query" title='Query' data-ref="199Query" data-ref-filename="199Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::SizeInBits" title='llvm::LegalityQuery::MemDesc::SizeInBits' data-ref="llvm::LegalityQuery::MemDesc::SizeInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..SizeInBits">SizeInBits</a>);</td></tr>
<tr><th id="1129">1129</th><td>      }, <a class="tu ref fn" href="#_ZL21bitcastToRegisterTypej" title='bitcastToRegisterType' data-use='c' data-ref="_ZL21bitcastToRegisterTypej" data-ref-filename="_ZL21bitcastToRegisterTypej">bitcastToRegisterType</a>(<var>0</var>));</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td>    <b>if</b> (!<a class="local col6 ref" href="#196IsStore" title='IsStore' data-ref="196IsStore" data-ref-filename="196IsStore">IsStore</a>) {</td></tr>
<tr><th id="1132">1132</th><td>      <i>// Widen suitably aligned loads by loading extra bytes. The standard</i></td></tr>
<tr><th id="1133">1133</th><td><i>      // legalization actions can't properly express widening memory operands.</i></td></tr>
<tr><th id="1134">1134</th><td>      <a class="local col7 ref" href="#197Actions" title='Actions' data-ref="197Actions" data-ref-filename="197Actions">Actions</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8customIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::customIf' data-ref="_ZN4llvm15LegalizeRuleSet8customIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8customIfESt8functionIFbRKNS_13LegalityQueryEEE">customIf</a>(<span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col0 decl" id="200Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="200Query" data-ref-filename="200Query">Query</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="1135">1135</th><td>        <b>return</b> <a class="tu ref fn" href="#_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj" title='shouldWidenLoad' data-use='c' data-ref="_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj" data-ref-filename="_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetERKNS_13LegalityQueryEj">shouldWidenLoad</a>(<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>, <a class="local col0 ref" href="#200Query" title='Query' data-ref="200Query" data-ref-filename="200Query">Query</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>);</td></tr>
<tr><th id="1136">1136</th><td>      });</td></tr>
<tr><th id="1137">1137</th><td>    }</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td>    <i>// FIXME: load/store narrowing should be moved to lower action</i></td></tr>
<tr><th id="1140">1140</th><td>    <a class="local col7 ref" href="#197Actions" title='Actions' data-ref="197Actions" data-ref-filename="197Actions">Actions</a></td></tr>
<tr><th id="1141">1141</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14narrowScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::narrowScalarIf' data-ref="_ZN4llvm15LegalizeRuleSet14narrowScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14narrowScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">narrowScalarIf</a>(</td></tr>
<tr><th id="1142">1142</th><td>            <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col1 decl" id="201Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="201Query" data-ref-filename="201Query">Query</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="1143">1143</th><td>              <b>return</b> !<a class="local col1 ref" href="#201Query" title='Query' data-ref="201Query" data-ref-filename="201Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="1144">1144</th><td>                     <a class="local col2 ref" href="#182needToSplitMemOp" title='needToSplitMemOp' data-ref="182needToSplitMemOp" data-ref-filename="182needToSplitMemOp">needToSplitMemOp</a><a class="tu ref fn" href="#_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_1clERKNS_13LegalityQueryEb" title='llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo(const llvm::GCNSubtarget &amp;, const llvm::GCNTargetMachine &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_1clERKNS_13LegalityQueryEb" data-ref-filename="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_1clERKNS_13LegalityQueryEb">(<a class="local col1 ref" href="#201Query" title='Query' data-ref="201Query" data-ref-filename="201Query">Query</a>, <a class="local col5 ref" href="#195Op" title='Op' data-ref="195Op" data-ref-filename="195Op">Op</a> == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>)</a>;</td></tr>
<tr><th id="1145">1145</th><td>            },</td></tr>
<tr><th id="1146">1146</th><td>            <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col2 decl" id="202Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="202Query" data-ref-filename="202Query">Query</dfn>) -&gt; <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>&gt; {</td></tr>
<tr><th id="1147">1147</th><td>              <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="203DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="203DstTy" data-ref-filename="203DstTy">DstTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#202Query" title='Query' data-ref="202Query" data-ref-filename="202Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="1148">1148</th><td>              <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="204PtrTy" title='PtrTy' data-type='const llvm::LLT' data-ref="204PtrTy" data-ref-filename="204PtrTy">PtrTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#202Query" title='Query' data-ref="202Query" data-ref-filename="202Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="1149">1149</th><td></td></tr>
<tr><th id="1150">1150</th><td>              <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="205DstSize" title='DstSize' data-type='const unsigned int' data-ref="205DstSize" data-ref-filename="205DstSize">DstSize</dfn> = <a class="local col3 ref" href="#203DstTy" title='DstTy' data-ref="203DstTy" data-ref-filename="203DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1151">1151</th><td>              <em>unsigned</em> <dfn class="local col6 decl" id="206MemSize" title='MemSize' data-type='unsigned int' data-ref="206MemSize" data-ref-filename="206MemSize">MemSize</dfn> = <a class="local col2 ref" href="#202Query" title='Query' data-ref="202Query" data-ref-filename="202Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::SizeInBits" title='llvm::LegalityQuery::MemDesc::SizeInBits' data-ref="llvm::LegalityQuery::MemDesc::SizeInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..SizeInBits">SizeInBits</a>;</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td>              <i>// Split extloads.</i></td></tr>
<tr><th id="1154">1154</th><td>              <b>if</b> (<a class="local col5 ref" href="#205DstSize" title='DstSize' data-ref="205DstSize" data-ref-filename="205DstSize">DstSize</a> &gt; <a class="local col6 ref" href="#206MemSize" title='MemSize' data-ref="206MemSize" data-ref-filename="206MemSize">MemSize</a>)</td></tr>
<tr><th id="1155">1155</th><td>                <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>0</var>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col6 ref" href="#206MemSize" title='MemSize' data-ref="206MemSize" data-ref-filename="206MemSize">MemSize</a>));</td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td>              <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej" data-ref-filename="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col5 ref" href="#205DstSize" title='DstSize' data-ref="205DstSize" data-ref-filename="205DstSize">DstSize</a>)) {</td></tr>
<tr><th id="1158">1158</th><td>                <i>// We're probably decomposing an odd sized store. Try to split</i></td></tr>
<tr><th id="1159">1159</th><td><i>                // to the widest type. TODO: Account for alignment. As-is it</i></td></tr>
<tr><th id="1160">1160</th><td><i>                // should be OK, since the new parts will be further legalized.</i></td></tr>
<tr><th id="1161">1161</th><td>                <em>unsigned</em> <dfn class="local col7 decl" id="207FloorSize" title='FloorSize' data-type='unsigned int' data-ref="207FloorSize" data-ref-filename="207FloorSize">FloorSize</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13PowerOf2FloorEm" title='llvm::PowerOf2Floor' data-ref="_ZN4llvm13PowerOf2FloorEm" data-ref-filename="_ZN4llvm13PowerOf2FloorEm">PowerOf2Floor</a>(<a class="local col5 ref" href="#205DstSize" title='DstSize' data-ref="205DstSize" data-ref-filename="205DstSize">DstSize</a>);</td></tr>
<tr><th id="1162">1162</th><td>                <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>0</var>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col7 ref" href="#207FloorSize" title='FloorSize' data-ref="207FloorSize" data-ref-filename="207FloorSize">FloorSize</a>));</td></tr>
<tr><th id="1163">1163</th><td>              }</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>              <b>if</b> (<a class="local col5 ref" href="#205DstSize" title='DstSize' data-ref="205DstSize" data-ref-filename="205DstSize">DstSize</a> &gt; <var>32</var> &amp;&amp; (<a class="local col5 ref" href="#205DstSize" title='DstSize' data-ref="205DstSize" data-ref-filename="205DstSize">DstSize</a> % <var>32</var> != <var>0</var>)) {</td></tr>
<tr><th id="1166">1166</th><td>                <i>// FIXME: Need a way to specify non-extload of larger size if</i></td></tr>
<tr><th id="1167">1167</th><td><i>                // suitably aligned.</i></td></tr>
<tr><th id="1168">1168</th><td>                <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>0</var>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var> * (<a class="local col5 ref" href="#205DstSize" title='DstSize' data-ref="205DstSize" data-ref-filename="205DstSize">DstSize</a> / <var>32</var>)));</td></tr>
<tr><th id="1169">1169</th><td>              }</td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td>              <em>unsigned</em> <dfn class="local col8 decl" id="208MaxSize" title='MaxSize' data-type='unsigned int' data-ref="208MaxSize" data-ref-filename="208MaxSize">MaxSize</dfn> = <a class="tu ref fn" href="#_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb" title='maxSizeForAddrSpace' data-use='c' data-ref="_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb" data-ref-filename="_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb">maxSizeForAddrSpace</a>(<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>,</td></tr>
<tr><th id="1172">1172</th><td>                                                     <a class="local col4 ref" href="#204PtrTy" title='PtrTy' data-ref="204PtrTy" data-ref-filename="204PtrTy">PtrTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv" data-ref-filename="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>(),</td></tr>
<tr><th id="1173">1173</th><td>                                                     <a class="local col5 ref" href="#195Op" title='Op' data-ref="195Op" data-ref-filename="195Op">Op</a> == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>);</td></tr>
<tr><th id="1174">1174</th><td>              <b>if</b> (<a class="local col6 ref" href="#206MemSize" title='MemSize' data-ref="206MemSize" data-ref-filename="206MemSize">MemSize</a> &gt; <a class="local col8 ref" href="#208MaxSize" title='MaxSize' data-ref="208MaxSize" data-ref-filename="208MaxSize">MaxSize</a>)</td></tr>
<tr><th id="1175">1175</th><td>                <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>0</var>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col8 ref" href="#208MaxSize" title='MaxSize' data-ref="208MaxSize" data-ref-filename="208MaxSize">MaxSize</a>));</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td>              <em>unsigned</em> <dfn class="local col9 decl" id="209Align" title='Align' data-type='unsigned int' data-ref="209Align" data-ref-filename="209Align">Align</dfn> = <a class="local col2 ref" href="#202Query" title='Query' data-ref="202Query" data-ref-filename="202Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::AlignInBits" title='llvm::LegalityQuery::MemDesc::AlignInBits' data-ref="llvm::LegalityQuery::MemDesc::AlignInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..AlignInBits">AlignInBits</a>;</td></tr>
<tr><th id="1178">1178</th><td>              <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>0</var>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col9 ref" href="#209Align" title='Align' data-ref="209Align" data-ref-filename="209Align">Align</a>));</td></tr>
<tr><th id="1179">1179</th><td>            })</td></tr>
<tr><th id="1180">1180</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::fewerElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">fewerElementsIf</a>(</td></tr>
<tr><th id="1181">1181</th><td>            <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col0 decl" id="210Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="210Query" data-ref-filename="210Query">Query</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="1182">1182</th><td>              <b>return</b> <a class="local col0 ref" href="#210Query" title='Query' data-ref="210Query" data-ref-filename="210Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="1183">1183</th><td>                     <a class="local col2 ref" href="#182needToSplitMemOp" title='needToSplitMemOp' data-ref="182needToSplitMemOp" data-ref-filename="182needToSplitMemOp">needToSplitMemOp</a><a class="tu ref fn" href="#_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_1clERKNS_13LegalityQueryEb" title='llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo(const llvm::GCNSubtarget &amp;, const llvm::GCNTargetMachine &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_1clERKNS_13LegalityQueryEb" data-ref-filename="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_1clERKNS_13LegalityQueryEb">(<a class="local col0 ref" href="#210Query" title='Query' data-ref="210Query" data-ref-filename="210Query">Query</a>, <a class="local col5 ref" href="#195Op" title='Op' data-ref="195Op" data-ref-filename="195Op">Op</a> == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>)</a>;</td></tr>
<tr><th id="1184">1184</th><td>            },</td></tr>
<tr><th id="1185">1185</th><td>            <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col1 decl" id="211Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="211Query" data-ref-filename="211Query">Query</dfn>) -&gt; <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>&gt; {</td></tr>
<tr><th id="1186">1186</th><td>              <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="212DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="212DstTy" data-ref-filename="212DstTy">DstTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#211Query" title='Query' data-ref="211Query" data-ref-filename="211Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="1187">1187</th><td>              <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="213PtrTy" title='PtrTy' data-type='const llvm::LLT' data-ref="213PtrTy" data-ref-filename="213PtrTy">PtrTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#211Query" title='Query' data-ref="211Query" data-ref-filename="211Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td>              <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="214EltTy" title='EltTy' data-type='llvm::LLT' data-ref="214EltTy" data-ref-filename="214EltTy">EltTy</dfn> = <a class="local col2 ref" href="#212DstTy" title='DstTy' data-ref="212DstTy" data-ref-filename="212DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="1190">1190</th><td>              <em>unsigned</em> <dfn class="local col5 decl" id="215MaxSize" title='MaxSize' data-type='unsigned int' data-ref="215MaxSize" data-ref-filename="215MaxSize">MaxSize</dfn> = <a class="tu ref fn" href="#_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb" title='maxSizeForAddrSpace' data-use='c' data-ref="_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb" data-ref-filename="_ZL19maxSizeForAddrSpaceRKN4llvm12GCNSubtargetEjb">maxSizeForAddrSpace</a>(<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>,</td></tr>
<tr><th id="1191">1191</th><td>                                                     <a class="local col3 ref" href="#213PtrTy" title='PtrTy' data-ref="213PtrTy" data-ref-filename="213PtrTy">PtrTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv" data-ref-filename="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>(),</td></tr>
<tr><th id="1192">1192</th><td>                                                     <a class="local col5 ref" href="#195Op" title='Op' data-ref="195Op" data-ref-filename="195Op">Op</a> == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>);</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td>              <i>// FIXME: Handle widened to power of 2 results better. This ends</i></td></tr>
<tr><th id="1195">1195</th><td><i>              // up scalarizing.</i></td></tr>
<tr><th id="1196">1196</th><td><i>              // FIXME: 3 element stores scalarized on SI</i></td></tr>
<tr><th id="1197">1197</th><td><i></i></td></tr>
<tr><th id="1198">1198</th><td><i>              // Split if it's too large for the address space.</i></td></tr>
<tr><th id="1199">1199</th><td>              <b>if</b> (<a class="local col1 ref" href="#211Query" title='Query' data-ref="211Query" data-ref-filename="211Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::SizeInBits" title='llvm::LegalityQuery::MemDesc::SizeInBits' data-ref="llvm::LegalityQuery::MemDesc::SizeInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..SizeInBits">SizeInBits</a> &gt; <a class="local col5 ref" href="#215MaxSize" title='MaxSize' data-ref="215MaxSize" data-ref-filename="215MaxSize">MaxSize</a>) {</td></tr>
<tr><th id="1200">1200</th><td>                <em>unsigned</em> <dfn class="local col6 decl" id="216NumElts" title='NumElts' data-type='unsigned int' data-ref="216NumElts" data-ref-filename="216NumElts">NumElts</dfn> = <a class="local col2 ref" href="#212DstTy" title='DstTy' data-ref="212DstTy" data-ref-filename="212DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="1201">1201</th><td>                <em>unsigned</em> <dfn class="local col7 decl" id="217EltSize" title='EltSize' data-type='unsigned int' data-ref="217EltSize" data-ref-filename="217EltSize">EltSize</dfn> = <a class="local col4 ref" href="#214EltTy" title='EltTy' data-ref="214EltTy" data-ref-filename="214EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1202">1202</th><td></td></tr>
<tr><th id="1203">1203</th><td>                <b>if</b> (<a class="local col5 ref" href="#215MaxSize" title='MaxSize' data-ref="215MaxSize" data-ref-filename="215MaxSize">MaxSize</a> % <a class="local col7 ref" href="#217EltSize" title='EltSize' data-ref="217EltSize" data-ref-filename="217EltSize">EltSize</a> == <var>0</var>) {</td></tr>
<tr><th id="1204">1204</th><td>                  <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(</td></tr>
<tr><th id="1205">1205</th><td>                    <var>0</var>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT14scalarOrVectorEtS0_" title='llvm::LLT::scalarOrVector' data-ref="_ZN4llvm3LLT14scalarOrVectorEtS0_" data-ref-filename="_ZN4llvm3LLT14scalarOrVectorEtS0_">scalarOrVector</a>(<a class="local col5 ref" href="#215MaxSize" title='MaxSize' data-ref="215MaxSize" data-ref-filename="215MaxSize">MaxSize</a> / <a class="local col7 ref" href="#217EltSize" title='EltSize' data-ref="217EltSize" data-ref-filename="217EltSize">EltSize</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#214EltTy" title='EltTy' data-ref="214EltTy" data-ref-filename="214EltTy">EltTy</a>));</td></tr>
<tr><th id="1206">1206</th><td>                }</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>                <em>unsigned</em> <dfn class="local col8 decl" id="218NumPieces" title='NumPieces' data-type='unsigned int' data-ref="218NumPieces" data-ref-filename="218NumPieces">NumPieces</dfn> = <a class="local col1 ref" href="#211Query" title='Query' data-ref="211Query" data-ref-filename="211Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::SizeInBits" title='llvm::LegalityQuery::MemDesc::SizeInBits' data-ref="llvm::LegalityQuery::MemDesc::SizeInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..SizeInBits">SizeInBits</a> / <a class="local col5 ref" href="#215MaxSize" title='MaxSize' data-ref="215MaxSize" data-ref-filename="215MaxSize">MaxSize</a>;</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td>                <i>// FIXME: Refine when odd breakdowns handled</i></td></tr>
<tr><th id="1211">1211</th><td><i>                // The scalars will need to be re-legalized.</i></td></tr>
<tr><th id="1212">1212</th><td>                <b>if</b> (<a class="local col8 ref" href="#218NumPieces" title='NumPieces' data-ref="218NumPieces" data-ref-filename="218NumPieces">NumPieces</a> == <var>1</var> || <a class="local col8 ref" href="#218NumPieces" title='NumPieces' data-ref="218NumPieces" data-ref-filename="218NumPieces">NumPieces</a> &gt;= <a class="local col6 ref" href="#216NumElts" title='NumElts' data-ref="216NumElts" data-ref-filename="216NumElts">NumElts</a> ||</td></tr>
<tr><th id="1213">1213</th><td>                    <a class="local col6 ref" href="#216NumElts" title='NumElts' data-ref="216NumElts" data-ref-filename="216NumElts">NumElts</a> % <a class="local col8 ref" href="#218NumPieces" title='NumPieces' data-ref="218NumPieces" data-ref-filename="218NumPieces">NumPieces</a> != <var>0</var>)</td></tr>
<tr><th id="1214">1214</th><td>                  <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>0</var>, <span class='refarg'><a class="local col4 ref" href="#214EltTy" title='EltTy' data-ref="214EltTy" data-ref-filename="214EltTy">EltTy</a></span>);</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td>                <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>0</var>,</td></tr>
<tr><th id="1217">1217</th><td>                                      <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<a class="local col6 ref" href="#216NumElts" title='NumElts' data-ref="216NumElts" data-ref-filename="216NumElts">NumElts</a> / <a class="local col8 ref" href="#218NumPieces" title='NumPieces' data-ref="218NumPieces" data-ref-filename="218NumPieces">NumPieces</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#214EltTy" title='EltTy' data-ref="214EltTy" data-ref-filename="214EltTy">EltTy</a>));</td></tr>
<tr><th id="1218">1218</th><td>              }</td></tr>
<tr><th id="1219">1219</th><td></td></tr>
<tr><th id="1220">1220</th><td>              <i>// FIXME: We could probably handle weird extending loads better.</i></td></tr>
<tr><th id="1221">1221</th><td>              <em>unsigned</em> <dfn class="local col9 decl" id="219MemSize" title='MemSize' data-type='unsigned int' data-ref="219MemSize" data-ref-filename="219MemSize">MemSize</dfn> = <a class="local col1 ref" href="#211Query" title='Query' data-ref="211Query" data-ref-filename="211Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::SizeInBits" title='llvm::LegalityQuery::MemDesc::SizeInBits' data-ref="llvm::LegalityQuery::MemDesc::SizeInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..SizeInBits">SizeInBits</a>;</td></tr>
<tr><th id="1222">1222</th><td>              <b>if</b> (<a class="local col2 ref" href="#212DstTy" title='DstTy' data-ref="212DstTy" data-ref-filename="212DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <a class="local col9 ref" href="#219MemSize" title='MemSize' data-ref="219MemSize" data-ref-filename="219MemSize">MemSize</a>)</td></tr>
<tr><th id="1223">1223</th><td>                <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>0</var>, <span class='refarg'><a class="local col4 ref" href="#214EltTy" title='EltTy' data-ref="214EltTy" data-ref-filename="214EltTy">EltTy</a></span>);</td></tr>
<tr><th id="1224">1224</th><td></td></tr>
<tr><th id="1225">1225</th><td>              <em>unsigned</em> <dfn class="local col0 decl" id="220EltSize" title='EltSize' data-type='unsigned int' data-ref="220EltSize" data-ref-filename="220EltSize">EltSize</dfn> = <a class="local col4 ref" href="#214EltTy" title='EltTy' data-ref="214EltTy" data-ref-filename="214EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1226">1226</th><td>              <em>unsigned</em> <dfn class="local col1 decl" id="221DstSize" title='DstSize' data-type='unsigned int' data-ref="221DstSize" data-ref-filename="221DstSize">DstSize</dfn> = <a class="local col2 ref" href="#212DstTy" title='DstTy' data-ref="212DstTy" data-ref-filename="212DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1227">1227</th><td>              <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej" data-ref-filename="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col1 ref" href="#221DstSize" title='DstSize' data-ref="221DstSize" data-ref-filename="221DstSize">DstSize</a>)) {</td></tr>
<tr><th id="1228">1228</th><td>                <i>// We're probably decomposing an odd sized store. Try to split</i></td></tr>
<tr><th id="1229">1229</th><td><i>                // to the widest type. TODO: Account for alignment. As-is it</i></td></tr>
<tr><th id="1230">1230</th><td><i>                // should be OK, since the new parts will be further legalized.</i></td></tr>
<tr><th id="1231">1231</th><td>                <em>unsigned</em> <dfn class="local col2 decl" id="222FloorSize" title='FloorSize' data-type='unsigned int' data-ref="222FloorSize" data-ref-filename="222FloorSize">FloorSize</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13PowerOf2FloorEm" title='llvm::PowerOf2Floor' data-ref="_ZN4llvm13PowerOf2FloorEm" data-ref-filename="_ZN4llvm13PowerOf2FloorEm">PowerOf2Floor</a>(<a class="local col1 ref" href="#221DstSize" title='DstSize' data-ref="221DstSize" data-ref-filename="221DstSize">DstSize</a>);</td></tr>
<tr><th id="1232">1232</th><td>                <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(</td></tr>
<tr><th id="1233">1233</th><td>                  <var>0</var>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT14scalarOrVectorEtS0_" title='llvm::LLT::scalarOrVector' data-ref="_ZN4llvm3LLT14scalarOrVectorEtS0_" data-ref-filename="_ZN4llvm3LLT14scalarOrVectorEtS0_">scalarOrVector</a>(<a class="local col2 ref" href="#222FloorSize" title='FloorSize' data-ref="222FloorSize" data-ref-filename="222FloorSize">FloorSize</a> / <a class="local col0 ref" href="#220EltSize" title='EltSize' data-ref="220EltSize" data-ref-filename="220EltSize">EltSize</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#214EltTy" title='EltTy' data-ref="214EltTy" data-ref-filename="214EltTy">EltTy</a>));</td></tr>
<tr><th id="1234">1234</th><td>              }</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td>              <i>// Need to split because of alignment.</i></td></tr>
<tr><th id="1237">1237</th><td>              <em>unsigned</em> <dfn class="local col3 decl" id="223Align" title='Align' data-type='unsigned int' data-ref="223Align" data-ref-filename="223Align">Align</dfn> = <a class="local col1 ref" href="#211Query" title='Query' data-ref="211Query" data-ref-filename="211Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MMODescrs" title='llvm::LegalityQuery::MMODescrs' data-ref="llvm::LegalityQuery::MMODescrs" data-ref-filename="llvm..LegalityQuery..MMODescrs">MMODescrs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::MemDesc::AlignInBits" title='llvm::LegalityQuery::MemDesc::AlignInBits' data-ref="llvm::LegalityQuery::MemDesc::AlignInBits" data-ref-filename="llvm..LegalityQuery..MemDesc..AlignInBits">AlignInBits</a>;</td></tr>
<tr><th id="1238">1238</th><td>              <b>if</b> (<a class="local col0 ref" href="#220EltSize" title='EltSize' data-ref="220EltSize" data-ref-filename="220EltSize">EltSize</a> &gt; <a class="local col3 ref" href="#223Align" title='Align' data-ref="223Align" data-ref-filename="223Align">Align</a> &amp;&amp;</td></tr>
<tr><th id="1239">1239</th><td>                  (<a class="local col0 ref" href="#220EltSize" title='EltSize' data-ref="220EltSize" data-ref-filename="220EltSize">EltSize</a> / <a class="local col3 ref" href="#223Align" title='Align' data-ref="223Align" data-ref-filename="223Align">Align</a> &lt; <a class="local col2 ref" href="#212DstTy" title='DstTy' data-ref="212DstTy" data-ref-filename="212DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>())) {</td></tr>
<tr><th id="1240">1240</th><td>                <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>0</var>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<a class="local col0 ref" href="#220EltSize" title='EltSize' data-ref="220EltSize" data-ref-filename="220EltSize">EltSize</a> / <a class="local col3 ref" href="#223Align" title='Align' data-ref="223Align" data-ref-filename="223Align">Align</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#214EltTy" title='EltTy' data-ref="214EltTy" data-ref-filename="214EltTy">EltTy</a>));</td></tr>
<tr><th id="1241">1241</th><td>              }</td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td>              <i>// May need relegalization for the scalars.</i></td></tr>
<tr><th id="1244">1244</th><td>              <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>0</var>, <span class='refarg'><a class="local col4 ref" href="#214EltTy" title='EltTy' data-ref="214EltTy" data-ref-filename="214EltTy">EltTy</a></span>);</td></tr>
<tr><th id="1245">1245</th><td>            })</td></tr>
<tr><th id="1246">1246</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21lowerIfMemSizeNotPow2Ev" title='llvm::LegalizeRuleSet::lowerIfMemSizeNotPow2' data-ref="_ZN4llvm15LegalizeRuleSet21lowerIfMemSizeNotPow2Ev" data-ref-filename="_ZN4llvm15LegalizeRuleSet21lowerIfMemSizeNotPow2Ev">lowerIfMemSizeNotPow2</a>()</td></tr>
<tr><th id="1247">1247</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>);</td></tr>
<tr><th id="1248">1248</th><td></td></tr>
<tr><th id="1249">1249</th><td>    <b>if</b> (<a class="local col6 ref" href="#196IsStore" title='IsStore' data-ref="196IsStore" data-ref-filename="196IsStore">IsStore</a>)</td></tr>
<tr><th id="1250">1250</th><td>      <a class="local col7 ref" href="#197Actions" title='Actions' data-ref="197Actions" data-ref-filename="197Actions">Actions</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14narrowScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::narrowScalarIf' data-ref="_ZN4llvm15LegalizeRuleSet14narrowScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14narrowScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">narrowScalarIf</a>(<a class="tu ref fn" href="#_ZL22isWideScalarTruncStorej" title='isWideScalarTruncStore' data-use='c' data-ref="_ZL22isWideScalarTruncStorej" data-ref-filename="_ZL22isWideScalarTruncStorej">isWideScalarTruncStore</a>(<var>0</var>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE" title='llvm::LegalizeMutations::changeTo' data-ref="_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE" data-ref-filename="_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE">changeTo</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>));</td></tr>
<tr><th id="1251">1251</th><td></td></tr>
<tr><th id="1252">1252</th><td>    <a class="local col7 ref" href="#197Actions" title='Actions' data-ref="197Actions" data-ref-filename="197Actions">Actions</a></td></tr>
<tr><th id="1253">1253</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>)</td></tr>
<tr><th id="1254">1254</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::moreElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">moreElementsIf</a>(<a class="tu ref fn" href="#_ZL17vectorSmallerThanjj" title='vectorSmallerThan' data-use='c' data-ref="_ZL17vectorSmallerThanjj" data-ref-filename="_ZL17vectorSmallerThanjj">vectorSmallerThan</a>(<var>0</var>, <var>32</var>), <a class="tu ref fn" href="#_ZL19moreEltsToNext32Bitj" title='moreEltsToNext32Bit' data-use='c' data-ref="_ZL19moreEltsToNext32Bitj" data-ref-filename="_ZL19moreEltsToNext32Bitj">moreEltsToNext32Bit</a>(<var>0</var>))</td></tr>
<tr><th id="1255">1255</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="1256">1256</th><td>  }</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>  <em>auto</em> &amp;<dfn class="local col4 decl" id="224ExtLoads" title='ExtLoads' data-type='llvm::LegalizeRuleSet &amp;' data-ref="224ExtLoads" data-ref-filename="224ExtLoads">ExtLoads</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#317" title='llvm::TargetOpcode::G_SEXTLOAD' data-ref="llvm::TargetOpcode::G_SEXTLOAD" data-ref-filename="llvm..TargetOpcode..G_SEXTLOAD">G_SEXTLOAD</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#320" title='llvm::TargetOpcode::G_ZEXTLOAD' data-ref="llvm::TargetOpcode::G_ZEXTLOAD" data-ref-filename="llvm..TargetOpcode..G_ZEXTLOAD">G_ZEXTLOAD</a>})</td></tr>
<tr><th id="1259">1259</th><td>                       .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForTypesWithMemDescESt16initializer_listINS_18LegalityPredicates18TypePairAndMemDescEE" title='llvm::LegalizeRuleSet::legalForTypesWithMemDesc' data-ref="_ZN4llvm15LegalizeRuleSet24legalForTypesWithMemDescESt16initializer_listINS_18LegalityPredicates18TypePairAndMemDescEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForTypesWithMemDescESt16initializer_listINS_18LegalityPredicates18TypePairAndMemDescEE">legalForTypesWithMemDesc</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>, <var>8</var>, <var>8</var>},</td></tr>
<tr><th id="1260">1260</th><td>                                                  {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>, <var>16</var>, <var>2</var> * <var>8</var>},</td></tr>
<tr><th id="1261">1261</th><td>                                                  {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>, <var>8</var>, <var>8</var>},</td></tr>
<tr><th id="1262">1262</th><td>                                                  {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>, <var>16</var>, <var>16</var>},</td></tr>
<tr><th id="1263">1263</th><td>                                                  {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#158PrivatePtr" title='PrivatePtr' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</a>, <var>8</var>, <var>8</var>},</td></tr>
<tr><th id="1264">1264</th><td>                                                  {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#158PrivatePtr" title='PrivatePtr' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</a>, <var>16</var>, <var>16</var>},</td></tr>
<tr><th id="1265">1265</th><td>                                                  {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col3 ref" href="#153ConstantPtr" title='ConstantPtr' data-ref="153ConstantPtr" data-ref-filename="153ConstantPtr">ConstantPtr</a>, <var>8</var>, <var>8</var>},</td></tr>
<tr><th id="1266">1266</th><td>                                                  {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col3 ref" href="#153ConstantPtr" title='ConstantPtr' data-ref="153ConstantPtr" data-ref-filename="153ConstantPtr">ConstantPtr</a>, <var>16</var>, <var>2</var> * <var>8</var>}});</td></tr>
<tr><th id="1267">1267</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv" title='llvm::GCNSubtarget::hasFlatAddressSpace' data-ref="_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv" data-ref-filename="_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv">hasFlatAddressSpace</a>()) {</td></tr>
<tr><th id="1268">1268</th><td>    <a class="local col4 ref" href="#224ExtLoads" title='ExtLoads' data-ref="224ExtLoads" data-ref-filename="224ExtLoads">ExtLoads</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForTypesWithMemDescESt16initializer_listINS_18LegalityPredicates18TypePairAndMemDescEE" title='llvm::LegalizeRuleSet::legalForTypesWithMemDesc' data-ref="_ZN4llvm15LegalizeRuleSet24legalForTypesWithMemDescESt16initializer_listINS_18LegalityPredicates18TypePairAndMemDescEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForTypesWithMemDescESt16initializer_listINS_18LegalityPredicates18TypePairAndMemDescEE">legalForTypesWithMemDesc</a>(</td></tr>
<tr><th id="1269">1269</th><td>        {{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col7 ref" href="#157FlatPtr" title='FlatPtr' data-ref="157FlatPtr" data-ref-filename="157FlatPtr">FlatPtr</a>, <var>8</var>, <var>8</var>}, {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col7 ref" href="#157FlatPtr" title='FlatPtr' data-ref="157FlatPtr" data-ref-filename="157FlatPtr">FlatPtr</a>, <var>16</var>, <var>16</var>}});</td></tr>
<tr><th id="1270">1270</th><td>  }</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td>  <a class="local col4 ref" href="#224ExtLoads" title='ExtLoads' data-ref="224ExtLoads" data-ref-filename="224ExtLoads">ExtLoads</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="1273">1273</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>)</td></tr>
<tr><th id="1274">1274</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet27unsupportedIfMemSizeNotPow2Ev" title='llvm::LegalizeRuleSet::unsupportedIfMemSizeNotPow2' data-ref="_ZN4llvm15LegalizeRuleSet27unsupportedIfMemSizeNotPow2Ev" data-ref-filename="_ZN4llvm15LegalizeRuleSet27unsupportedIfMemSizeNotPow2Ev">unsupportedIfMemSizeNotPow2</a>()</td></tr>
<tr><th id="1275">1275</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="225Atomics" title='Atomics' data-type='llvm::LegalizeRuleSet &amp;' data-ref="225Atomics" data-ref-filename="225Atomics">Atomics</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>(</td></tr>
<tr><th id="1278">1278</th><td>    {<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_ATOMICRMW_XCHG' data-ref="llvm::TargetOpcode::G_ATOMICRMW_XCHG" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_XCHG">G_ATOMICRMW_XCHG</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#345" title='llvm::TargetOpcode::G_ATOMICRMW_ADD' data-ref="llvm::TargetOpcode::G_ATOMICRMW_ADD" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_ADD">G_ATOMICRMW_ADD</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#346" title='llvm::TargetOpcode::G_ATOMICRMW_SUB' data-ref="llvm::TargetOpcode::G_ATOMICRMW_SUB" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_SUB">G_ATOMICRMW_SUB</a>,</td></tr>
<tr><th id="1279">1279</th><td>     <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#347" title='llvm::TargetOpcode::G_ATOMICRMW_AND' data-ref="llvm::TargetOpcode::G_ATOMICRMW_AND" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_AND">G_ATOMICRMW_AND</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#349" title='llvm::TargetOpcode::G_ATOMICRMW_OR' data-ref="llvm::TargetOpcode::G_ATOMICRMW_OR" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_OR">G_ATOMICRMW_OR</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#350" title='llvm::TargetOpcode::G_ATOMICRMW_XOR' data-ref="llvm::TargetOpcode::G_ATOMICRMW_XOR" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_XOR">G_ATOMICRMW_XOR</a>,</td></tr>
<tr><th id="1280">1280</th><td>     <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#351" title='llvm::TargetOpcode::G_ATOMICRMW_MAX' data-ref="llvm::TargetOpcode::G_ATOMICRMW_MAX" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_MAX">G_ATOMICRMW_MAX</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#352" title='llvm::TargetOpcode::G_ATOMICRMW_MIN' data-ref="llvm::TargetOpcode::G_ATOMICRMW_MIN" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_MIN">G_ATOMICRMW_MIN</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#353" title='llvm::TargetOpcode::G_ATOMICRMW_UMAX' data-ref="llvm::TargetOpcode::G_ATOMICRMW_UMAX" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_UMAX">G_ATOMICRMW_UMAX</a>,</td></tr>
<tr><th id="1281">1281</th><td>     <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#354" title='llvm::TargetOpcode::G_ATOMICRMW_UMIN' data-ref="llvm::TargetOpcode::G_ATOMICRMW_UMIN" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_UMIN">G_ATOMICRMW_UMIN</a>})</td></tr>
<tr><th id="1282">1282</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>}, {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>},</td></tr>
<tr><th id="1283">1283</th><td>               {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>}, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>},</td></tr>
<tr><th id="1284">1284</th><td>               {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col6 ref" href="#156RegionPtr" title='RegionPtr' data-ref="156RegionPtr" data-ref-filename="156RegionPtr">RegionPtr</a>}, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col6 ref" href="#156RegionPtr" title='RegionPtr' data-ref="156RegionPtr" data-ref-filename="156RegionPtr">RegionPtr</a>}});</td></tr>
<tr><th id="1285">1285</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv" title='llvm::GCNSubtarget::hasFlatAddressSpace' data-ref="_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv" data-ref-filename="_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv">hasFlatAddressSpace</a>()) {</td></tr>
<tr><th id="1286">1286</th><td>    <a class="local col5 ref" href="#225Atomics" title='Atomics' data-ref="225Atomics" data-ref-filename="225Atomics">Atomics</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col7 ref" href="#157FlatPtr" title='FlatPtr' data-ref="157FlatPtr" data-ref-filename="157FlatPtr">FlatPtr</a>}, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col7 ref" href="#157FlatPtr" title='FlatPtr' data-ref="157FlatPtr" data-ref-filename="157FlatPtr">FlatPtr</a>}});</td></tr>
<tr><th id="1287">1287</th><td>  }</td></tr>
<tr><th id="1288">1288</th><td></td></tr>
<tr><th id="1289">1289</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15hasLDSFPAtomicsEv" title='llvm::GCNSubtarget::hasLDSFPAtomics' data-ref="_ZNK4llvm12GCNSubtarget15hasLDSFPAtomicsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15hasLDSFPAtomicsEv">hasLDSFPAtomics</a>()) {</td></tr>
<tr><th id="1290">1290</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#355" title='llvm::TargetOpcode::G_ATOMICRMW_FADD' data-ref="llvm::TargetOpcode::G_ATOMICRMW_FADD" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_FADD">G_ATOMICRMW_FADD</a>)</td></tr>
<tr><th id="1291">1291</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>}, {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col6 ref" href="#156RegionPtr" title='RegionPtr' data-ref="156RegionPtr" data-ref-filename="156RegionPtr">RegionPtr</a>}});</td></tr>
<tr><th id="1292">1292</th><td>  }</td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td>  <i>// BUFFER/FLAT_ATOMIC_CMP_SWAP on GCN GPUs needs input marshalling, and output</i></td></tr>
<tr><th id="1295">1295</th><td><i>  // demarshalling</i></td></tr>
<tr><th id="1296">1296</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_ATOMIC_CMPXCHG' data-ref="llvm::TargetOpcode::G_ATOMIC_CMPXCHG" data-ref-filename="llvm..TargetOpcode..G_ATOMIC_CMPXCHG">G_ATOMIC_CMPXCHG</a>)</td></tr>
<tr><th id="1297">1297</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listISt4pairINS_3LLTES3_EE">customFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>}, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>},</td></tr>
<tr><th id="1298">1298</th><td>                {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col7 ref" href="#157FlatPtr" title='FlatPtr' data-ref="157FlatPtr" data-ref-filename="157FlatPtr">FlatPtr</a>}, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col7 ref" href="#157FlatPtr" title='FlatPtr' data-ref="157FlatPtr" data-ref-filename="157FlatPtr">FlatPtr</a>}})</td></tr>
<tr><th id="1299">1299</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>}, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>},</td></tr>
<tr><th id="1300">1300</th><td>               {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col6 ref" href="#156RegionPtr" title='RegionPtr' data-ref="156RegionPtr" data-ref-filename="156RegionPtr">RegionPtr</a>}, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col6 ref" href="#156RegionPtr" title='RegionPtr' data-ref="156RegionPtr" data-ref-filename="156RegionPtr">RegionPtr</a>}});</td></tr>
<tr><th id="1301">1301</th><td>  <i>// TODO: Pointer types, any 32-bit or 64-bit vector</i></td></tr>
<tr><th id="1302">1302</th><td><i></i></td></tr>
<tr><th id="1303">1303</th><td><i>  // Condition should be s32 for scalar, s1 for vector.</i></td></tr>
<tr><th id="1304">1304</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#423" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT" data-ref-filename="llvm..TargetOpcode..G_SELECT">G_SELECT</a>)</td></tr>
<tr><th id="1305">1305</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::legalForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_">legalForCartesianProduct</a>({<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col6 ref" href="#126V2S32" title='V2S32' data-ref="126V2S32" data-ref-filename="126V2S32">V2S32</a>, <a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>, <a class="local col5 ref" href="#125V4S16" title='V4S16' data-ref="125V4S16" data-ref-filename="125V4S16">V4S16</a>,</td></tr>
<tr><th id="1306">1306</th><td>          <a class="local col2 ref" href="#152GlobalPtr" title='GlobalPtr' data-ref="152GlobalPtr" data-ref-filename="152GlobalPtr">GlobalPtr</a>, <a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>, <a class="local col7 ref" href="#157FlatPtr" title='FlatPtr' data-ref="157FlatPtr" data-ref-filename="157FlatPtr">FlatPtr</a>, <a class="local col8 ref" href="#158PrivatePtr" title='PrivatePtr' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</a>,</td></tr>
<tr><th id="1307">1307</th><td>          <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<var>2</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>), <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<var>2</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#158PrivatePtr" title='PrivatePtr' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</a>)}, {<a class="local col4 ref" href="#114S1" title='S1' data-ref="114S1" data-ref-filename="114S1">S1</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>})</td></tr>
<tr><th id="1308">1308</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="1309">1309</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>1</var>)</td></tr>
<tr><th id="1310">1310</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::moreElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">moreElementsIf</a>(<a class="tu ref fn" href="#_ZL16isSmallOddVectorj" title='isSmallOddVector' data-use='c' data-ref="_ZL16isSmallOddVectorj" data-ref-filename="_ZL16isSmallOddVectorj">isSmallOddVector</a>(<var>0</var>), <a class="tu ref fn" href="#_ZL14oneMoreElementj" title='oneMoreElement' data-use='c' data-ref="_ZL14oneMoreElementj" data-ref-filename="_ZL14oneMoreElementj">oneMoreElement</a>(<var>0</var>))</td></tr>
<tr><th id="1311">1311</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::fewerElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">fewerElementsIf</a>(<a class="tu ref fn" href="#_ZL18numElementsNotEvenj" title='numElementsNotEven' data-use='c' data-ref="_ZL18numElementsNotEvenj" data-ref-filename="_ZL18numElementsNotEvenj">numElementsNotEven</a>(<var>0</var>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm17LegalizeMutations9scalarizeEj" title='llvm::LegalizeMutations::scalarize' data-ref="_ZN4llvm17LegalizeMutations9scalarizeEj" data-ref-filename="_ZN4llvm17LegalizeMutations9scalarizeEj">scalarize</a>(<var>0</var>))</td></tr>
<tr><th id="1312">1312</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <var>2</var>)</td></tr>
<tr><th id="1313">1313</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#155LocalPtr" title='LocalPtr' data-ref="155LocalPtr" data-ref-filename="155LocalPtr">LocalPtr</a>, <var>2</var>)</td></tr>
<tr><th id="1314">1314</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#158PrivatePtr" title='PrivatePtr' data-ref="158PrivatePtr" data-ref-filename="158PrivatePtr">PrivatePtr</a>, <var>2</var>)</td></tr>
<tr><th id="1315">1315</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="1316">1316</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>)</td></tr>
<tr><th id="1317">1317</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates3allET_S1_" title='llvm::LegalityPredicates::all' data-ref="_ZN4llvm18LegalityPredicates3allET_S1_" data-ref-filename="_ZN4llvm18LegalityPredicates3allET_S1_">all</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates9isPointerEj" title='llvm::LegalityPredicates::isPointer' data-ref="_ZN4llvm18LegalityPredicates9isPointerEj" data-ref-filename="_ZN4llvm18LegalityPredicates9isPointerEj">isPointer</a>(<var>0</var>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates9typeInSetEjSt16initializer_listINS_3LLTEE" title='llvm::LegalityPredicates::typeInSet' data-ref="_ZN4llvm18LegalityPredicates9typeInSetEjSt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm18LegalityPredicates9typeInSetEjSt16initializer_listINS_3LLTEE">typeInSet</a>(<var>1</var>, {<a class="local col4 ref" href="#114S1" title='S1' data-ref="114S1" data-ref-filename="114S1">S1</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>})));</td></tr>
<tr><th id="1318">1318</th><td></td></tr>
<tr><th id="1319">1319</th><td>  <i>// TODO: Only the low 4/5/6 bits of the shift amount are observed, so we can</i></td></tr>
<tr><th id="1320">1320</th><td><i>  // be more flexible with the shift amount type.</i></td></tr>
<tr><th id="1321">1321</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="226Shifts" title='Shifts' data-type='llvm::LegalizeRuleSet &amp;' data-ref="226Shifts" data-ref-filename="226Shifts">Shifts</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#402" title='llvm::TargetOpcode::G_SHL' data-ref="llvm::TargetOpcode::G_SHL" data-ref-filename="llvm..TargetOpcode..G_SHL">G_SHL</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#405" title='llvm::TargetOpcode::G_LSHR' data-ref="llvm::TargetOpcode::G_LSHR" data-ref-filename="llvm..TargetOpcode..G_LSHR">G_LSHR</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#408" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR" data-ref-filename="llvm..TargetOpcode..G_ASHR">G_ASHR</a>})</td></tr>
<tr><th id="1322">1322</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}});</td></tr>
<tr><th id="1323">1323</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>()) {</td></tr>
<tr><th id="1324">1324</th><td>    <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" title='llvm::AMDGPUSubtarget::hasVOP3PInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv">hasVOP3PInsts</a>()) {</td></tr>
<tr><th id="1325">1325</th><td>      <a class="local col6 ref" href="#226Shifts" title='Shifts' data-ref="226Shifts" data-ref-filename="226Shifts">Shifts</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>}, {<a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>, <a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>}})</td></tr>
<tr><th id="1326">1326</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <var>2</var>);</td></tr>
<tr><th id="1327">1327</th><td>    } <b>else</b></td></tr>
<tr><th id="1328">1328</th><td>      <a class="local col6 ref" href="#226Shifts" title='Shifts' data-ref="226Shifts" data-ref-filename="226Shifts">Shifts</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>}});</td></tr>
<tr><th id="1329">1329</th><td></td></tr>
<tr><th id="1330">1330</th><td>    <i>// TODO: Support 16-bit shift amounts for all types</i></td></tr>
<tr><th id="1331">1331</th><td>    <a class="local col6 ref" href="#226Shifts" title='Shifts' data-ref="226Shifts" data-ref-filename="226Shifts">Shifts</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::widenScalarIf' data-ref="_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">widenScalarIf</a>(</td></tr>
<tr><th id="1332">1332</th><td>      <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col7 decl" id="227Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="227Query" data-ref-filename="227Query">Query</dfn>) {</td></tr>
<tr><th id="1333">1333</th><td>        <i>// Use 16-bit shift amounts for any 16-bit shift. Otherwise we want a</i></td></tr>
<tr><th id="1334">1334</th><td><i>        // 32-bit amount.</i></td></tr>
<tr><th id="1335">1335</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="228ValTy" title='ValTy' data-type='const llvm::LLT' data-ref="228ValTy" data-ref-filename="228ValTy">ValTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#227Query" title='Query' data-ref="227Query" data-ref-filename="227Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="1336">1336</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="229AmountTy" title='AmountTy' data-type='const llvm::LLT' data-ref="229AmountTy" data-ref-filename="229AmountTy">AmountTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#227Query" title='Query' data-ref="227Query" data-ref-filename="227Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="1337">1337</th><td>        <b>return</b> <a class="local col8 ref" href="#228ValTy" title='ValTy' data-ref="228ValTy" data-ref-filename="228ValTy">ValTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <var>16</var> &amp;&amp;</td></tr>
<tr><th id="1338">1338</th><td>               <a class="local col9 ref" href="#229AmountTy" title='AmountTy' data-ref="229AmountTy" data-ref-filename="229AmountTy">AmountTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt; <var>16</var>;</td></tr>
<tr><th id="1339">1339</th><td>      }, <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE" title='llvm::LegalizeMutations::changeTo' data-ref="_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE" data-ref-filename="_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE">changeTo</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>));</td></tr>
<tr><th id="1340">1340</th><td>    <a class="local col6 ref" href="#226Shifts" title='Shifts' data-ref="226Shifts" data-ref-filename="226Shifts">Shifts</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11maxScalarIfESt8functionIFbRKNS_13LegalityQueryEEEjNS_3LLTE" title='llvm::LegalizeRuleSet::maxScalarIf' data-ref="_ZN4llvm15LegalizeRuleSet11maxScalarIfESt8functionIFbRKNS_13LegalityQueryEEEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet11maxScalarIfESt8functionIFbRKNS_13LegalityQueryEEEjNS_3LLTE">maxScalarIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates6typeIsEjNS_3LLTE" title='llvm::LegalityPredicates::typeIs' data-ref="_ZN4llvm18LegalityPredicates6typeIsEjNS_3LLTE" data-ref-filename="_ZN4llvm18LegalityPredicates6typeIsEjNS_3LLTE">typeIs</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>), <var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>);</td></tr>
<tr><th id="1341">1341</th><td>    <a class="local col6 ref" href="#226Shifts" title='Shifts' data-ref="226Shifts" data-ref-filename="226Shifts">Shifts</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>);</td></tr>
<tr><th id="1342">1342</th><td>    <a class="local col6 ref" href="#226Shifts" title='Shifts' data-ref="226Shifts" data-ref-filename="226Shifts">Shifts</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>);</td></tr>
<tr><th id="1343">1343</th><td>    <a class="local col6 ref" href="#226Shifts" title='Shifts' data-ref="226Shifts" data-ref-filename="226Shifts">Shifts</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>, <var>16</var>);</td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#489" title='llvm::TargetOpcode::G_SSHLSAT' data-ref="llvm::TargetOpcode::G_SSHLSAT" data-ref-filename="llvm..TargetOpcode..G_SSHLSAT">G_SSHLSAT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#486" title='llvm::TargetOpcode::G_USHLSAT' data-ref="llvm::TargetOpcode::G_USHLSAT" data-ref-filename="llvm..TargetOpcode..G_USHLSAT">G_USHLSAT</a>})</td></tr>
<tr><th id="1346">1346</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>)</td></tr>
<tr><th id="1347">1347</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="1348">1348</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="1349">1349</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1350">1350</th><td>    <i>// Make sure we legalize the shift amount type first, as the general</i></td></tr>
<tr><th id="1351">1351</th><td><i>    // expansion for the shifted type will produce much worse code if it hasn't</i></td></tr>
<tr><th id="1352">1352</th><td><i>    // been truncated already.</i></td></tr>
<tr><th id="1353">1353</th><td>    <a class="local col6 ref" href="#226Shifts" title='Shifts' data-ref="226Shifts" data-ref-filename="226Shifts">Shifts</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>);</td></tr>
<tr><th id="1354">1354</th><td>    <a class="local col6 ref" href="#226Shifts" title='Shifts' data-ref="226Shifts" data-ref-filename="226Shifts">Shifts</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>);</td></tr>
<tr><th id="1355">1355</th><td>    <a class="local col6 ref" href="#226Shifts" title='Shifts' data-ref="226Shifts" data-ref-filename="226Shifts">Shifts</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<var>0</var>, <var>32</var>);</td></tr>
<tr><th id="1356">1356</th><td></td></tr>
<tr><th id="1357">1357</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#489" title='llvm::TargetOpcode::G_SSHLSAT' data-ref="llvm::TargetOpcode::G_SSHLSAT" data-ref-filename="llvm..TargetOpcode..G_SSHLSAT">G_SSHLSAT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#486" title='llvm::TargetOpcode::G_USHLSAT' data-ref="llvm::TargetOpcode::G_USHLSAT" data-ref-filename="llvm..TargetOpcode..G_USHLSAT">G_USHLSAT</a>})</td></tr>
<tr><th id="1358">1358</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="1359">1359</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="1360">1360</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="1361">1361</th><td>  }</td></tr>
<tr><th id="1362">1362</th><td>  <a class="local col6 ref" href="#226Shifts" title='Shifts' data-ref="226Shifts" data-ref-filename="226Shifts">Shifts</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>);</td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="230Op" title='Op' data-type='unsigned int' data-ref="230Op" data-ref-filename="230Op">Op</dfn> : {<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#633" title='llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT" data-ref-filename="llvm..TargetOpcode..G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#630" title='llvm::TargetOpcode::G_INSERT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_INSERT_VECTOR_ELT" data-ref-filename="llvm..TargetOpcode..G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</a>}) {</td></tr>
<tr><th id="1365">1365</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="231VecTypeIdx" title='VecTypeIdx' data-type='unsigned int' data-ref="231VecTypeIdx" data-ref-filename="231VecTypeIdx">VecTypeIdx</dfn> = <a class="local col0 ref" href="#230Op" title='Op' data-ref="230Op" data-ref-filename="230Op">Op</a> == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#633" title='llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT" data-ref-filename="llvm..TargetOpcode..G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</a> ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="1366">1366</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="232EltTypeIdx" title='EltTypeIdx' data-type='unsigned int' data-ref="232EltTypeIdx" data-ref-filename="232EltTypeIdx">EltTypeIdx</dfn> = <a class="local col0 ref" href="#230Op" title='Op' data-ref="230Op" data-ref-filename="230Op">Op</a> == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#633" title='llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT" data-ref-filename="llvm..TargetOpcode..G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</a> ? <var>0</var> : <var>1</var>;</td></tr>
<tr><th id="1367">1367</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="233IdxTypeIdx" title='IdxTypeIdx' data-type='unsigned int' data-ref="233IdxTypeIdx" data-ref-filename="233IdxTypeIdx">IdxTypeIdx</dfn> = <var>2</var>;</td></tr>
<tr><th id="1368">1368</th><td></td></tr>
<tr><th id="1369">1369</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="local col0 ref" href="#230Op" title='Op' data-ref="230Op" data-ref-filename="230Op">Op</a>)</td></tr>
<tr><th id="1370">1370</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8customIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::customIf' data-ref="_ZN4llvm15LegalizeRuleSet8customIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8customIfESt8functionIFbRKNS_13LegalityQueryEEE">customIf</a>(<span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col4 decl" id="234Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="234Query" data-ref-filename="234Query">Query</dfn>) {</td></tr>
<tr><th id="1371">1371</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="235EltTy" title='EltTy' data-type='const llvm::LLT' data-ref="235EltTy" data-ref-filename="235EltTy">EltTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#234Query" title='Query' data-ref="234Query" data-ref-filename="234Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#232EltTypeIdx" title='EltTypeIdx' data-ref="232EltTypeIdx" data-ref-filename="232EltTypeIdx">EltTypeIdx</a>]</a>;</td></tr>
<tr><th id="1372">1372</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="236VecTy" title='VecTy' data-type='const llvm::LLT' data-ref="236VecTy" data-ref-filename="236VecTy">VecTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#234Query" title='Query' data-ref="234Query" data-ref-filename="234Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col1 ref" href="#231VecTypeIdx" title='VecTypeIdx' data-ref="231VecTypeIdx" data-ref-filename="231VecTypeIdx">VecTypeIdx</a>]</a>;</td></tr>
<tr><th id="1373">1373</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="237IdxTy" title='IdxTy' data-type='const llvm::LLT' data-ref="237IdxTy" data-ref-filename="237IdxTy">IdxTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#234Query" title='Query' data-ref="234Query" data-ref-filename="234Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#233IdxTypeIdx" title='IdxTypeIdx' data-ref="233IdxTypeIdx" data-ref-filename="233IdxTypeIdx">IdxTypeIdx</a>]</a>;</td></tr>
<tr><th id="1374">1374</th><td>          <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="238EltSize" title='EltSize' data-type='const unsigned int' data-ref="238EltSize" data-ref-filename="238EltSize">EltSize</dfn> = <a class="local col5 ref" href="#235EltTy" title='EltTy' data-ref="235EltTy" data-ref-filename="235EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1375">1375</th><td>          <b>return</b> (<a class="local col8 ref" href="#238EltSize" title='EltSize' data-ref="238EltSize" data-ref-filename="238EltSize">EltSize</a> == <var>32</var> || <a class="local col8 ref" href="#238EltSize" title='EltSize' data-ref="238EltSize" data-ref-filename="238EltSize">EltSize</a> == <var>64</var>) &amp;&amp;</td></tr>
<tr><th id="1376">1376</th><td>                  <a class="local col6 ref" href="#236VecTy" title='VecTy' data-ref="236VecTy" data-ref-filename="236VecTy">VecTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() % <var>32</var> == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1377">1377</th><td>                  <a class="local col6 ref" href="#236VecTy" title='VecTy' data-ref="236VecTy" data-ref-filename="236VecTy">VecTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <a class="tu ref" href="#MaxRegisterSize" title='MaxRegisterSize' data-use='r' data-ref="MaxRegisterSize" data-ref-filename="MaxRegisterSize">MaxRegisterSize</a> &amp;&amp;</td></tr>
<tr><th id="1378">1378</th><td>                  <a class="local col7 ref" href="#237IdxTy" title='IdxTy' data-ref="237IdxTy" data-ref-filename="237IdxTy">IdxTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var>;</td></tr>
<tr><th id="1379">1379</th><td>        })</td></tr>
<tr><th id="1380">1380</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9bitcastIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::bitcastIf' data-ref="_ZN4llvm15LegalizeRuleSet9bitcastIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9bitcastIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">bitcastIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates3allET_S1_" title='llvm::LegalityPredicates::all' data-ref="_ZN4llvm18LegalityPredicates3allET_S1_" data-ref-filename="_ZN4llvm18LegalityPredicates3allET_S1_">all</a>(<a class="tu ref fn" href="#_ZL18sizeIsMultipleOf32j" title='sizeIsMultipleOf32' data-use='c' data-ref="_ZL18sizeIsMultipleOf32j" data-ref-filename="_ZL18sizeIsMultipleOf32j">sizeIsMultipleOf32</a>(<a class="local col1 ref" href="#231VecTypeIdx" title='VecTypeIdx' data-ref="231VecTypeIdx" data-ref-filename="231VecTypeIdx">VecTypeIdx</a>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates23scalarOrEltNarrowerThanEjj" title='llvm::LegalityPredicates::scalarOrEltNarrowerThan' data-ref="_ZN4llvm18LegalityPredicates23scalarOrEltNarrowerThanEjj" data-ref-filename="_ZN4llvm18LegalityPredicates23scalarOrEltNarrowerThanEjj">scalarOrEltNarrowerThan</a>(<a class="local col1 ref" href="#231VecTypeIdx" title='VecTypeIdx' data-ref="231VecTypeIdx" data-ref-filename="231VecTypeIdx">VecTypeIdx</a>, <var>32</var>)),</td></tr>
<tr><th id="1381">1381</th><td>                 <a class="tu ref fn" href="#_ZL24bitcastToVectorElement32j" title='bitcastToVectorElement32' data-use='c' data-ref="_ZL24bitcastToVectorElement32j" data-ref-filename="_ZL24bitcastToVectorElement32j">bitcastToVectorElement32</a>(<a class="local col1 ref" href="#231VecTypeIdx" title='VecTypeIdx' data-ref="231VecTypeIdx" data-ref-filename="231VecTypeIdx">VecTypeIdx</a>))</td></tr>
<tr><th id="1382">1382</th><td>      <i>//.bitcastIf(vectorSmallerThan(1, 32), bitcastToScalar(1))</i></td></tr>
<tr><th id="1383">1383</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9bitcastIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::bitcastIf' data-ref="_ZN4llvm15LegalizeRuleSet9bitcastIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9bitcastIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">bitcastIf</a>(</td></tr>
<tr><th id="1384">1384</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates3allET_S1_" title='llvm::LegalityPredicates::all' data-ref="_ZN4llvm18LegalityPredicates3allET_S1_" data-ref-filename="_ZN4llvm18LegalityPredicates3allET_S1_">all</a>(<a class="tu ref fn" href="#_ZL18sizeIsMultipleOf32j" title='sizeIsMultipleOf32' data-use='c' data-ref="_ZL18sizeIsMultipleOf32j" data-ref-filename="_ZL18sizeIsMultipleOf32j">sizeIsMultipleOf32</a>(<a class="local col1 ref" href="#231VecTypeIdx" title='VecTypeIdx' data-ref="231VecTypeIdx" data-ref-filename="231VecTypeIdx">VecTypeIdx</a>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates20scalarOrEltWiderThanEjj" title='llvm::LegalityPredicates::scalarOrEltWiderThan' data-ref="_ZN4llvm18LegalityPredicates20scalarOrEltWiderThanEjj" data-ref-filename="_ZN4llvm18LegalityPredicates20scalarOrEltWiderThanEjj">scalarOrEltWiderThan</a>(<a class="local col1 ref" href="#231VecTypeIdx" title='VecTypeIdx' data-ref="231VecTypeIdx" data-ref-filename="231VecTypeIdx">VecTypeIdx</a>, <var>64</var>)),</td></tr>
<tr><th id="1385">1385</th><td>        <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col9 decl" id="239Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="239Query" data-ref-filename="239Query">Query</dfn>) {</td></tr>
<tr><th id="1386">1386</th><td>          <i>// For &gt; 64-bit element types, try to turn this into a 64-bit</i></td></tr>
<tr><th id="1387">1387</th><td><i>          // element vector since we may be able to do better indexing</i></td></tr>
<tr><th id="1388">1388</th><td><i>          // if this is scalar. If not, fall back to 32.</i></td></tr>
<tr><th id="1389">1389</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="240EltTy" title='EltTy' data-type='const llvm::LLT' data-ref="240EltTy" data-ref-filename="240EltTy">EltTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#239Query" title='Query' data-ref="239Query" data-ref-filename="239Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#232EltTypeIdx" title='EltTypeIdx' data-ref="232EltTypeIdx" data-ref-filename="232EltTypeIdx">EltTypeIdx</a>]</a>;</td></tr>
<tr><th id="1390">1390</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="241VecTy" title='VecTy' data-type='const llvm::LLT' data-ref="241VecTy" data-ref-filename="241VecTy">VecTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#239Query" title='Query' data-ref="239Query" data-ref-filename="239Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col1 ref" href="#231VecTypeIdx" title='VecTypeIdx' data-ref="231VecTypeIdx" data-ref-filename="231VecTypeIdx">VecTypeIdx</a>]</a>;</td></tr>
<tr><th id="1391">1391</th><td>          <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="242DstEltSize" title='DstEltSize' data-type='const unsigned int' data-ref="242DstEltSize" data-ref-filename="242DstEltSize">DstEltSize</dfn> = <a class="local col0 ref" href="#240EltTy" title='EltTy' data-ref="240EltTy" data-ref-filename="240EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1392">1392</th><td>          <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="243VecSize" title='VecSize' data-type='const unsigned int' data-ref="243VecSize" data-ref-filename="243VecSize">VecSize</dfn> = <a class="local col1 ref" href="#241VecTy" title='VecTy' data-ref="241VecTy" data-ref-filename="241VecTy">VecTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td>          <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="244TargetEltSize" title='TargetEltSize' data-type='const unsigned int' data-ref="244TargetEltSize" data-ref-filename="244TargetEltSize">TargetEltSize</dfn> = <a class="local col2 ref" href="#242DstEltSize" title='DstEltSize' data-ref="242DstEltSize" data-ref-filename="242DstEltSize">DstEltSize</a> % <var>64</var> == <var>0</var> ? <var>64</var> : <var>32</var>;</td></tr>
<tr><th id="1395">1395</th><td>          <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(</td></tr>
<tr><th id="1396">1396</th><td>            <a class="local col1 ref" href="#231VecTypeIdx" title='VecTypeIdx' data-ref="231VecTypeIdx" data-ref-filename="231VecTypeIdx">VecTypeIdx</a>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<a class="local col3 ref" href="#243VecSize" title='VecSize' data-ref="243VecSize" data-ref-filename="243VecSize">VecSize</a> / <a class="local col4 ref" href="#244TargetEltSize" title='TargetEltSize' data-ref="244TargetEltSize" data-ref-filename="244TargetEltSize">TargetEltSize</a>, <a class="local col4 ref" href="#244TargetEltSize" title='TargetEltSize' data-ref="244TargetEltSize" data-ref-filename="244TargetEltSize">TargetEltSize</a>));</td></tr>
<tr><th id="1397">1397</th><td>        })</td></tr>
<tr><th id="1398">1398</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<a class="local col2 ref" href="#232EltTypeIdx" title='EltTypeIdx' data-ref="232EltTypeIdx" data-ref-filename="232EltTypeIdx">EltTypeIdx</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="1399">1399</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<a class="local col1 ref" href="#231VecTypeIdx" title='VecTypeIdx' data-ref="231VecTypeIdx" data-ref-filename="231VecTypeIdx">VecTypeIdx</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="1400">1400</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<a class="local col3 ref" href="#233IdxTypeIdx" title='IdxTypeIdx' data-ref="233IdxTypeIdx" data-ref-filename="233IdxTypeIdx">IdxTypeIdx</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>)</td></tr>
<tr><th id="1401">1401</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<a class="local col1 ref" href="#231VecTypeIdx" title='VecTypeIdx' data-ref="231VecTypeIdx" data-ref-filename="231VecTypeIdx">VecTypeIdx</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <var>32</var>)</td></tr>
<tr><th id="1402">1402</th><td>      <i>// TODO: Clamp elements for 64-bit vectors?</i></td></tr>
<tr><th id="1403">1403</th><td><i>      // It should only be necessary with variable indexes.</i></td></tr>
<tr><th id="1404">1404</th><td><i>      // As a last resort, lower to the stack</i></td></tr>
<tr><th id="1405">1405</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="1406">1406</th><td>  }</td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#633" title='llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT" data-ref-filename="llvm..TargetOpcode..G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</a>)</td></tr>
<tr><th id="1409">1409</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet13unsupportedIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::unsupportedIf' data-ref="_ZN4llvm15LegalizeRuleSet13unsupportedIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet13unsupportedIfESt8functionIFbRKNS_13LegalityQueryEEE">unsupportedIf</a>(<span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col5 decl" id="245Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="245Query" data-ref-filename="245Query">Query</dfn>) {</td></tr>
<tr><th id="1410">1410</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> &amp;<dfn class="local col6 decl" id="246EltTy" title='EltTy' data-type='const llvm::LLT &amp;' data-ref="246EltTy" data-ref-filename="246EltTy">EltTy</dfn> = <a class="local col5 ref" href="#245Query" title='Query' data-ref="245Query" data-ref-filename="245Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="1411">1411</th><td>        <b>return</b> <a class="local col5 ref" href="#245Query" title='Query' data-ref="245Query" data-ref-filename="245Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col6 ref" href="#246EltTy" title='EltTy' data-ref="246EltTy" data-ref-filename="246EltTy">EltTy</a>;</td></tr>
<tr><th id="1412">1412</th><td>      });</td></tr>
<tr><th id="1413">1413</th><td></td></tr>
<tr><th id="1414">1414</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="247Op" title='Op' data-type='unsigned int' data-ref="247Op" data-ref-filename="247Op">Op</dfn> : {<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#262" title='llvm::TargetOpcode::G_EXTRACT' data-ref="llvm::TargetOpcode::G_EXTRACT" data-ref-filename="llvm..TargetOpcode..G_EXTRACT">G_EXTRACT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#268" title='llvm::TargetOpcode::G_INSERT' data-ref="llvm::TargetOpcode::G_INSERT" data-ref-filename="llvm..TargetOpcode..G_INSERT">G_INSERT</a>}) {</td></tr>
<tr><th id="1415">1415</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="248BigTyIdx" title='BigTyIdx' data-type='unsigned int' data-ref="248BigTyIdx" data-ref-filename="248BigTyIdx">BigTyIdx</dfn> = <a class="local col7 ref" href="#247Op" title='Op' data-ref="247Op" data-ref-filename="247Op">Op</a> == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#262" title='llvm::TargetOpcode::G_EXTRACT' data-ref="llvm::TargetOpcode::G_EXTRACT" data-ref-filename="llvm..TargetOpcode..G_EXTRACT">G_EXTRACT</a> ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="1416">1416</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="249LitTyIdx" title='LitTyIdx' data-type='unsigned int' data-ref="249LitTyIdx" data-ref-filename="249LitTyIdx">LitTyIdx</dfn> = <a class="local col7 ref" href="#247Op" title='Op' data-ref="247Op" data-ref-filename="247Op">Op</a> == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#262" title='llvm::TargetOpcode::G_EXTRACT' data-ref="llvm::TargetOpcode::G_EXTRACT" data-ref-filename="llvm..TargetOpcode..G_EXTRACT">G_EXTRACT</a> ? <var>0</var> : <var>1</var>;</td></tr>
<tr><th id="1417">1417</th><td></td></tr>
<tr><th id="1418">1418</th><td>    <i>// FIXME: Doesn't handle extract of illegal sizes.</i></td></tr>
<tr><th id="1419">1419</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="local col7 ref" href="#247Op" title='Op' data-ref="247Op" data-ref-filename="247Op">Op</a>)</td></tr>
<tr><th id="1420">1420</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::lowerIf' data-ref="_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEE">lowerIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates3allET_S1_" title='llvm::LegalityPredicates::all' data-ref="_ZN4llvm18LegalityPredicates3allET_S1_" data-ref-filename="_ZN4llvm18LegalityPredicates3allET_S1_">all</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates6typeIsEjNS_3LLTE" title='llvm::LegalityPredicates::typeIs' data-ref="_ZN4llvm18LegalityPredicates6typeIsEjNS_3LLTE" data-ref-filename="_ZN4llvm18LegalityPredicates6typeIsEjNS_3LLTE">typeIs</a>(<a class="local col9 ref" href="#249LitTyIdx" title='LitTyIdx' data-ref="249LitTyIdx" data-ref-filename="249LitTyIdx">LitTyIdx</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates6sizeIsEjj" title='llvm::LegalityPredicates::sizeIs' data-ref="_ZN4llvm18LegalityPredicates6sizeIsEjj" data-ref-filename="_ZN4llvm18LegalityPredicates6sizeIsEjj">sizeIs</a>(<a class="local col8 ref" href="#248BigTyIdx" title='BigTyIdx' data-ref="248BigTyIdx" data-ref-filename="248BigTyIdx">BigTyIdx</a>, <var>32</var>)))</td></tr>
<tr><th id="1421">1421</th><td>      <i>// FIXME: Multiples of 16 should not be legal.</i></td></tr>
<tr><th id="1422">1422</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col0 decl" id="250Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="250Query" data-ref-filename="250Query">Query</dfn>) {</td></tr>
<tr><th id="1423">1423</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="251BigTy" title='BigTy' data-type='const llvm::LLT' data-ref="251BigTy" data-ref-filename="251BigTy">BigTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#250Query" title='Query' data-ref="250Query" data-ref-filename="250Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#248BigTyIdx" title='BigTyIdx' data-ref="248BigTyIdx" data-ref-filename="248BigTyIdx">BigTyIdx</a>]</a>;</td></tr>
<tr><th id="1424">1424</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="252LitTy" title='LitTy' data-type='const llvm::LLT' data-ref="252LitTy" data-ref-filename="252LitTy">LitTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#250Query" title='Query' data-ref="250Query" data-ref-filename="250Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#249LitTyIdx" title='LitTyIdx' data-ref="249LitTyIdx" data-ref-filename="249LitTyIdx">LitTyIdx</a>]</a>;</td></tr>
<tr><th id="1425">1425</th><td>          <b>return</b> (<a class="local col1 ref" href="#251BigTy" title='BigTy' data-ref="251BigTy" data-ref-filename="251BigTy">BigTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() % <var>32</var> == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="1426">1426</th><td>                 (<a class="local col2 ref" href="#252LitTy" title='LitTy' data-ref="252LitTy" data-ref-filename="252LitTy">LitTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() % <var>16</var> == <var>0</var>);</td></tr>
<tr><th id="1427">1427</th><td>        })</td></tr>
<tr><th id="1428">1428</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::widenScalarIf' data-ref="_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">widenScalarIf</a>(</td></tr>
<tr><th id="1429">1429</th><td>        <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col3 decl" id="253Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="253Query" data-ref-filename="253Query">Query</dfn>) {</td></tr>
<tr><th id="1430">1430</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="254BigTy" title='BigTy' data-type='const llvm::LLT' data-ref="254BigTy" data-ref-filename="254BigTy">BigTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#253Query" title='Query' data-ref="253Query" data-ref-filename="253Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#248BigTyIdx" title='BigTyIdx' data-ref="248BigTyIdx" data-ref-filename="248BigTyIdx">BigTyIdx</a>]</a>;</td></tr>
<tr><th id="1431">1431</th><td>          <b>return</b> (<a class="local col4 ref" href="#254BigTy" title='BigTy' data-ref="254BigTy" data-ref-filename="254BigTy">BigTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT19getScalarSizeInBitsEv" title='llvm::LLT::getScalarSizeInBits' data-ref="_ZNK4llvm3LLT19getScalarSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT19getScalarSizeInBitsEv">getScalarSizeInBits</a>() &lt; <var>16</var>);</td></tr>
<tr><th id="1432">1432</th><td>        },</td></tr>
<tr><th id="1433">1433</th><td>        <span class="namespace">LegalizeMutations::</span><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm17LegalizeMutations26widenScalarOrEltToNextPow2Ejj" title='llvm::LegalizeMutations::widenScalarOrEltToNextPow2' data-ref="_ZN4llvm17LegalizeMutations26widenScalarOrEltToNextPow2Ejj" data-ref-filename="_ZN4llvm17LegalizeMutations26widenScalarOrEltToNextPow2Ejj">widenScalarOrEltToNextPow2</a>(<a class="local col8 ref" href="#248BigTyIdx" title='BigTyIdx' data-ref="248BigTyIdx" data-ref-filename="248BigTyIdx">BigTyIdx</a>, <var>16</var>))</td></tr>
<tr><th id="1434">1434</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::widenScalarIf' data-ref="_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">widenScalarIf</a>(</td></tr>
<tr><th id="1435">1435</th><td>        <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col5 decl" id="255Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="255Query" data-ref-filename="255Query">Query</dfn>) {</td></tr>
<tr><th id="1436">1436</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="256LitTy" title='LitTy' data-type='const llvm::LLT' data-ref="256LitTy" data-ref-filename="256LitTy">LitTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#255Query" title='Query' data-ref="255Query" data-ref-filename="255Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#249LitTyIdx" title='LitTyIdx' data-ref="249LitTyIdx" data-ref-filename="249LitTyIdx">LitTyIdx</a>]</a>;</td></tr>
<tr><th id="1437">1437</th><td>          <b>return</b> (<a class="local col6 ref" href="#256LitTy" title='LitTy' data-ref="256LitTy" data-ref-filename="256LitTy">LitTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT19getScalarSizeInBitsEv" title='llvm::LLT::getScalarSizeInBits' data-ref="_ZNK4llvm3LLT19getScalarSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT19getScalarSizeInBitsEv">getScalarSizeInBits</a>() &lt; <var>16</var>);</td></tr>
<tr><th id="1438">1438</th><td>        },</td></tr>
<tr><th id="1439">1439</th><td>        <span class="namespace">LegalizeMutations::</span><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm17LegalizeMutations26widenScalarOrEltToNextPow2Ejj" title='llvm::LegalizeMutations::widenScalarOrEltToNextPow2' data-ref="_ZN4llvm17LegalizeMutations26widenScalarOrEltToNextPow2Ejj" data-ref-filename="_ZN4llvm17LegalizeMutations26widenScalarOrEltToNextPow2Ejj">widenScalarOrEltToNextPow2</a>(<a class="local col9 ref" href="#249LitTyIdx" title='LitTyIdx' data-ref="249LitTyIdx" data-ref-filename="249LitTyIdx">LitTyIdx</a>, <var>16</var>))</td></tr>
<tr><th id="1440">1440</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::moreElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">moreElementsIf</a>(<a class="tu ref fn" href="#_ZL16isSmallOddVectorj" title='isSmallOddVector' data-use='c' data-ref="_ZL16isSmallOddVectorj" data-ref-filename="_ZL16isSmallOddVectorj">isSmallOddVector</a>(<a class="local col8 ref" href="#248BigTyIdx" title='BigTyIdx' data-ref="248BigTyIdx" data-ref-filename="248BigTyIdx">BigTyIdx</a>), <a class="tu ref fn" href="#_ZL14oneMoreElementj" title='oneMoreElement' data-use='c' data-ref="_ZL14oneMoreElementj" data-ref-filename="_ZL14oneMoreElementj">oneMoreElement</a>(<a class="local col8 ref" href="#248BigTyIdx" title='BigTyIdx' data-ref="248BigTyIdx" data-ref-filename="248BigTyIdx">BigTyIdx</a>))</td></tr>
<tr><th id="1441">1441</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<a class="local col8 ref" href="#248BigTyIdx" title='BigTyIdx' data-ref="248BigTyIdx" data-ref-filename="248BigTyIdx">BigTyIdx</a>, <var>32</var>);</td></tr>
<tr><th id="1442">1442</th><td></td></tr>
<tr><th id="1443">1443</th><td>  }</td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="257BuildVector" title='BuildVector' data-type='llvm::LegalizeRuleSet &amp;' data-ref="257BuildVector" data-ref-filename="257BuildVector">BuildVector</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#276" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR" data-ref-filename="llvm..TargetOpcode..G_BUILD_VECTOR">G_BUILD_VECTOR</a>)</td></tr>
<tr><th id="1446">1446</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::legalForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_">legalForCartesianProduct</a>(<span class='ref fn fake' title='std::initializer_list&lt;llvm::LLT&gt;::initializer_list' data-ref="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_" data-ref-filename="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_"></span><a class="local col0 ref" href="#150AllS32Vectors" title='AllS32Vectors' data-ref="150AllS32Vectors" data-ref-filename="150AllS32Vectors">AllS32Vectors</a>, {<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>})</td></tr>
<tr><th id="1447">1447</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" title='llvm::LegalizeRuleSet::legalForCartesianProduct' data-ref="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_" data-ref-filename="_ZN4llvm15LegalizeRuleSet24legalForCartesianProductESt16initializer_listINS_3LLTEES3_">legalForCartesianProduct</a>(<span class='ref fn fake' title='std::initializer_list&lt;llvm::LLT&gt;::initializer_list' data-ref="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_" data-ref-filename="_ZNSt16initializer_listIN4llvm3LLTEEC1ERKS2_"></span><a class="local col1 ref" href="#151AllS64Vectors" title='AllS64Vectors' data-ref="151AllS64Vectors" data-ref-filename="151AllS64Vectors">AllS64Vectors</a>, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>})</td></tr>
<tr><th id="1448">1448</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet16clampNumElementsEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampNumElements' data-ref="_ZN4llvm15LegalizeRuleSet16clampNumElementsEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet16clampNumElementsEjNS_3LLTES1_">clampNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#140V16S32" title='V16S32' data-ref="140V16S32" data-ref-filename="140V16S32">V16S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#141V32S32" title='V32S32' data-ref="141V32S32" data-ref-filename="141V32S32">V32S32</a>)</td></tr>
<tr><th id="1449">1449</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet16clampNumElementsEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampNumElements' data-ref="_ZN4llvm15LegalizeRuleSet16clampNumElementsEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet16clampNumElementsEjNS_3LLTES1_">clampNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#142V2S64" title='V2S64' data-ref="142V2S64" data-ref-filename="142V2S64">V2S64</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#149V16S64" title='V16S64' data-ref="149V16S64" data-ref-filename="149V16S64">V16S64</a>)</td></tr>
<tr><th id="1450">1450</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::fewerElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">fewerElementsIf</a>(<a class="tu ref fn" href="#_ZL11isWideVec16j" title='isWideVec16' data-use='c' data-ref="_ZL11isWideVec16j" data-ref-filename="_ZL11isWideVec16j">isWideVec16</a>(<var>0</var>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE" title='llvm::LegalizeMutations::changeTo' data-ref="_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE" data-ref-filename="_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE">changeTo</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>));</td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasScalarPackInstsEv" title='llvm::GCNSubtarget::hasScalarPackInsts' data-ref="_ZNK4llvm12GCNSubtarget18hasScalarPackInstsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget18hasScalarPackInstsEv">hasScalarPackInsts</a>()) {</td></tr>
<tr><th id="1453">1453</th><td>    <a class="local col7 ref" href="#257BuildVector" title='BuildVector' data-ref="257BuildVector" data-ref-filename="257BuildVector">BuildVector</a></td></tr>
<tr><th id="1454">1454</th><td>      <i>// FIXME: Should probably widen s1 vectors straight to s32</i></td></tr>
<tr><th id="1455">1455</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14minScalarOrEltEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalarOrElt' data-ref="_ZN4llvm15LegalizeRuleSet14minScalarOrEltEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14minScalarOrEltEjNS_3LLTE">minScalarOrElt</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>)</td></tr>
<tr><th id="1456">1456</th><td>      <i>// Widen source elements and produce a G_BUILD_VECTOR_TRUNC</i></td></tr>
<tr><th id="1457">1457</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalar' data-ref="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9minScalarEjNS_3LLTE">minScalar</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>);</td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#280" title='llvm::TargetOpcode::G_BUILD_VECTOR_TRUNC' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR_TRUNC" data-ref-filename="llvm..TargetOpcode..G_BUILD_VECTOR_TRUNC">G_BUILD_VECTOR_TRUNC</a>)</td></tr>
<tr><th id="1460">1460</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>})</td></tr>
<tr><th id="1461">1461</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="1462">1462</th><td>    <a class="local col7 ref" href="#257BuildVector" title='BuildVector' data-ref="257BuildVector" data-ref-filename="257BuildVector">BuildVector</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14minScalarOrEltEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalarOrElt' data-ref="_ZN4llvm15LegalizeRuleSet14minScalarOrEltEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14minScalarOrEltEjNS_3LLTE">minScalarOrElt</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>);</td></tr>
<tr><th id="1463">1463</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1464">1464</th><td>    <a class="local col7 ref" href="#257BuildVector" title='BuildVector' data-ref="257BuildVector" data-ref-filename="257BuildVector">BuildVector</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({<a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>, <a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>});</td></tr>
<tr><th id="1465">1465</th><td>    <a class="local col7 ref" href="#257BuildVector" title='BuildVector' data-ref="257BuildVector" data-ref-filename="257BuildVector">BuildVector</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14minScalarOrEltEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalarOrElt' data-ref="_ZN4llvm15LegalizeRuleSet14minScalarOrEltEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14minScalarOrEltEjNS_3LLTE">minScalarOrElt</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>);</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#280" title='llvm::TargetOpcode::G_BUILD_VECTOR_TRUNC' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR_TRUNC" data-ref-filename="llvm..TargetOpcode..G_BUILD_VECTOR_TRUNC">G_BUILD_VECTOR_TRUNC</a>)</td></tr>
<tr><th id="1468">1468</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({<a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>})</td></tr>
<tr><th id="1469">1469</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="1470">1470</th><td>  }</td></tr>
<tr><th id="1471">1471</th><td></td></tr>
<tr><th id="1472">1472</th><td>  <a class="local col7 ref" href="#257BuildVector" title='BuildVector' data-ref="257BuildVector" data-ref-filename="257BuildVector">BuildVector</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<a class="tu ref fn" href="#_ZL14isRegisterTypej" title='isRegisterType' data-use='c' data-ref="_ZL14isRegisterTypej" data-ref-filename="_ZL14isRegisterTypej">isRegisterType</a>(<var>0</var>));</td></tr>
<tr><th id="1473">1473</th><td></td></tr>
<tr><th id="1474">1474</th><td>  <i>// FIXME: Clamp maximum size</i></td></tr>
<tr><th id="1475">1475</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#283" title='llvm::TargetOpcode::G_CONCAT_VECTORS' data-ref="llvm::TargetOpcode::G_CONCAT_VECTORS" data-ref-filename="llvm..TargetOpcode..G_CONCAT_VECTORS">G_CONCAT_VECTORS</a>)</td></tr>
<tr><th id="1476">1476</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates3allET_S1_" title='llvm::LegalityPredicates::all' data-ref="_ZN4llvm18LegalityPredicates3allET_S1_" data-ref-filename="_ZN4llvm18LegalityPredicates3allET_S1_">all</a>(<a class="tu ref fn" href="#_ZL14isRegisterTypej" title='isRegisterType' data-use='c' data-ref="_ZL14isRegisterTypej" data-ref-filename="_ZL14isRegisterTypej">isRegisterType</a>(<var>0</var>), <a class="tu ref fn" href="#_ZL14isRegisterTypej" title='isRegisterType' data-use='c' data-ref="_ZL14isRegisterTypej" data-ref-filename="_ZL14isRegisterTypej">isRegisterType</a>(<var>1</var>)))</td></tr>
<tr><th id="1477">1477</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <var>32</var>)</td></tr>
<tr><th id="1478">1478</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <var>2</var>) <i>// TODO: Make 4?</i></td></tr>
<tr><th id="1479">1479</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" title='llvm::LegalizeRuleSet::clampMaxNumElements' data-ref="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet19clampMaxNumElementsEjNS_3LLTEj">clampMaxNumElements</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <var>64</var>);</td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td>  <i>// TODO: Don't fully scalarize v2s16 pieces? Or combine out thosse</i></td></tr>
<tr><th id="1482">1482</th><td><i>  // pre-legalize.</i></td></tr>
<tr><th id="1483">1483</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" title='llvm::AMDGPUSubtarget::hasVOP3PInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv">hasVOP3PInsts</a>()) {</td></tr>
<tr><th id="1484">1484</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#636" title='llvm::TargetOpcode::G_SHUFFLE_VECTOR' data-ref="llvm::TargetOpcode::G_SHUFFLE_VECTOR" data-ref-filename="llvm..TargetOpcode..G_SHUFFLE_VECTOR">G_SHUFFLE_VECTOR</a>)</td></tr>
<tr><th id="1485">1485</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::customFor' data-ref="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet9customForESt16initializer_listINS_3LLTEE">customFor</a>({<a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>, <a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>})</td></tr>
<tr><th id="1486">1486</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="1487">1487</th><td>  } <b>else</b></td></tr>
<tr><th id="1488">1488</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#636" title='llvm::TargetOpcode::G_SHUFFLE_VECTOR' data-ref="llvm::TargetOpcode::G_SHUFFLE_VECTOR" data-ref-filename="llvm..TargetOpcode..G_SHUFFLE_VECTOR">G_SHUFFLE_VECTOR</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td>  <i>// Merge/Unmerge</i></td></tr>
<tr><th id="1491">1491</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="258Op" title='Op' data-type='unsigned int' data-ref="258Op" data-ref-filename="258Op">Op</dfn> : {<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#272" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_MERGE_VALUES">G_MERGE_VALUES</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#264" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>}) {</td></tr>
<tr><th id="1492">1492</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="259BigTyIdx" title='BigTyIdx' data-type='unsigned int' data-ref="259BigTyIdx" data-ref-filename="259BigTyIdx">BigTyIdx</dfn> = <a class="local col8 ref" href="#258Op" title='Op' data-ref="258Op" data-ref-filename="258Op">Op</a> == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#272" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_MERGE_VALUES">G_MERGE_VALUES</a> ? <var>0</var> : <var>1</var>;</td></tr>
<tr><th id="1493">1493</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="260LitTyIdx" title='LitTyIdx' data-type='unsigned int' data-ref="260LitTyIdx" data-ref-filename="260LitTyIdx">LitTyIdx</dfn> = <a class="local col8 ref" href="#258Op" title='Op' data-ref="258Op" data-ref-filename="258Op">Op</a> == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#272" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_MERGE_VALUES">G_MERGE_VALUES</a> ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="1494">1494</th><td></td></tr>
<tr><th id="1495">1495</th><td>    <em>auto</em> <dfn class="local col1 decl" id="261notValidElt" title='notValidElt' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp:1495:24)' data-ref="261notValidElt" data-ref-filename="261notValidElt">notValidElt</dfn> = [=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col2 decl" id="262Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="262Query" data-ref-filename="262Query">Query</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="263TypeIdx" title='TypeIdx' data-type='unsigned int' data-ref="263TypeIdx" data-ref-filename="263TypeIdx">TypeIdx</dfn>) {</td></tr>
<tr><th id="1496">1496</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="264Ty" title='Ty' data-type='const llvm::LLT' data-ref="264Ty" data-ref-filename="264Ty">Ty</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#262Query" title='Query' data-ref="262Query" data-ref-filename="262Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#263TypeIdx" title='TypeIdx' data-ref="263TypeIdx" data-ref-filename="263TypeIdx">TypeIdx</a>]</a>;</td></tr>
<tr><th id="1497">1497</th><td>      <b>if</b> (<a class="local col4 ref" href="#264Ty" title='Ty' data-ref="264Ty" data-ref-filename="264Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="1498">1498</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> &amp;<dfn class="local col5 decl" id="265EltTy" title='EltTy' data-type='const llvm::LLT &amp;' data-ref="265EltTy" data-ref-filename="265EltTy">EltTy</dfn> = <a class="local col4 ref" href="#264Ty" title='Ty' data-ref="264Ty" data-ref-filename="264Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="1499">1499</th><td>        <b>if</b> (<a class="local col5 ref" href="#265EltTy" title='EltTy' data-ref="265EltTy" data-ref-filename="265EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt; <var>8</var> || <a class="local col5 ref" href="#265EltTy" title='EltTy' data-ref="265EltTy" data-ref-filename="265EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>512</var>)</td></tr>
<tr><th id="1500">1500</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1501">1501</th><td>        <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej" data-ref-filename="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col5 ref" href="#265EltTy" title='EltTy' data-ref="265EltTy" data-ref-filename="265EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()))</td></tr>
<tr><th id="1502">1502</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1503">1503</th><td>      }</td></tr>
<tr><th id="1504">1504</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1505">1505</th><td>    };</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td>    <em>auto</em> &amp;<dfn class="local col6 decl" id="266Builder" title='Builder' data-type='llvm::LegalizeRuleSet &amp;' data-ref="266Builder" data-ref-filename="266Builder">Builder</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="local col8 ref" href="#258Op" title='Op' data-ref="258Op" data-ref-filename="258Op">Op</a>)</td></tr>
<tr><th id="1508">1508</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::legalIf' data-ref="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7legalIfESt8functionIFbRKNS_13LegalityQueryEEE">legalIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates3allET_S1_" title='llvm::LegalityPredicates::all' data-ref="_ZN4llvm18LegalityPredicates3allET_S1_" data-ref-filename="_ZN4llvm18LegalityPredicates3allET_S1_">all</a>(<a class="tu ref fn" href="#_ZL14isRegisterTypej" title='isRegisterType' data-use='c' data-ref="_ZL14isRegisterTypej" data-ref-filename="_ZL14isRegisterTypej">isRegisterType</a>(<var>0</var>), <a class="tu ref fn" href="#_ZL14isRegisterTypej" title='isRegisterType' data-use='c' data-ref="_ZL14isRegisterTypej" data-ref-filename="_ZL14isRegisterTypej">isRegisterType</a>(<var>1</var>)))</td></tr>
<tr><th id="1509">1509</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::lowerFor' data-ref="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listISt4pairINS_3LLTES3_EE">lowerFor</a>({{<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>, <a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>}})</td></tr>
<tr><th id="1510">1510</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEE" title='llvm::LegalizeRuleSet::lowerIf' data-ref="_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet7lowerIfESt8functionIFbRKNS_13LegalityQueryEEE">lowerIf</a>(<span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col7 decl" id="267Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="267Query" data-ref-filename="267Query">Query</dfn>) {</td></tr>
<tr><th id="1511">1511</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="268BigTy" title='BigTy' data-type='const llvm::LLT' data-ref="268BigTy" data-ref-filename="268BigTy">BigTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#267Query" title='Query' data-ref="267Query" data-ref-filename="267Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#259BigTyIdx" title='BigTyIdx' data-ref="259BigTyIdx" data-ref-filename="259BigTyIdx">BigTyIdx</a>]</a>;</td></tr>
<tr><th id="1512">1512</th><td>          <b>return</b> <a class="local col8 ref" href="#268BigTy" title='BigTy' data-ref="268BigTy" data-ref-filename="268BigTy">BigTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var>;</td></tr>
<tr><th id="1513">1513</th><td>        })</td></tr>
<tr><th id="1514">1514</th><td>      <i>// Try to widen to s16 first for small types.</i></td></tr>
<tr><th id="1515">1515</th><td><i>      // TODO: Only do this on targets with legal s16 shifts</i></td></tr>
<tr><th id="1516">1516</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet16minScalarOrEltIfESt8functionIFbRKNS_13LegalityQueryEEEjNS_3LLTE" title='llvm::LegalizeRuleSet::minScalarOrEltIf' data-ref="_ZN4llvm15LegalizeRuleSet16minScalarOrEltIfESt8functionIFbRKNS_13LegalityQueryEEEjNS_3LLTE" data-ref-filename="_ZN4llvm15LegalizeRuleSet16minScalarOrEltIfESt8functionIFbRKNS_13LegalityQueryEEEjNS_3LLTE">minScalarOrEltIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates18scalarNarrowerThanEjj" title='llvm::LegalityPredicates::scalarNarrowerThan' data-ref="_ZN4llvm18LegalityPredicates18scalarNarrowerThanEjj" data-ref-filename="_ZN4llvm18LegalityPredicates18scalarNarrowerThanEjj">scalarNarrowerThan</a>(<a class="local col0 ref" href="#260LitTyIdx" title='LitTyIdx' data-ref="260LitTyIdx" data-ref-filename="260LitTyIdx">LitTyIdx</a>, <var>16</var>), <a class="local col0 ref" href="#260LitTyIdx" title='LitTyIdx' data-ref="260LitTyIdx" data-ref-filename="260LitTyIdx">LitTyIdx</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>)</td></tr>
<tr><th id="1517">1517</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<a class="local col0 ref" href="#260LitTyIdx" title='LitTyIdx' data-ref="260LitTyIdx" data-ref-filename="260LitTyIdx">LitTyIdx</a>, <i>/*Min*/</i> <var>16</var>)</td></tr>
<tr><th id="1518">1518</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::moreElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet14moreElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">moreElementsIf</a>(<a class="tu ref fn" href="#_ZL16isSmallOddVectorj" title='isSmallOddVector' data-use='c' data-ref="_ZL16isSmallOddVectorj" data-ref-filename="_ZL16isSmallOddVectorj">isSmallOddVector</a>(<a class="local col9 ref" href="#259BigTyIdx" title='BigTyIdx' data-ref="259BigTyIdx" data-ref-filename="259BigTyIdx">BigTyIdx</a>), <a class="tu ref fn" href="#_ZL14oneMoreElementj" title='oneMoreElement' data-use='c' data-ref="_ZL14oneMoreElementj" data-ref-filename="_ZL14oneMoreElementj">oneMoreElement</a>(<a class="local col9 ref" href="#259BigTyIdx" title='BigTyIdx' data-ref="259BigTyIdx" data-ref-filename="259BigTyIdx">BigTyIdx</a>))</td></tr>
<tr><th id="1519">1519</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::fewerElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">fewerElementsIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates3allET_S1_DpT0_" title='llvm::LegalityPredicates::all' data-ref="_ZN4llvm18LegalityPredicates3allET_S1_DpT0_" data-ref-filename="_ZN4llvm18LegalityPredicates3allET_S1_DpT0_">all</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates6typeIsEjNS_3LLTE" title='llvm::LegalityPredicates::typeIs' data-ref="_ZN4llvm18LegalityPredicates6typeIsEjNS_3LLTE" data-ref-filename="_ZN4llvm18LegalityPredicates6typeIsEjNS_3LLTE">typeIs</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>), <a class="tu ref fn" href="#_ZL15vectorWiderThanjj" title='vectorWiderThan' data-use='c' data-ref="_ZL15vectorWiderThanjj" data-ref-filename="_ZL15vectorWiderThanjj">vectorWiderThan</a>(<var>1</var>, <var>32</var>),</td></tr>
<tr><th id="1520">1520</th><td>                           <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates13elementTypeIsEjNS_3LLTE" title='llvm::LegalityPredicates::elementTypeIs' data-ref="_ZN4llvm18LegalityPredicates13elementTypeIsEjNS_3LLTE" data-ref-filename="_ZN4llvm18LegalityPredicates13elementTypeIsEjNS_3LLTE">elementTypeIs</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>)),</td></tr>
<tr><th id="1521">1521</th><td>                       <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE" title='llvm::LegalizeMutations::changeTo' data-ref="_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE" data-ref-filename="_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE">changeTo</a>(<var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>))</td></tr>
<tr><th id="1522">1522</th><td>      <i>// Clamp the little scalar to s8-s256 and make it a power of 2. It's not</i></td></tr>
<tr><th id="1523">1523</th><td><i>      // worth considering the multiples of 64 since 2*192 and 2*384 are not</i></td></tr>
<tr><th id="1524">1524</th><td><i>      // valid.</i></td></tr>
<tr><th id="1525">1525</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<a class="local col0 ref" href="#260LitTyIdx" title='LitTyIdx' data-ref="260LitTyIdx" data-ref-filename="260LitTyIdx">LitTyIdx</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#121S512" title='S512' data-ref="121S512" data-ref-filename="121S512">S512</a>)</td></tr>
<tr><th id="1526">1526</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" title='llvm::LegalizeRuleSet::widenScalarToNextPow2' data-ref="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj" data-ref-filename="_ZN4llvm15LegalizeRuleSet21widenScalarToNextPow2Ejj">widenScalarToNextPow2</a>(<a class="local col0 ref" href="#260LitTyIdx" title='LitTyIdx' data-ref="260LitTyIdx" data-ref-filename="260LitTyIdx">LitTyIdx</a>, <i>/*Min*/</i> <var>32</var>)</td></tr>
<tr><th id="1527">1527</th><td>      <i>// Break up vectors with weird elements into scalars</i></td></tr>
<tr><th id="1528">1528</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::fewerElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">fewerElementsIf</a>(</td></tr>
<tr><th id="1529">1529</th><td>        <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col9 decl" id="269Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="269Query" data-ref-filename="269Query">Query</dfn>) { <b>return</b> <a class="local col1 ref" href="#261notValidElt" title='notValidElt' data-ref="261notValidElt" data-ref-filename="261notValidElt">notValidElt</a><a class="tu ref fn" href="#_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_2clERKNS_13LegalityQueryEj" title='llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo(const llvm::GCNSubtarget &amp;, const llvm::GCNTargetMachine &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_2clERKNS_13LegalityQueryEj" data-ref-filename="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_2clERKNS_13LegalityQueryEj">(<a class="local col9 ref" href="#269Query" title='Query' data-ref="269Query" data-ref-filename="269Query">Query</a>, <a class="local col0 ref" href="#260LitTyIdx" title='LitTyIdx' data-ref="260LitTyIdx" data-ref-filename="260LitTyIdx">LitTyIdx</a>)</a>; },</td></tr>
<tr><th id="1530">1530</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm17LegalizeMutations9scalarizeEj" title='llvm::LegalizeMutations::scalarize' data-ref="_ZN4llvm17LegalizeMutations9scalarizeEj" data-ref-filename="_ZN4llvm17LegalizeMutations9scalarizeEj">scalarize</a>(<var>0</var>))</td></tr>
<tr><th id="1531">1531</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::fewerElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">fewerElementsIf</a>(</td></tr>
<tr><th id="1532">1532</th><td>        <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col0 decl" id="270Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="270Query" data-ref-filename="270Query">Query</dfn>) { <b>return</b> <a class="local col1 ref" href="#261notValidElt" title='notValidElt' data-ref="261notValidElt" data-ref-filename="261notValidElt">notValidElt</a><a class="tu ref fn" href="#_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_2clERKNS_13LegalityQueryEj" title='llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo(const llvm::GCNSubtarget &amp;, const llvm::GCNTargetMachine &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_2clERKNS_13LegalityQueryEj" data-ref-filename="_ZZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineEENK3$_2clERKNS_13LegalityQueryEj">(<a class="local col0 ref" href="#270Query" title='Query' data-ref="270Query" data-ref-filename="270Query">Query</a>, <a class="local col9 ref" href="#259BigTyIdx" title='BigTyIdx' data-ref="259BigTyIdx" data-ref-filename="259BigTyIdx">BigTyIdx</a>)</a>; },</td></tr>
<tr><th id="1533">1533</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm17LegalizeMutations9scalarizeEj" title='llvm::LegalizeMutations::scalarize' data-ref="_ZN4llvm17LegalizeMutations9scalarizeEj" data-ref-filename="_ZN4llvm17LegalizeMutations9scalarizeEj">scalarize</a>(<var>1</var>))</td></tr>
<tr><th id="1534">1534</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<a class="local col9 ref" href="#259BigTyIdx" title='BigTyIdx' data-ref="259BigTyIdx" data-ref-filename="259BigTyIdx">BigTyIdx</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#122MaxScalar" title='MaxScalar' data-ref="122MaxScalar" data-ref-filename="122MaxScalar">MaxScalar</a>);</td></tr>
<tr><th id="1535">1535</th><td></td></tr>
<tr><th id="1536">1536</th><td>    <b>if</b> (<a class="local col8 ref" href="#258Op" title='Op' data-ref="258Op" data-ref-filename="258Op">Op</a> == <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#272" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES" data-ref-filename="llvm..TargetOpcode..G_MERGE_VALUES">G_MERGE_VALUES</a>) {</td></tr>
<tr><th id="1537">1537</th><td>      <a class="local col6 ref" href="#266Builder" title='Builder' data-ref="266Builder" data-ref-filename="266Builder">Builder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::widenScalarIf' data-ref="_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">widenScalarIf</a>(</td></tr>
<tr><th id="1538">1538</th><td>        <i>// TODO: Use 16-bit shifts if legal for 8-bit values?</i></td></tr>
<tr><th id="1539">1539</th><td>        <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col1 decl" id="271Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="271Query" data-ref-filename="271Query">Query</dfn>) {</td></tr>
<tr><th id="1540">1540</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="272Ty" title='Ty' data-type='const llvm::LLT' data-ref="272Ty" data-ref-filename="272Ty">Ty</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#271Query" title='Query' data-ref="271Query" data-ref-filename="271Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col0 ref" href="#260LitTyIdx" title='LitTyIdx' data-ref="260LitTyIdx" data-ref-filename="260LitTyIdx">LitTyIdx</a>]</a>;</td></tr>
<tr><th id="1541">1541</th><td>          <b>return</b> <a class="local col2 ref" href="#272Ty" title='Ty' data-ref="272Ty" data-ref-filename="272Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt; <var>32</var>;</td></tr>
<tr><th id="1542">1542</th><td>        },</td></tr>
<tr><th id="1543">1543</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE" title='llvm::LegalizeMutations::changeTo' data-ref="_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE" data-ref-filename="_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE">changeTo</a>(<a class="local col0 ref" href="#260LitTyIdx" title='LitTyIdx' data-ref="260LitTyIdx" data-ref-filename="260LitTyIdx">LitTyIdx</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>));</td></tr>
<tr><th id="1544">1544</th><td>    }</td></tr>
<tr><th id="1545">1545</th><td></td></tr>
<tr><th id="1546">1546</th><td>    <a class="local col6 ref" href="#266Builder" title='Builder' data-ref="266Builder" data-ref-filename="266Builder">Builder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::widenScalarIf' data-ref="_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet13widenScalarIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">widenScalarIf</a>(</td></tr>
<tr><th id="1547">1547</th><td>      <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col3 decl" id="273Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="273Query" data-ref-filename="273Query">Query</dfn>) {</td></tr>
<tr><th id="1548">1548</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="274Ty" title='Ty' data-type='const llvm::LLT' data-ref="274Ty" data-ref-filename="274Ty">Ty</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#273Query" title='Query' data-ref="273Query" data-ref-filename="273Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#259BigTyIdx" title='BigTyIdx' data-ref="259BigTyIdx" data-ref-filename="259BigTyIdx">BigTyIdx</a>]</a>;</td></tr>
<tr><th id="1549">1549</th><td>        <b>return</b> !<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej" data-ref-filename="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col4 ref" href="#274Ty" title='Ty' data-ref="274Ty" data-ref-filename="274Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) &amp;&amp;</td></tr>
<tr><th id="1550">1550</th><td>          <a class="local col4 ref" href="#274Ty" title='Ty' data-ref="274Ty" data-ref-filename="274Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() % <var>16</var> != <var>0</var>;</td></tr>
<tr><th id="1551">1551</th><td>      },</td></tr>
<tr><th id="1552">1552</th><td>      <span class='tu ref fn fake' title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-use='c' data-ref="_ZNSt8functionIFT_DpT0_EEC1ETL0__" data-ref-filename="_ZNSt8functionIFT_DpT0_EEC1ETL0__"></span>[=](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery" title='llvm::LegalityQuery' data-ref="llvm::LegalityQuery" data-ref-filename="llvm..LegalityQuery">LegalityQuery</a> &amp;<dfn class="local col5 decl" id="275Query" title='Query' data-type='const llvm::LegalityQuery &amp;' data-ref="275Query" data-ref-filename="275Query">Query</dfn>) {</td></tr>
<tr><th id="1553">1553</th><td>        <i>// Pick the next power of 2, or a multiple of 64 over 128.</i></td></tr>
<tr><th id="1554">1554</th><td><i>        // Whichever is smaller.</i></td></tr>
<tr><th id="1555">1555</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> &amp;<dfn class="local col6 decl" id="276Ty" title='Ty' data-type='const llvm::LLT &amp;' data-ref="276Ty" data-ref-filename="276Ty">Ty</dfn> = <a class="local col5 ref" href="#275Query" title='Query' data-ref="275Query" data-ref-filename="275Query">Query</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalityQuery::Types" title='llvm::LegalityQuery::Types' data-ref="llvm::LegalityQuery::Types" data-ref-filename="llvm..LegalityQuery..Types">Types</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#259BigTyIdx" title='BigTyIdx' data-ref="259BigTyIdx" data-ref-filename="259BigTyIdx">BigTyIdx</a>]</a>;</td></tr>
<tr><th id="1556">1556</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="277NewSizeInBits" title='NewSizeInBits' data-type='unsigned int' data-ref="277NewSizeInBits" data-ref-filename="277NewSizeInBits">NewSizeInBits</dfn> = <var>1</var> &lt;&lt; <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12Log2_32_CeilEj" title='llvm::Log2_32_Ceil' data-ref="_ZN4llvm12Log2_32_CeilEj" data-ref-filename="_ZN4llvm12Log2_32_CeilEj">Log2_32_Ceil</a>(<a class="local col6 ref" href="#276Ty" title='Ty' data-ref="276Ty" data-ref-filename="276Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() + <var>1</var>);</td></tr>
<tr><th id="1557">1557</th><td>        <b>if</b> (<a class="local col7 ref" href="#277NewSizeInBits" title='NewSizeInBits' data-ref="277NewSizeInBits" data-ref-filename="277NewSizeInBits">NewSizeInBits</a> &gt;= <var>256</var>) {</td></tr>
<tr><th id="1558">1558</th><td>          <em>unsigned</em> <dfn class="local col8 decl" id="278RoundedTo" title='RoundedTo' data-type='unsigned int' data-ref="278RoundedTo" data-ref-filename="278RoundedTo">RoundedTo</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEm" data-ref-filename="_ZN4llvm7alignToEm">alignTo</a>&lt;<var>64</var>&gt;(<a class="local col6 ref" href="#276Ty" title='Ty' data-ref="276Ty" data-ref-filename="276Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() + <var>1</var>);</td></tr>
<tr><th id="1559">1559</th><td>          <b>if</b> (<a class="local col8 ref" href="#278RoundedTo" title='RoundedTo' data-ref="278RoundedTo" data-ref-filename="278RoundedTo">RoundedTo</a> &lt; <a class="local col7 ref" href="#277NewSizeInBits" title='NewSizeInBits' data-ref="277NewSizeInBits" data-ref-filename="277NewSizeInBits">NewSizeInBits</a>)</td></tr>
<tr><th id="1560">1560</th><td>            <a class="local col7 ref" href="#277NewSizeInBits" title='NewSizeInBits' data-ref="277NewSizeInBits" data-ref-filename="277NewSizeInBits">NewSizeInBits</a> = <a class="local col8 ref" href="#278RoundedTo" title='RoundedTo' data-ref="278RoundedTo" data-ref-filename="278RoundedTo">RoundedTo</a>;</td></tr>
<tr><th id="1561">1561</th><td>        }</td></tr>
<tr><th id="1562">1562</th><td>        <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col9 ref" href="#259BigTyIdx" title='BigTyIdx' data-ref="259BigTyIdx" data-ref-filename="259BigTyIdx">BigTyIdx</a>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col7 ref" href="#277NewSizeInBits" title='NewSizeInBits' data-ref="277NewSizeInBits" data-ref-filename="277NewSizeInBits">NewSizeInBits</a>));</td></tr>
<tr><th id="1563">1563</th><td>      })</td></tr>
<tr><th id="1564">1564</th><td>      <i>// Any vectors left are the wrong size. Scalarize them.</i></td></tr>
<tr><th id="1565">1565</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="1566">1566</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>1</var>);</td></tr>
<tr><th id="1567">1567</th><td>  }</td></tr>
<tr><th id="1568">1568</th><td></td></tr>
<tr><th id="1569">1569</th><td>  <i>// S64 is only legal on SALU, and needs to be broken into 32-bit elements in</i></td></tr>
<tr><th id="1570">1570</th><td><i>  // RegBankSelect.</i></td></tr>
<tr><th id="1571">1571</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="279SextInReg" title='SextInReg' data-type='llvm::LegalizeRuleSet &amp;' data-ref="279SextInReg" data-ref-filename="279SextInReg">SextInReg</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#396" title='llvm::TargetOpcode::G_SEXT_INREG' data-ref="llvm::TargetOpcode::G_SEXT_INREG" data-ref-filename="llvm..TargetOpcode..G_SEXT_INREG">G_SEXT_INREG</a>)</td></tr>
<tr><th id="1572">1572</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>}});</td></tr>
<tr><th id="1573">1573</th><td></td></tr>
<tr><th id="1574">1574</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" title='llvm::AMDGPUSubtarget::hasVOP3PInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13hasVOP3PInstsEv">hasVOP3PInsts</a>()) {</td></tr>
<tr><th id="1575">1575</th><td>    <a class="local col9 ref" href="#279SextInReg" title='SextInReg' data-ref="279SextInReg" data-ref-filename="279SextInReg">SextInReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::lowerFor' data-ref="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE">lowerFor</a>({{<a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>}})</td></tr>
<tr><th id="1576">1576</th><td>      <i>// Prefer to reduce vector widths for 16-bit vectors before lowering, to</i></td></tr>
<tr><th id="1577">1577</th><td><i>      // get more vector shift opportunities, since we'll get those when</i></td></tr>
<tr><th id="1578">1578</th><td><i>      // expanded.</i></td></tr>
<tr><th id="1579">1579</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" title='llvm::LegalizeRuleSet::fewerElementsIf' data-ref="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet15fewerElementsIfESt8functionIFbRKNS_13LegalityQueryEEES1_IFSt4pairIjNS_3LLTEES4_EE">fewerElementsIf</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm18LegalityPredicates13elementTypeIsEjNS_3LLTE" title='llvm::LegalityPredicates::elementTypeIs' data-ref="_ZN4llvm18LegalityPredicates13elementTypeIsEjNS_3LLTE" data-ref-filename="_ZN4llvm18LegalityPredicates13elementTypeIsEjNS_3LLTE">elementTypeIs</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>), <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE" title='llvm::LegalizeMutations::changeTo' data-ref="_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE" data-ref-filename="_ZN4llvm17LegalizeMutations8changeToEjNS_3LLTE">changeTo</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#124V2S16" title='V2S16' data-ref="124V2S16" data-ref-filename="124V2S16">V2S16</a>));</td></tr>
<tr><th id="1580">1580</th><td>  } <b>else</b> <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" title='llvm::AMDGPUSubtarget::has16BitInsts' data-ref="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget13has16BitInstsEv">has16BitInsts</a>()) {</td></tr>
<tr><th id="1581">1581</th><td>    <a class="local col9 ref" href="#279SextInReg" title='SextInReg' data-ref="279SextInReg" data-ref-filename="279SextInReg">SextInReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::lowerFor' data-ref="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE">lowerFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>}, {<a class="local col6 ref" href="#116S16" title='S16' data-ref="116S16" data-ref-filename="116S16">S16</a>}});</td></tr>
<tr><th id="1582">1582</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1583">1583</th><td>    <i>// Prefer to promote to s32 before lowering if we don't have 16-bit</i></td></tr>
<tr><th id="1584">1584</th><td><i>    // shifts. This avoid a lot of intermediate truncate and extend operations.</i></td></tr>
<tr><th id="1585">1585</th><td>    <a class="local col9 ref" href="#279SextInReg" title='SextInReg' data-ref="279SextInReg" data-ref-filename="279SextInReg">SextInReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::lowerFor' data-ref="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8lowerForESt16initializer_listINS_3LLTEE">lowerFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}, {<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>}});</td></tr>
<tr><th id="1586">1586</th><td>  }</td></tr>
<tr><th id="1587">1587</th><td></td></tr>
<tr><th id="1588">1588</th><td>  <a class="local col9 ref" href="#279SextInReg" title='SextInReg' data-ref="279SextInReg" data-ref-filename="279SextInReg">SextInReg</a></td></tr>
<tr><th id="1589">1589</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="1590">1590</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" title='llvm::LegalizeRuleSet::clampScalar' data-ref="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_" data-ref-filename="_ZN4llvm15LegalizeRuleSet11clampScalarEjNS_3LLTES1_">clampScalar</a>(<var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>)</td></tr>
<tr><th id="1591">1591</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="1592">1592</th><td></td></tr>
<tr><th id="1593">1593</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#414" title='llvm::TargetOpcode::G_FSHR' data-ref="llvm::TargetOpcode::G_FSHR" data-ref-filename="llvm..TargetOpcode..G_FSHR">G_FSHR</a>)</td></tr>
<tr><th id="1594">1594</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listISt4pairINS_3LLTES3_EE">legalFor</a>({{<a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>, <a class="local col7 ref" href="#117S32" title='S32' data-ref="117S32" data-ref-filename="117S32">S32</a>}})</td></tr>
<tr><th id="1595">1595</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet9scalarizeEj" title='llvm::LegalizeRuleSet::scalarize' data-ref="_ZN4llvm15LegalizeRuleSet9scalarizeEj" data-ref-filename="_ZN4llvm15LegalizeRuleSet9scalarizeEj">scalarize</a>(<var>0</var>)</td></tr>
<tr><th id="1596">1596</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="1597">1597</th><td></td></tr>
<tr><th id="1598">1598</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#311" title='llvm::TargetOpcode::G_READCYCLECOUNTER' data-ref="llvm::TargetOpcode::G_READCYCLECOUNTER" data-ref-filename="llvm..TargetOpcode..G_READCYCLECOUNTER">G_READCYCLECOUNTER</a>)</td></tr>
<tr><th id="1599">1599</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" title='llvm::LegalizeRuleSet::legalFor' data-ref="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE" data-ref-filename="_ZN4llvm15LegalizeRuleSet8legalForESt16initializer_listINS_3LLTEE">legalFor</a>({<a class="local col8 ref" href="#118S64" title='S64' data-ref="118S64" data-ref-filename="118S64">S64</a>});</td></tr>
<tr><th id="1600">1600</th><td></td></tr>
<tr><th id="1601">1601</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderEj">getActionDefinitionsBuilder</a>(<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#359" title='llvm::TargetOpcode::G_FENCE' data-ref="llvm::TargetOpcode::G_FENCE" data-ref-filename="llvm..TargetOpcode..G_FENCE">G_FENCE</a>)</td></tr>
<tr><th id="1602">1602</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11alwaysLegalEv" title='llvm::LegalizeRuleSet::alwaysLegal' data-ref="_ZN4llvm15LegalizeRuleSet11alwaysLegalEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet11alwaysLegalEv">alwaysLegal</a>();</td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({</td></tr>
<tr><th id="1605">1605</th><td>      <i>// TODO: Verify V_BFI_B32 is generated from expanded bit ops</i></td></tr>
<tr><th id="1606">1606</th><td>      <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#585" title='llvm::TargetOpcode::G_FCOPYSIGN' data-ref="llvm::TargetOpcode::G_FCOPYSIGN" data-ref-filename="llvm..TargetOpcode..G_FCOPYSIGN">G_FCOPYSIGN</a>,</td></tr>
<tr><th id="1607">1607</th><td></td></tr>
<tr><th id="1608">1608</th><td>      <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_ATOMIC_CMPXCHG_WITH_SUCCESS' data-ref="llvm::TargetOpcode::G_ATOMIC_CMPXCHG_WITH_SUCCESS" data-ref-filename="llvm..TargetOpcode..G_ATOMIC_CMPXCHG_WITH_SUCCESS">G_ATOMIC_CMPXCHG_WITH_SUCCESS</a>,</td></tr>
<tr><th id="1609">1609</th><td>      <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#348" title='llvm::TargetOpcode::G_ATOMICRMW_NAND' data-ref="llvm::TargetOpcode::G_ATOMICRMW_NAND" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_NAND">G_ATOMICRMW_NAND</a>,</td></tr>
<tr><th id="1610">1610</th><td>      <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#356" title='llvm::TargetOpcode::G_ATOMICRMW_FSUB' data-ref="llvm::TargetOpcode::G_ATOMICRMW_FSUB" data-ref-filename="llvm..TargetOpcode..G_ATOMICRMW_FSUB">G_ATOMICRMW_FSUB</a>,</td></tr>
<tr><th id="1611">1611</th><td>      <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#702" title='llvm::TargetOpcode::G_READ_REGISTER' data-ref="llvm::TargetOpcode::G_READ_REGISTER" data-ref-filename="llvm..TargetOpcode..G_READ_REGISTER">G_READ_REGISTER</a>,</td></tr>
<tr><th id="1612">1612</th><td>      <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#705" title='llvm::TargetOpcode::G_WRITE_REGISTER' data-ref="llvm::TargetOpcode::G_WRITE_REGISTER" data-ref-filename="llvm..TargetOpcode..G_WRITE_REGISTER">G_WRITE_REGISTER</a>,</td></tr>
<tr><th id="1613">1613</th><td></td></tr>
<tr><th id="1614">1614</th><td>      <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#443" title='llvm::TargetOpcode::G_SADDO' data-ref="llvm::TargetOpcode::G_SADDO" data-ref-filename="llvm..TargetOpcode..G_SADDO">G_SADDO</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#451" title='llvm::TargetOpcode::G_SSUBO' data-ref="llvm::TargetOpcode::G_SSUBO" data-ref-filename="llvm..TargetOpcode..G_SSUBO">G_SSUBO</a>,</td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td>       <i>// TODO: Implement</i></td></tr>
<tr><th id="1617">1617</th><td>      <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#599" title='llvm::TargetOpcode::G_FMINIMUM' data-ref="llvm::TargetOpcode::G_FMINIMUM" data-ref-filename="llvm..TargetOpcode..G_FMINIMUM">G_FMINIMUM</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#600" title='llvm::TargetOpcode::G_FMAXIMUM' data-ref="llvm::TargetOpcode::G_FMAXIMUM" data-ref-filename="llvm..TargetOpcode..G_FMAXIMUM">G_FMAXIMUM</a>,</td></tr>
<tr><th id="1618">1618</th><td>      <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#411" title='llvm::TargetOpcode::G_FSHL' data-ref="llvm::TargetOpcode::G_FSHL" data-ref-filename="llvm..TargetOpcode..G_FSHL">G_FSHL</a></td></tr>
<tr><th id="1619">1619</th><td>    }).<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet5lowerEv" title='llvm::LegalizeRuleSet::lower' data-ref="_ZN4llvm15LegalizeRuleSet5lowerEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet5lowerEv">lower</a>();</td></tr>
<tr><th id="1620">1620</th><td></td></tr>
<tr><th id="1621">1621</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" title='llvm::LegalizerInfo::getActionDefinitionsBuilder' data-ref="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE" data-ref-filename="_ZN4llvm13LegalizerInfo27getActionDefinitionsBuilderESt16initializer_listIjE">getActionDefinitionsBuilder</a>({<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#389" title='llvm::TargetOpcode::G_VASTART' data-ref="llvm::TargetOpcode::G_VASTART" data-ref-filename="llvm..TargetOpcode..G_VASTART">G_VASTART</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#392" title='llvm::TargetOpcode::G_VAARG' data-ref="llvm::TargetOpcode::G_VAARG" data-ref-filename="llvm..TargetOpcode..G_VAARG">G_VAARG</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#627" title='llvm::TargetOpcode::G_BRJT' data-ref="llvm::TargetOpcode::G_BRJT" data-ref-filename="llvm..TargetOpcode..G_BRJT">G_BRJT</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#687" title='llvm::TargetOpcode::G_JUMP_TABLE' data-ref="llvm::TargetOpcode::G_JUMP_TABLE" data-ref-filename="llvm..TargetOpcode..G_JUMP_TABLE">G_JUMP_TABLE</a>,</td></tr>
<tr><th id="1622">1622</th><td>        <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#323" title='llvm::TargetOpcode::G_INDEXED_LOAD' data-ref="llvm::TargetOpcode::G_INDEXED_LOAD" data-ref-filename="llvm..TargetOpcode..G_INDEXED_LOAD">G_INDEXED_LOAD</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#326" title='llvm::TargetOpcode::G_INDEXED_SEXTLOAD' data-ref="llvm::TargetOpcode::G_INDEXED_SEXTLOAD" data-ref-filename="llvm..TargetOpcode..G_INDEXED_SEXTLOAD">G_INDEXED_SEXTLOAD</a>,</td></tr>
<tr><th id="1623">1623</th><td>        <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#329" title='llvm::TargetOpcode::G_INDEXED_ZEXTLOAD' data-ref="llvm::TargetOpcode::G_INDEXED_ZEXTLOAD" data-ref-filename="llvm..TargetOpcode..G_INDEXED_ZEXTLOAD">G_INDEXED_ZEXTLOAD</a>, <a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#335" title='llvm::TargetOpcode::G_INDEXED_STORE' data-ref="llvm::TargetOpcode::G_INDEXED_STORE" data-ref-filename="llvm..TargetOpcode..G_INDEXED_STORE">G_INDEXED_STORE</a>})</td></tr>
<tr><th id="1624">1624</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm15LegalizeRuleSet11unsupportedEv" title='llvm::LegalizeRuleSet::unsupported' data-ref="_ZN4llvm15LegalizeRuleSet11unsupportedEv" data-ref-filename="_ZN4llvm15LegalizeRuleSet11unsupportedEv">unsupported</a>();</td></tr>
<tr><th id="1625">1625</th><td></td></tr>
<tr><th id="1626">1626</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZN4llvm13LegalizerInfo13computeTablesEv" title='llvm::LegalizerInfo::computeTables' data-ref="_ZN4llvm13LegalizerInfo13computeTablesEv" data-ref-filename="_ZN4llvm13LegalizerInfo13computeTablesEv">computeTables</a>();</td></tr>
<tr><th id="1627">1627</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#_ZNK4llvm13LegalizerInfo6verifyERKNS_11MCInstrInfoE" title='llvm::LegalizerInfo::verify' data-ref="_ZNK4llvm13LegalizerInfo6verifyERKNS_11MCInstrInfoE" data-ref-filename="_ZNK4llvm13LegalizerInfo6verifyERKNS_11MCInstrInfoE">verify</a>(*<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>());</td></tr>
<tr><th id="1628">1628</th><td>}</td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE" title='llvm::AMDGPULegalizerInfo::legalizeCustom' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE">legalizeCustom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> &amp;<dfn class="local col0 decl" id="280Helper" title='Helper' data-type='llvm::LegalizerHelper &amp;' data-ref="280Helper" data-ref-filename="280Helper">Helper</dfn>,</td></tr>
<tr><th id="1631">1631</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="281MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="281MI" data-ref-filename="281MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1632">1632</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="282B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="282B" data-ref-filename="282B">B</dfn> = <a class="local col0 ref" href="#280Helper" title='Helper' data-ref="280Helper" data-ref-filename="280Helper">Helper</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::MIRBuilder" title='llvm::LegalizerHelper::MIRBuilder' data-ref="llvm::LegalizerHelper::MIRBuilder" data-ref-filename="llvm..LegalizerHelper..MIRBuilder">MIRBuilder</a>;</td></tr>
<tr><th id="1633">1633</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="283MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="283MRI" data-ref-filename="283MRI">MRI</dfn> = *<a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="1634">1634</th><td></td></tr>
<tr><th id="1635">1635</th><td>  <b>switch</b> (<a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1636">1636</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#681" title='llvm::TargetOpcode::G_ADDRSPACE_CAST' data-ref="llvm::TargetOpcode::G_ADDRSPACE_CAST" data-ref-filename="llvm..TargetOpcode..G_ADDRSPACE_CAST">G_ADDRSPACE_CAST</a>:</td></tr>
<tr><th id="1637">1637</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast' data-ref="_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeAddrSpaceCast</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1638">1638</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#675" title='llvm::TargetOpcode::G_FRINT' data-ref="llvm::TargetOpcode::G_FRINT" data-ref-filename="llvm..TargetOpcode..G_FRINT">G_FRINT</a>:</td></tr>
<tr><th id="1639">1639</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo13legalizeFrintERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFrint' data-ref="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFrintERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFrintERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFrint</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1640">1640</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#660" title='llvm::TargetOpcode::G_FCEIL' data-ref="llvm::TargetOpcode::G_FCEIL" data-ref-filename="llvm..TargetOpcode..G_FCEIL">G_FCEIL</a>:</td></tr>
<tr><th id="1641">1641</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo13legalizeFceilERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFceil' data-ref="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFceilERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFceilERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFceil</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1642">1642</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#534" title='llvm::TargetOpcode::G_FREM' data-ref="llvm::TargetOpcode::G_FREM" data-ref-filename="llvm..TargetOpcode..G_FREM">G_FREM</a>:</td></tr>
<tr><th id="1643">1643</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo12legalizeFremERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFrem' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFremERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFremERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFrem</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1644">1644</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#299" title='llvm::TargetOpcode::G_INTRINSIC_TRUNC' data-ref="llvm::TargetOpcode::G_INTRINSIC_TRUNC" data-ref-filename="llvm..TargetOpcode..G_INTRINSIC_TRUNC">G_INTRINSIC_TRUNC</a>:</td></tr>
<tr><th id="1645">1645</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo22legalizeIntrinsicTruncERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeIntrinsicTruncERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeIntrinsicTruncERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeIntrinsicTrunc</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1646">1646</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#573" title='llvm::TargetOpcode::G_SITOFP' data-ref="llvm::TargetOpcode::G_SITOFP" data-ref-filename="llvm..TargetOpcode..G_SITOFP">G_SITOFP</a>:</td></tr>
<tr><th id="1647">1647</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo13legalizeITOFPERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" title='llvm::AMDGPULegalizerInfo::legalizeITOFP' data-ref="_ZNK4llvm19AMDGPULegalizerInfo13legalizeITOFPERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo13legalizeITOFPERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb">legalizeITOFP</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>, <b>true</b>);</td></tr>
<tr><th id="1648">1648</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#576" title='llvm::TargetOpcode::G_UITOFP' data-ref="llvm::TargetOpcode::G_UITOFP" data-ref-filename="llvm..TargetOpcode..G_UITOFP">G_UITOFP</a>:</td></tr>
<tr><th id="1649">1649</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo13legalizeITOFPERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" title='llvm::AMDGPULegalizerInfo::legalizeITOFP' data-ref="_ZNK4llvm19AMDGPULegalizerInfo13legalizeITOFPERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo13legalizeITOFPERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb">legalizeITOFP</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>, <b>false</b>);</td></tr>
<tr><th id="1650">1650</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#567" title='llvm::TargetOpcode::G_FPTOSI' data-ref="llvm::TargetOpcode::G_FPTOSI" data-ref-filename="llvm..TargetOpcode..G_FPTOSI">G_FPTOSI</a>:</td></tr>
<tr><th id="1651">1651</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo13legalizeFPTOIERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" title='llvm::AMDGPULegalizerInfo::legalizeFPTOI' data-ref="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFPTOIERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFPTOIERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb">legalizeFPTOI</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>, <b>true</b>);</td></tr>
<tr><th id="1652">1652</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#570" title='llvm::TargetOpcode::G_FPTOUI' data-ref="llvm::TargetOpcode::G_FPTOUI" data-ref-filename="llvm..TargetOpcode..G_FPTOUI">G_FPTOUI</a>:</td></tr>
<tr><th id="1653">1653</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo13legalizeFPTOIERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" title='llvm::AMDGPULegalizerInfo::legalizeFPTOI' data-ref="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFPTOIERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFPTOIERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb">legalizeFPTOI</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>, <b>false</b>);</td></tr>
<tr><th id="1654">1654</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#591" title='llvm::TargetOpcode::G_FMINNUM' data-ref="llvm::TargetOpcode::G_FMINNUM" data-ref-filename="llvm..TargetOpcode..G_FMINNUM">G_FMINNUM</a>:</td></tr>
<tr><th id="1655">1655</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#592" title='llvm::TargetOpcode::G_FMAXNUM' data-ref="llvm::TargetOpcode::G_FMAXNUM" data-ref-filename="llvm..TargetOpcode..G_FMAXNUM">G_FMAXNUM</a>:</td></tr>
<tr><th id="1656">1656</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#595" title='llvm::TargetOpcode::G_FMINNUM_IEEE' data-ref="llvm::TargetOpcode::G_FMINNUM_IEEE" data-ref-filename="llvm..TargetOpcode..G_FMINNUM_IEEE">G_FMINNUM_IEEE</a>:</td></tr>
<tr><th id="1657">1657</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#596" title='llvm::TargetOpcode::G_FMAXNUM_IEEE' data-ref="llvm::TargetOpcode::G_FMAXNUM_IEEE" data-ref-filename="llvm..TargetOpcode..G_FMAXNUM_IEEE">G_FMAXNUM_IEEE</a>:</td></tr>
<tr><th id="1658">1658</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo20legalizeMinNumMaxNumERNS_15LegalizerHelperERNS_12MachineInstrE" title='llvm::AMDGPULegalizerInfo::legalizeMinNumMaxNum' data-ref="_ZNK4llvm19AMDGPULegalizerInfo20legalizeMinNumMaxNumERNS_15LegalizerHelperERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo20legalizeMinNumMaxNumERNS_15LegalizerHelperERNS_12MachineInstrE">legalizeMinNumMaxNum</a>(<span class='refarg'><a class="local col0 ref" href="#280Helper" title='Helper' data-ref="280Helper" data-ref-filename="280Helper">Helper</a></span>, <span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>);</td></tr>
<tr><th id="1659">1659</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#633" title='llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_EXTRACT_VECTOR_ELT" data-ref-filename="llvm..TargetOpcode..G_EXTRACT_VECTOR_ELT">G_EXTRACT_VECTOR_ELT</a>:</td></tr>
<tr><th id="1660">1660</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo24legalizeExtractVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt' data-ref="_ZNK4llvm19AMDGPULegalizerInfo24legalizeExtractVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo24legalizeExtractVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeExtractVectorElt</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1661">1661</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#630" title='llvm::TargetOpcode::G_INSERT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_INSERT_VECTOR_ELT" data-ref-filename="llvm..TargetOpcode..G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</a>:</td></tr>
<tr><th id="1662">1662</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo23legalizeInsertVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23legalizeInsertVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23legalizeInsertVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeInsertVectorElt</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1663">1663</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#636" title='llvm::TargetOpcode::G_SHUFFLE_VECTOR' data-ref="llvm::TargetOpcode::G_SHUFFLE_VECTOR" data-ref-filename="llvm..TargetOpcode..G_SHUFFLE_VECTOR">G_SHUFFLE_VECTOR</a>:</td></tr>
<tr><th id="1664">1664</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo21legalizeShuffleVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeShuffleVector' data-ref="_ZNK4llvm19AMDGPULegalizerInfo21legalizeShuffleVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo21legalizeShuffleVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeShuffleVector</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1665">1665</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#666" title='llvm::TargetOpcode::G_FSIN' data-ref="llvm::TargetOpcode::G_FSIN" data-ref-filename="llvm..TargetOpcode..G_FSIN">G_FSIN</a>:</td></tr>
<tr><th id="1666">1666</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#663" title='llvm::TargetOpcode::G_FCOS' data-ref="llvm::TargetOpcode::G_FCOS" data-ref-filename="llvm..TargetOpcode..G_FCOS">G_FCOS</a>:</td></tr>
<tr><th id="1667">1667</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo14legalizeSinCosERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeSinCos' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeSinCosERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeSinCosERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeSinCos</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1668">1668</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#258" title='llvm::TargetOpcode::G_GLOBAL_VALUE' data-ref="llvm::TargetOpcode::G_GLOBAL_VALUE" data-ref-filename="llvm..TargetOpcode..G_GLOBAL_VALUE">G_GLOBAL_VALUE</a>:</td></tr>
<tr><th id="1669">1669</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo19legalizeGlobalValueERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeGlobalValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeGlobalValueERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeGlobalValueERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeGlobalValue</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1670">1670</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#314" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD" data-ref-filename="llvm..TargetOpcode..G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="1671">1671</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo12legalizeLoadERNS_15LegalizerHelperERNS_12MachineInstrE" title='llvm::AMDGPULegalizerInfo::legalizeLoad' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeLoadERNS_15LegalizerHelperERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeLoadERNS_15LegalizerHelperERNS_12MachineInstrE">legalizeLoad</a>(<span class='refarg'><a class="local col0 ref" href="#280Helper" title='Helper' data-ref="280Helper" data-ref-filename="280Helper">Helper</a></span>, <span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>);</td></tr>
<tr><th id="1672">1672</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#528" title='llvm::TargetOpcode::G_FMAD' data-ref="llvm::TargetOpcode::G_FMAD" data-ref-filename="llvm..TargetOpcode..G_FMAD">G_FMAD</a>:</td></tr>
<tr><th id="1673">1673</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo12legalizeFMadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFMad' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFMadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFMadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFMad</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1674">1674</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#531" title='llvm::TargetOpcode::G_FDIV' data-ref="llvm::TargetOpcode::G_FDIV" data-ref-filename="llvm..TargetOpcode..G_FDIV">G_FDIV</a>:</td></tr>
<tr><th id="1675">1675</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo12legalizeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFDIV' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFDIV</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1676">1676</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#230" title='llvm::TargetOpcode::G_UDIV' data-ref="llvm::TargetOpcode::G_UDIV" data-ref-filename="llvm..TargetOpcode..G_UDIV">G_UDIV</a>:</td></tr>
<tr><th id="1677">1677</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#236" title='llvm::TargetOpcode::G_UREM' data-ref="llvm::TargetOpcode::G_UREM" data-ref-filename="llvm..TargetOpcode..G_UREM">G_UREM</a>:</td></tr>
<tr><th id="1678">1678</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo17legalizeUDIV_UREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM' data-ref="_ZNK4llvm19AMDGPULegalizerInfo17legalizeUDIV_UREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo17legalizeUDIV_UREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeUDIV_UREM</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1679">1679</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#227" title='llvm::TargetOpcode::G_SDIV' data-ref="llvm::TargetOpcode::G_SDIV" data-ref-filename="llvm..TargetOpcode..G_SDIV">G_SDIV</a>:</td></tr>
<tr><th id="1680">1680</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#233" title='llvm::TargetOpcode::G_SREM' data-ref="llvm::TargetOpcode::G_SREM" data-ref-filename="llvm..TargetOpcode..G_SREM">G_SREM</a>:</td></tr>
<tr><th id="1681">1681</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo17legalizeSDIV_SREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeSDIV_SREM' data-ref="_ZNK4llvm19AMDGPULegalizerInfo17legalizeSDIV_SREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo17legalizeSDIV_SREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeSDIV_SREM</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1682">1682</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_ATOMIC_CMPXCHG' data-ref="llvm::TargetOpcode::G_ATOMIC_CMPXCHG" data-ref-filename="llvm..TargetOpcode..G_ATOMIC_CMPXCHG">G_ATOMIC_CMPXCHG</a>:</td></tr>
<tr><th id="1683">1683</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo21legalizeAtomicCmpXChgERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg' data-ref="_ZNK4llvm19AMDGPULegalizerInfo21legalizeAtomicCmpXChgERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo21legalizeAtomicCmpXChgERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeAtomicCmpXChg</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1684">1684</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#549" title='llvm::TargetOpcode::G_FLOG' data-ref="llvm::TargetOpcode::G_FLOG" data-ref-filename="llvm..TargetOpcode..G_FLOG">G_FLOG</a>:</td></tr>
<tr><th id="1685">1685</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo12legalizeFlogERNS_12MachineInstrERNS_16MachineIRBuilderEd" title='llvm::AMDGPULegalizerInfo::legalizeFlog' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFlogERNS_12MachineInstrERNS_16MachineIRBuilderEd" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFlogERNS_12MachineInstrERNS_16MachineIRBuilderEd">legalizeFlog</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>, <span class="namespace">numbers::</span><a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#llvm::numbers::ln2f" title='llvm::numbers::ln2f' data-ref="llvm::numbers::ln2f" data-ref-filename="llvm..numbers..ln2f">ln2f</a>);</td></tr>
<tr><th id="1686">1686</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#555" title='llvm::TargetOpcode::G_FLOG10' data-ref="llvm::TargetOpcode::G_FLOG10" data-ref-filename="llvm..TargetOpcode..G_FLOG10">G_FLOG10</a>:</td></tr>
<tr><th id="1687">1687</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo12legalizeFlogERNS_12MachineInstrERNS_16MachineIRBuilderEd" title='llvm::AMDGPULegalizerInfo::legalizeFlog' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFlogERNS_12MachineInstrERNS_16MachineIRBuilderEd" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFlogERNS_12MachineInstrERNS_16MachineIRBuilderEd">legalizeFlog</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>, <span class="namespace">numbers::</span><a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#llvm::numbers::ln2f" title='llvm::numbers::ln2f' data-ref="llvm::numbers::ln2f" data-ref-filename="llvm..numbers..ln2f">ln2f</a> / <span class="namespace">numbers::</span><a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#llvm::numbers::ln10f" title='llvm::numbers::ln10f' data-ref="llvm::numbers::ln10f" data-ref-filename="llvm..numbers..ln10f">ln10f</a>);</td></tr>
<tr><th id="1688">1688</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#543" title='llvm::TargetOpcode::G_FEXP' data-ref="llvm::TargetOpcode::G_FEXP" data-ref-filename="llvm..TargetOpcode..G_FEXP">G_FEXP</a>:</td></tr>
<tr><th id="1689">1689</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo12legalizeFExpERNS_12MachineInstrERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFExp' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFExpERNS_12MachineInstrERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFExpERNS_12MachineInstrERNS_16MachineIRBuilderE">legalizeFExp</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1690">1690</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#537" title='llvm::TargetOpcode::G_FPOW' data-ref="llvm::TargetOpcode::G_FPOW" data-ref-filename="llvm..TargetOpcode..G_FPOW">G_FPOW</a>:</td></tr>
<tr><th id="1691">1691</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo12legalizeFPowERNS_12MachineInstrERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFPow' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFPowERNS_12MachineInstrERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFPowERNS_12MachineInstrERNS_16MachineIRBuilderE">legalizeFPow</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1692">1692</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#672" title='llvm::TargetOpcode::G_FFLOOR' data-ref="llvm::TargetOpcode::G_FFLOOR" data-ref-filename="llvm..TargetOpcode..G_FFLOOR">G_FFLOOR</a>:</td></tr>
<tr><th id="1693">1693</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo14legalizeFFloorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFFloor' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFFloorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFFloorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFFloor</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1694">1694</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#276" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR" data-ref-filename="llvm..TargetOpcode..G_BUILD_VECTOR">G_BUILD_VECTOR</a>:</td></tr>
<tr><th id="1695">1695</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo19legalizeBuildVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeBuildVector' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBuildVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBuildVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeBuildVector</a>(<span class='refarg'><a class="local col1 ref" href="#281MI" title='MI' data-ref="281MI" data-ref-filename="281MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#283MRI" title='MRI' data-ref="283MRI" data-ref-filename="283MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#282B" title='B' data-ref="282B" data-ref-filename="282B">B</a></span>);</td></tr>
<tr><th id="1696">1696</th><td>  <b>default</b>:</td></tr>
<tr><th id="1697">1697</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1698">1698</th><td>  }</td></tr>
<tr><th id="1699">1699</th><td></td></tr>
<tr><th id="1700">1700</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"expected switch to return"</q>);</td></tr>
<tr><th id="1701">1701</th><td>}</td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::getSegmentAperture' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">getSegmentAperture</dfn>(</td></tr>
<tr><th id="1704">1704</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="284AS" title='AS' data-type='unsigned int' data-ref="284AS" data-ref-filename="284AS">AS</dfn>,</td></tr>
<tr><th id="1705">1705</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="285MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="285MRI" data-ref-filename="285MRI">MRI</dfn>,</td></tr>
<tr><th id="1706">1706</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="286B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="286B" data-ref-filename="286B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="1707">1707</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="287MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="287MF" data-ref-filename="287MF">MF</dfn> = <a class="local col6 ref" href="#286B" title='B' data-ref="286B" data-ref-filename="286B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="1708">1708</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col8 decl" id="288ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="288ST" data-ref-filename="288ST">ST</dfn> = <a class="local col7 ref" href="#287MF" title='MF' data-ref="287MF" data-ref-filename="287MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="1709">1709</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="289S32" title='S32' data-type='const llvm::LLT' data-ref="289S32" data-ref-filename="289S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="1710">1710</th><td></td></tr>
<tr><th id="1711">1711</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AS == AMDGPUAS::LOCAL_ADDRESS || AS == AMDGPUAS::PRIVATE_ADDRESS);</td></tr>
<tr><th id="1712">1712</th><td></td></tr>
<tr><th id="1713">1713</th><td>  <b>if</b> (<a class="local col8 ref" href="#288ST" title='ST' data-ref="288ST" data-ref-filename="288ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget15hasApertureRegsEv" title='llvm::GCNSubtarget::hasApertureRegs' data-ref="_ZNK4llvm12GCNSubtarget15hasApertureRegsEv" data-ref-filename="_ZNK4llvm12GCNSubtarget15hasApertureRegsEv">hasApertureRegs</a>()) {</td></tr>
<tr><th id="1714">1714</th><td>    <i>// FIXME: Use inline constants (src_{shared, private}_base) instead of</i></td></tr>
<tr><th id="1715">1715</th><td><i>    // getreg.</i></td></tr>
<tr><th id="1716">1716</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="290Offset" title='Offset' data-type='unsigned int' data-ref="290Offset" data-ref-filename="290Offset">Offset</dfn> = <a class="local col4 ref" href="#284AS" title='AS' data-ref="284AS" data-ref-filename="284AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::LOCAL_ADDRESS" title='llvm::AMDGPUAS::LOCAL_ADDRESS' data-ref="llvm::AMDGPUAS::LOCAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..LOCAL_ADDRESS">LOCAL_ADDRESS</a> ?</td></tr>
<tr><th id="1717">1717</th><td>        <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::OFFSET_SRC_SHARED_BASE" title='llvm::AMDGPU::Hwreg::OFFSET_SRC_SHARED_BASE' data-ref="llvm::AMDGPU::Hwreg::OFFSET_SRC_SHARED_BASE" data-ref-filename="llvm..AMDGPU..Hwreg..OFFSET_SRC_SHARED_BASE">OFFSET_SRC_SHARED_BASE</a> :</td></tr>
<tr><th id="1718">1718</th><td>        <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::OFFSET_SRC_PRIVATE_BASE" title='llvm::AMDGPU::Hwreg::OFFSET_SRC_PRIVATE_BASE' data-ref="llvm::AMDGPU::Hwreg::OFFSET_SRC_PRIVATE_BASE" data-ref-filename="llvm..AMDGPU..Hwreg..OFFSET_SRC_PRIVATE_BASE">OFFSET_SRC_PRIVATE_BASE</a>;</td></tr>
<tr><th id="1719">1719</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="291WidthM1" title='WidthM1' data-type='unsigned int' data-ref="291WidthM1" data-ref-filename="291WidthM1">WidthM1</dfn> = <a class="local col4 ref" href="#284AS" title='AS' data-ref="284AS" data-ref-filename="284AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::LOCAL_ADDRESS" title='llvm::AMDGPUAS::LOCAL_ADDRESS' data-ref="llvm::AMDGPUAS::LOCAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..LOCAL_ADDRESS">LOCAL_ADDRESS</a> ?</td></tr>
<tr><th id="1720">1720</th><td>        <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_SHARED_BASE" title='llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_SHARED_BASE' data-ref="llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_SHARED_BASE" data-ref-filename="llvm..AMDGPU..Hwreg..WIDTH_M1_SRC_SHARED_BASE">WIDTH_M1_SRC_SHARED_BASE</a> :</td></tr>
<tr><th id="1721">1721</th><td>        <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_PRIVATE_BASE" title='llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_PRIVATE_BASE' data-ref="llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_PRIVATE_BASE" data-ref-filename="llvm..AMDGPU..Hwreg..WIDTH_M1_SRC_PRIVATE_BASE">WIDTH_M1_SRC_PRIVATE_BASE</a>;</td></tr>
<tr><th id="1722">1722</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="292Encoding" title='Encoding' data-type='unsigned int' data-ref="292Encoding" data-ref-filename="292Encoding">Encoding</dfn> =</td></tr>
<tr><th id="1723">1723</th><td>        <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_MEM_BASES" title='llvm::AMDGPU::Hwreg::ID_MEM_BASES' data-ref="llvm::AMDGPU::Hwreg::ID_MEM_BASES" data-ref-filename="llvm..AMDGPU..Hwreg..ID_MEM_BASES">ID_MEM_BASES</a> &lt;&lt; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_SHIFT_" title='llvm::AMDGPU::Hwreg::ID_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::ID_SHIFT_" data-ref-filename="llvm..AMDGPU..Hwreg..ID_SHIFT_">ID_SHIFT_</a> |</td></tr>
<tr><th id="1724">1724</th><td>        <a class="local col0 ref" href="#290Offset" title='Offset' data-ref="290Offset" data-ref-filename="290Offset">Offset</a> &lt;&lt; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::OFFSET_SHIFT_" title='llvm::AMDGPU::Hwreg::OFFSET_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::OFFSET_SHIFT_" data-ref-filename="llvm..AMDGPU..Hwreg..OFFSET_SHIFT_">OFFSET_SHIFT_</a> |</td></tr>
<tr><th id="1725">1725</th><td>        <a class="local col1 ref" href="#291WidthM1" title='WidthM1' data-ref="291WidthM1" data-ref-filename="291WidthM1">WidthM1</a> &lt;&lt; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_" title='llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_" data-ref-filename="llvm..AMDGPU..Hwreg..WIDTH_M1_SHIFT_">WIDTH_M1_SHIFT_</a>;</td></tr>
<tr><th id="1726">1726</th><td></td></tr>
<tr><th id="1727">1727</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="293GetReg" title='GetReg' data-type='llvm::Register' data-ref="293GetReg" data-ref-filename="293GetReg">GetReg</dfn> = <a class="local col5 ref" href="#285MRI" title='MRI' data-ref="285MRI" data-ref-filename="285MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_32RegClass" title='llvm::AMDGPU::SReg_32RegClass' data-ref="llvm::AMDGPU::SReg_32RegClass" data-ref-filename="llvm..AMDGPU..SReg_32RegClass">SReg_32RegClass</a>);</td></tr>
<tr><th id="1728">1728</th><td></td></tr>
<tr><th id="1729">1729</th><td>    <a class="local col6 ref" href="#286B" title='B' data-ref="286B" data-ref-filename="286B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_GETREG_B32" title='llvm::AMDGPU::S_GETREG_B32' data-ref="llvm::AMDGPU::S_GETREG_B32" data-ref-filename="llvm..AMDGPU..S_GETREG_B32">S_GETREG_B32</a>)</td></tr>
<tr><th id="1730">1730</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#293GetReg" title='GetReg' data-ref="293GetReg" data-ref-filename="293GetReg">GetReg</a>)</td></tr>
<tr><th id="1731">1731</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#292Encoding" title='Encoding' data-ref="292Encoding" data-ref-filename="292Encoding">Encoding</a>);</td></tr>
<tr><th id="1732">1732</th><td>    <a class="local col5 ref" href="#285MRI" title='MRI' data-ref="285MRI" data-ref-filename="285MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE" data-ref-filename="_ZN4llvm19MachineRegisterInfo7setTypeENS_8RegisterENS_3LLTE">setType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#293GetReg" title='GetReg' data-ref="293GetReg" data-ref-filename="293GetReg">GetReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#289S32" title='S32' data-ref="289S32" data-ref-filename="289S32">S32</a>);</td></tr>
<tr><th id="1733">1733</th><td></td></tr>
<tr><th id="1734">1734</th><td>    <em>auto</em> <dfn class="local col4 decl" id="294ShiftAmt" title='ShiftAmt' data-type='llvm::MachineInstrBuilder' data-ref="294ShiftAmt" data-ref-filename="294ShiftAmt">ShiftAmt</dfn> = <a class="local col6 ref" href="#286B" title='B' data-ref="286B" data-ref-filename="286B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#289S32" title='S32' data-ref="289S32" data-ref-filename="289S32">S32</a>, <a class="local col1 ref" href="#291WidthM1" title='WidthM1' data-ref="291WidthM1" data-ref-filename="291WidthM1">WidthM1</a> + <var>1</var>);</td></tr>
<tr><th id="1735">1735</th><td>    <b>return</b> <a class="local col6 ref" href="#286B" title='B' data-ref="286B" data-ref-filename="286B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildShl' data-ref="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildShlERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildShl</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#289S32" title='S32' data-ref="289S32" data-ref-filename="289S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#293GetReg" title='GetReg' data-ref="293GetReg" data-ref-filename="293GetReg">GetReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#294ShiftAmt" title='ShiftAmt' data-ref="294ShiftAmt" data-ref-filename="294ShiftAmt">ShiftAmt</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1736">1736</th><td>  }</td></tr>
<tr><th id="1737">1737</th><td></td></tr>
<tr><th id="1738">1738</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="295QueuePtr" title='QueuePtr' data-type='llvm::Register' data-ref="295QueuePtr" data-ref-filename="295QueuePtr">QueuePtr</dfn> = <a class="local col5 ref" href="#285MRI" title='MRI' data-ref="285MRI" data-ref-filename="285MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(</td></tr>
<tr><th id="1739">1739</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>, <var>64</var>));</td></tr>
<tr><th id="1740">1740</th><td></td></tr>
<tr><th id="1741">1741</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::loadInputValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">loadInputValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#295QueuePtr" title='QueuePtr' data-ref="295QueuePtr" data-ref-filename="295QueuePtr">QueuePtr</a>, <span class='refarg'><a class="local col6 ref" href="#286B" title='B' data-ref="286B" data-ref-filename="286B">B</a></span>, <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::QUEUE_PTR" title='llvm::AMDGPUFunctionArgInfo::QUEUE_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::QUEUE_PTR" data-ref-filename="llvm..AMDGPUFunctionArgInfo..QUEUE_PTR">QUEUE_PTR</a>))</td></tr>
<tr><th id="1742">1742</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="1743">1743</th><td></td></tr>
<tr><th id="1744">1744</th><td>  <i>// Offset into amd_queue_t for group_segment_aperture_base_hi /</i></td></tr>
<tr><th id="1745">1745</th><td><i>  // private_segment_aperture_base_hi.</i></td></tr>
<tr><th id="1746">1746</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="296StructOffset" title='StructOffset' data-type='uint32_t' data-ref="296StructOffset" data-ref-filename="296StructOffset">StructOffset</dfn> = (<a class="local col4 ref" href="#284AS" title='AS' data-ref="284AS" data-ref-filename="284AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::LOCAL_ADDRESS" title='llvm::AMDGPUAS::LOCAL_ADDRESS' data-ref="llvm::AMDGPUAS::LOCAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..LOCAL_ADDRESS">LOCAL_ADDRESS</a>) ? <var>0x40</var> : <var>0x44</var>;</td></tr>
<tr><th id="1747">1747</th><td></td></tr>
<tr><th id="1748">1748</th><td>  <i>// TODO: can we be smarter about machine pointer info?</i></td></tr>
<tr><th id="1749">1749</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> <dfn class="local col7 decl" id="297PtrInfo" title='PtrInfo' data-type='llvm::MachinePointerInfo' data-ref="297PtrInfo" data-ref-filename="297PtrInfo">PtrInfo</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1Ejl" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1Ejl" data-ref-filename="_ZN4llvm18MachinePointerInfoC1Ejl">(</a><span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>);</td></tr>
<tr><th id="1750">1750</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col8 decl" id="298MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="298MMO" data-ref-filename="298MMO">MMO</dfn> = <a class="local col7 ref" href="#287MF" title='MF' data-ref="287MF" data-ref-filename="287MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="1751">1751</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#37" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1ERKS0_" data-ref-filename="_ZN4llvm18MachinePointerInfoC1ERKS0_"></a><a class="local col7 ref" href="#297PtrInfo" title='PtrInfo' data-ref="297PtrInfo" data-ref-filename="297PtrInfo">PtrInfo</a>,</td></tr>
<tr><th id="1752">1752</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MODereferenceable" title='llvm::MachineMemOperand::MODereferenceable' data-ref="llvm::MachineMemOperand::MODereferenceable" data-ref-filename="llvm..MachineMemOperand..MODereferenceable">MODereferenceable</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="1753">1753</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOInvariant" title='llvm::MachineMemOperand::MOInvariant' data-ref="llvm::MachineMemOperand::MOInvariant" data-ref-filename="llvm..MachineMemOperand..MOInvariant">MOInvariant</a>,</td></tr>
<tr><th id="1754">1754</th><td>      <var>4</var>, <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm15commonAlignmentENS_5AlignEm" title='llvm::commonAlignment' data-ref="_ZN4llvm15commonAlignmentENS_5AlignEm" data-ref-filename="_ZN4llvm15commonAlignmentENS_5AlignEm">commonAlignment</a>(<a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>64</var>), <a class="local col6 ref" href="#296StructOffset" title='StructOffset' data-ref="296StructOffset" data-ref-filename="296StructOffset">StructOffset</a>));</td></tr>
<tr><th id="1755">1755</th><td></td></tr>
<tr><th id="1756">1756</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="299LoadAddr" title='LoadAddr' data-type='llvm::Register' data-ref="299LoadAddr" data-ref-filename="299LoadAddr">LoadAddr</dfn>;</td></tr>
<tr><th id="1757">1757</th><td></td></tr>
<tr><th id="1758">1758</th><td>  <a class="local col6 ref" href="#286B" title='B' data-ref="286B" data-ref-filename="286B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder17materializePtrAddERNS_8RegisterES1_NS_3LLTEm" title='llvm::MachineIRBuilder::materializePtrAdd' data-ref="_ZN4llvm16MachineIRBuilder17materializePtrAddERNS_8RegisterES1_NS_3LLTEm" data-ref-filename="_ZN4llvm16MachineIRBuilder17materializePtrAddERNS_8RegisterES1_NS_3LLTEm">materializePtrAdd</a>(<span class='refarg'><a class="local col9 ref" href="#299LoadAddr" title='LoadAddr' data-ref="299LoadAddr" data-ref-filename="299LoadAddr">LoadAddr</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#295QueuePtr" title='QueuePtr' data-ref="295QueuePtr" data-ref-filename="295QueuePtr">QueuePtr</a>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>), <a class="local col6 ref" href="#296StructOffset" title='StructOffset' data-ref="296StructOffset" data-ref-filename="296StructOffset">StructOffset</a>);</td></tr>
<tr><th id="1759">1759</th><td>  <b>return</b> <a class="local col6 ref" href="#286B" title='B' data-ref="286B" data-ref-filename="286B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE">buildLoad</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#289S32" title='S32' data-ref="289S32" data-ref-filename="289S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#299LoadAddr" title='LoadAddr' data-ref="299LoadAddr" data-ref-filename="299LoadAddr">LoadAddr</a>, <span class='refarg'>*<a class="local col8 ref" href="#298MMO" title='MMO' data-ref="298MMO" data-ref-filename="298MMO">MMO</a></span>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1760">1760</th><td>}</td></tr>
<tr><th id="1761">1761</th><td></td></tr>
<tr><th id="1762">1762</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast' data-ref="_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeAddrSpaceCast</dfn>(</td></tr>
<tr><th id="1763">1763</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="300MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="300MI" data-ref-filename="300MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="301MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="301MRI" data-ref-filename="301MRI">MRI</dfn>,</td></tr>
<tr><th id="1764">1764</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="302B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="302B" data-ref-filename="302B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="1765">1765</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="303MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="303MF" data-ref-filename="303MF">MF</dfn> = <a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="1766">1766</th><td></td></tr>
<tr><th id="1767">1767</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="304S32" title='S32' data-type='const llvm::LLT' data-ref="304S32" data-ref-filename="304S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="1768">1768</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="305Dst" title='Dst' data-type='llvm::Register' data-ref="305Dst" data-ref-filename="305Dst">Dst</dfn> = <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI" data-ref-filename="300MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1769">1769</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="306Src" title='Src' data-type='llvm::Register' data-ref="306Src" data-ref-filename="306Src">Src</dfn> = <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI" data-ref-filename="300MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1770">1770</th><td></td></tr>
<tr><th id="1771">1771</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="307DstTy" title='DstTy' data-type='llvm::LLT' data-ref="307DstTy" data-ref-filename="307DstTy">DstTy</dfn> = <a class="local col1 ref" href="#301MRI" title='MRI' data-ref="301MRI" data-ref-filename="301MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#305Dst" title='Dst' data-ref="305Dst" data-ref-filename="305Dst">Dst</a>);</td></tr>
<tr><th id="1772">1772</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="308SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="308SrcTy" data-ref-filename="308SrcTy">SrcTy</dfn> = <a class="local col1 ref" href="#301MRI" title='MRI' data-ref="301MRI" data-ref-filename="301MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#306Src" title='Src' data-ref="306Src" data-ref-filename="306Src">Src</a>);</td></tr>
<tr><th id="1773">1773</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="309DestAS" title='DestAS' data-type='unsigned int' data-ref="309DestAS" data-ref-filename="309DestAS">DestAS</dfn> = <a class="local col7 ref" href="#307DstTy" title='DstTy' data-ref="307DstTy" data-ref-filename="307DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv" data-ref-filename="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="1774">1774</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="310SrcAS" title='SrcAS' data-type='unsigned int' data-ref="310SrcAS" data-ref-filename="310SrcAS">SrcAS</dfn> = <a class="local col8 ref" href="#308SrcTy" title='SrcTy' data-ref="308SrcTy" data-ref-filename="308SrcTy">SrcTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv" data-ref-filename="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="1775">1775</th><td></td></tr>
<tr><th id="1776">1776</th><td>  <i>// TODO: Avoid reloading from the queue ptr for each cast, or at least each</i></td></tr>
<tr><th id="1777">1777</th><td><i>  // vector element.</i></td></tr>
<tr><th id="1778">1778</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!DstTy.isVector());</td></tr>
<tr><th id="1779">1779</th><td></td></tr>
<tr><th id="1780">1780</th><td>  <em>const</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine" data-ref-filename="llvm..AMDGPUTargetMachine">AMDGPUTargetMachine</a> &amp;<dfn class="local col1 decl" id="311TM" title='TM' data-type='const llvm::AMDGPUTargetMachine &amp;' data-ref="311TM" data-ref-filename="311TM">TM</dfn></td></tr>
<tr><th id="1781">1781</th><td>    = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine" data-ref-filename="llvm..AMDGPUTargetMachine">AMDGPUTargetMachine</a> &amp;&gt;(<a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF" data-ref-filename="303MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>());</td></tr>
<tr><th id="1782">1782</th><td></td></tr>
<tr><th id="1783">1783</th><td>  <b>if</b> (<a class="local col1 ref" href="#311TM" title='TM' data-ref="311TM" data-ref-filename="311TM">TM</a>.<a class="virtual ref fn" href="AMDGPUTargetMachine.h.html#_ZNK4llvm19AMDGPUTargetMachine19isNoopAddrSpaceCastEjj" title='llvm::AMDGPUTargetMachine::isNoopAddrSpaceCast' data-ref="_ZNK4llvm19AMDGPUTargetMachine19isNoopAddrSpaceCastEjj" data-ref-filename="_ZNK4llvm19AMDGPUTargetMachine19isNoopAddrSpaceCastEjj">isNoopAddrSpaceCast</a>(<a class="local col0 ref" href="#310SrcAS" title='SrcAS' data-ref="310SrcAS" data-ref-filename="310SrcAS">SrcAS</a>, <a class="local col9 ref" href="#309DestAS" title='DestAS' data-ref="309DestAS" data-ref-filename="309DestAS">DestAS</a>)) {</td></tr>
<tr><th id="1784">1784</th><td>    <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI" data-ref-filename="300MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getTIIEv" title='llvm::MachineIRBuilder::getTII' data-ref="_ZN4llvm16MachineIRBuilder6getTIIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getTIIEv">getTII</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#293" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST" data-ref-filename="llvm..TargetOpcode..G_BITCAST">G_BITCAST</a>));</td></tr>
<tr><th id="1785">1785</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1786">1786</th><td>  }</td></tr>
<tr><th id="1787">1787</th><td></td></tr>
<tr><th id="1788">1788</th><td>  <b>if</b> (<a class="local col9 ref" href="#309DestAS" title='DestAS' data-ref="309DestAS" data-ref-filename="309DestAS">DestAS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>) {</td></tr>
<tr><th id="1789">1789</th><td>    <i>// Truncate.</i></td></tr>
<tr><th id="1790">1790</th><td>    <a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" title='llvm::MachineIRBuilder::buildExtract' data-ref="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm">buildExtract</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#305Dst" title='Dst' data-ref="305Dst" data-ref-filename="305Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#306Src" title='Src' data-ref="306Src" data-ref-filename="306Src">Src</a>, <var>0</var>);</td></tr>
<tr><th id="1791">1791</th><td>    <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI" data-ref-filename="300MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1792">1792</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1793">1793</th><td>  }</td></tr>
<tr><th id="1794">1794</th><td></td></tr>
<tr><th id="1795">1795</th><td>  <b>if</b> (<a class="local col0 ref" href="#310SrcAS" title='SrcAS' data-ref="310SrcAS" data-ref-filename="310SrcAS">SrcAS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>) {</td></tr>
<tr><th id="1796">1796</th><td>    <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col2 decl" id="312Info" title='Info' data-type='const llvm::SIMachineFunctionInfo *' data-ref="312Info" data-ref-filename="312Info">Info</dfn> = <a class="local col3 ref" href="#303MF" title='MF' data-ref="303MF" data-ref-filename="303MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1797">1797</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="313AddrHiVal" title='AddrHiVal' data-type='uint32_t' data-ref="313AddrHiVal" data-ref-filename="313AddrHiVal">AddrHiVal</dfn> = <a class="local col2 ref" href="#312Info" title='Info' data-ref="312Info" data-ref-filename="312Info">Info</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo23get32BitAddressHighBitsEv" title='llvm::SIMachineFunctionInfo::get32BitAddressHighBits' data-ref="_ZNK4llvm21SIMachineFunctionInfo23get32BitAddressHighBitsEv" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo23get32BitAddressHighBitsEv">get32BitAddressHighBits</a>();</td></tr>
<tr><th id="1798">1798</th><td></td></tr>
<tr><th id="1799">1799</th><td>    <i>// FIXME: This is a bit ugly due to creating a merge of 2 pointers to</i></td></tr>
<tr><th id="1800">1800</th><td><i>    // another. Merge operands are required to be the same type, but creating an</i></td></tr>
<tr><th id="1801">1801</th><td><i>    // extra ptrtoint would be kind of pointless.</i></td></tr>
<tr><th id="1802">1802</th><td>    <em>auto</em> <dfn class="local col4 decl" id="314HighAddr" title='HighAddr' data-type='llvm::MachineInstrBuilder' data-ref="314HighAddr" data-ref-filename="314HighAddr">HighAddr</dfn> = <a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(</td></tr>
<tr><th id="1803">1803</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>, <var>32</var>), <a class="local col3 ref" href="#313AddrHiVal" title='AddrHiVal' data-ref="313AddrHiVal" data-ref-filename="313AddrHiVal">AddrHiVal</a>);</td></tr>
<tr><th id="1804">1804</th><td>    <a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#305Dst" title='Dst' data-ref="305Dst" data-ref-filename="305Dst">Dst</a>, {<a class="local col6 ref" href="#306Src" title='Src' data-ref="306Src" data-ref-filename="306Src">Src</a>, <a class="local col4 ref" href="#314HighAddr" title='HighAddr' data-ref="314HighAddr" data-ref-filename="314HighAddr">HighAddr</a>});</td></tr>
<tr><th id="1805">1805</th><td>    <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI" data-ref-filename="300MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1806">1806</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1807">1807</th><td>  }</td></tr>
<tr><th id="1808">1808</th><td></td></tr>
<tr><th id="1809">1809</th><td>  <b>if</b> (<a class="local col0 ref" href="#310SrcAS" title='SrcAS' data-ref="310SrcAS" data-ref-filename="310SrcAS">SrcAS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::FLAT_ADDRESS" title='llvm::AMDGPUAS::FLAT_ADDRESS' data-ref="llvm::AMDGPUAS::FLAT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..FLAT_ADDRESS">FLAT_ADDRESS</a>) {</td></tr>
<tr><th id="1810">1810</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DestAS == AMDGPUAS::LOCAL_ADDRESS ||</td></tr>
<tr><th id="1811">1811</th><td>           DestAS == AMDGPUAS::PRIVATE_ADDRESS);</td></tr>
<tr><th id="1812">1812</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="315NullVal" title='NullVal' data-type='unsigned int' data-ref="315NullVal" data-ref-filename="315NullVal">NullVal</dfn> = <a class="local col1 ref" href="#311TM" title='TM' data-ref="311TM" data-ref-filename="311TM">TM</a>.<a class="ref fn" href="AMDGPUTargetMachine.h.html#_ZN4llvm19AMDGPUTargetMachine19getNullPointerValueEj" title='llvm::AMDGPUTargetMachine::getNullPointerValue' data-ref="_ZN4llvm19AMDGPUTargetMachine19getNullPointerValueEj" data-ref-filename="_ZN4llvm19AMDGPUTargetMachine19getNullPointerValueEj">getNullPointerValue</a>(<a class="local col9 ref" href="#309DestAS" title='DestAS' data-ref="309DestAS" data-ref-filename="309DestAS">DestAS</a>);</td></tr>
<tr><th id="1813">1813</th><td></td></tr>
<tr><th id="1814">1814</th><td>    <em>auto</em> <dfn class="local col6 decl" id="316SegmentNull" title='SegmentNull' data-type='llvm::MachineInstrBuilder' data-ref="316SegmentNull" data-ref-filename="316SegmentNull">SegmentNull</dfn> = <a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#307DstTy" title='DstTy' data-ref="307DstTy" data-ref-filename="307DstTy">DstTy</a>, <a class="local col5 ref" href="#315NullVal" title='NullVal' data-ref="315NullVal" data-ref-filename="315NullVal">NullVal</a>);</td></tr>
<tr><th id="1815">1815</th><td>    <em>auto</em> <dfn class="local col7 decl" id="317FlatNull" title='FlatNull' data-type='llvm::MachineInstrBuilder' data-ref="317FlatNull" data-ref-filename="317FlatNull">FlatNull</dfn> = <a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#308SrcTy" title='SrcTy' data-ref="308SrcTy" data-ref-filename="308SrcTy">SrcTy</a>, <var>0</var>);</td></tr>
<tr><th id="1816">1816</th><td></td></tr>
<tr><th id="1817">1817</th><td>    <i>// Extract low 32-bits of the pointer.</i></td></tr>
<tr><th id="1818">1818</th><td>    <em>auto</em> <dfn class="local col8 decl" id="318PtrLo32" title='PtrLo32' data-type='llvm::MachineInstrBuilder' data-ref="318PtrLo32" data-ref-filename="318PtrLo32">PtrLo32</dfn> = <a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" title='llvm::MachineIRBuilder::buildExtract' data-ref="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm">buildExtract</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#307DstTy" title='DstTy' data-ref="307DstTy" data-ref-filename="307DstTy">DstTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#306Src" title='Src' data-ref="306Src" data-ref-filename="306Src">Src</a>, <var>0</var>);</td></tr>
<tr><th id="1819">1819</th><td></td></tr>
<tr><th id="1820">1820</th><td>    <em>auto</em> <dfn class="local col9 decl" id="319CmpRes" title='CmpRes' data-type='llvm::MachineInstrBuilder' data-ref="319CmpRes" data-ref-filename="319CmpRes">CmpRes</dfn> =</td></tr>
<tr><th id="1821">1821</th><td>        <a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#306Src" title='Src' data-ref="306Src" data-ref-filename="306Src">Src</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#317FlatNull" title='FlatNull' data-ref="317FlatNull" data-ref-filename="317FlatNull">FlatNull</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="1822">1822</th><td>    <a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#305Dst" title='Dst' data-ref="305Dst" data-ref-filename="305Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#319CmpRes" title='CmpRes' data-ref="319CmpRes" data-ref-filename="319CmpRes">CmpRes</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#318PtrLo32" title='PtrLo32' data-ref="318PtrLo32" data-ref-filename="318PtrLo32">PtrLo32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#316SegmentNull" title='SegmentNull' data-ref="316SegmentNull" data-ref-filename="316SegmentNull">SegmentNull</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="1823">1823</th><td></td></tr>
<tr><th id="1824">1824</th><td>    <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI" data-ref-filename="300MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1825">1825</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1826">1826</th><td>  }</td></tr>
<tr><th id="1827">1827</th><td></td></tr>
<tr><th id="1828">1828</th><td>  <b>if</b> (<a class="local col0 ref" href="#310SrcAS" title='SrcAS' data-ref="310SrcAS" data-ref-filename="310SrcAS">SrcAS</a> != <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::LOCAL_ADDRESS" title='llvm::AMDGPUAS::LOCAL_ADDRESS' data-ref="llvm::AMDGPUAS::LOCAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..LOCAL_ADDRESS">LOCAL_ADDRESS</a> &amp;&amp; <a class="local col0 ref" href="#310SrcAS" title='SrcAS' data-ref="310SrcAS" data-ref-filename="310SrcAS">SrcAS</a> != <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>)</td></tr>
<tr><th id="1829">1829</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1830">1830</th><td></td></tr>
<tr><th id="1831">1831</th><td>  <b>if</b> (!<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv" title='llvm::GCNSubtarget::hasFlatAddressSpace' data-ref="_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv" data-ref-filename="_ZNK4llvm12GCNSubtarget19hasFlatAddressSpaceEv">hasFlatAddressSpace</a>())</td></tr>
<tr><th id="1832">1832</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1833">1833</th><td></td></tr>
<tr><th id="1834">1834</th><td>  <em>auto</em> <dfn class="local col0 decl" id="320SegmentNull" title='SegmentNull' data-type='llvm::MachineInstrBuilder' data-ref="320SegmentNull" data-ref-filename="320SegmentNull">SegmentNull</dfn> =</td></tr>
<tr><th id="1835">1835</th><td>      <a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#308SrcTy" title='SrcTy' data-ref="308SrcTy" data-ref-filename="308SrcTy">SrcTy</a>, <a class="local col1 ref" href="#311TM" title='TM' data-ref="311TM" data-ref-filename="311TM">TM</a>.<a class="ref fn" href="AMDGPUTargetMachine.h.html#_ZN4llvm19AMDGPUTargetMachine19getNullPointerValueEj" title='llvm::AMDGPUTargetMachine::getNullPointerValue' data-ref="_ZN4llvm19AMDGPUTargetMachine19getNullPointerValueEj" data-ref-filename="_ZN4llvm19AMDGPUTargetMachine19getNullPointerValueEj">getNullPointerValue</a>(<a class="local col0 ref" href="#310SrcAS" title='SrcAS' data-ref="310SrcAS" data-ref-filename="310SrcAS">SrcAS</a>));</td></tr>
<tr><th id="1836">1836</th><td>  <em>auto</em> <dfn class="local col1 decl" id="321FlatNull" title='FlatNull' data-type='llvm::MachineInstrBuilder' data-ref="321FlatNull" data-ref-filename="321FlatNull">FlatNull</dfn> =</td></tr>
<tr><th id="1837">1837</th><td>      <a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#307DstTy" title='DstTy' data-ref="307DstTy" data-ref-filename="307DstTy">DstTy</a>, <a class="local col1 ref" href="#311TM" title='TM' data-ref="311TM" data-ref-filename="311TM">TM</a>.<a class="ref fn" href="AMDGPUTargetMachine.h.html#_ZN4llvm19AMDGPUTargetMachine19getNullPointerValueEj" title='llvm::AMDGPUTargetMachine::getNullPointerValue' data-ref="_ZN4llvm19AMDGPUTargetMachine19getNullPointerValueEj" data-ref-filename="_ZN4llvm19AMDGPUTargetMachine19getNullPointerValueEj">getNullPointerValue</a>(<a class="local col9 ref" href="#309DestAS" title='DestAS' data-ref="309DestAS" data-ref-filename="309DestAS">DestAS</a>));</td></tr>
<tr><th id="1838">1838</th><td></td></tr>
<tr><th id="1839">1839</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="322ApertureReg" title='ApertureReg' data-type='llvm::Register' data-ref="322ApertureReg" data-ref-filename="322ApertureReg">ApertureReg</dfn> = <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::getSegmentAperture' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">getSegmentAperture</a>(<a class="local col0 ref" href="#310SrcAS" title='SrcAS' data-ref="310SrcAS" data-ref-filename="310SrcAS">SrcAS</a>, <span class='refarg'><a class="local col1 ref" href="#301MRI" title='MRI' data-ref="301MRI" data-ref-filename="301MRI">MRI</a></span>, <span class='refarg'><a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a></span>);</td></tr>
<tr><th id="1840">1840</th><td>  <b>if</b> (!<a class="local col2 ref" href="#322ApertureReg" title='ApertureReg' data-ref="322ApertureReg" data-ref-filename="322ApertureReg">ApertureReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register7isValidEv" title='llvm::Register::isValid' data-ref="_ZNK4llvm8Register7isValidEv" data-ref-filename="_ZNK4llvm8Register7isValidEv">isValid</a>())</td></tr>
<tr><th id="1841">1841</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1842">1842</th><td></td></tr>
<tr><th id="1843">1843</th><td>  <em>auto</em> <dfn class="local col3 decl" id="323CmpRes" title='CmpRes' data-type='llvm::MachineInstrBuilder' data-ref="323CmpRes" data-ref-filename="323CmpRes">CmpRes</dfn> =</td></tr>
<tr><th id="1844">1844</th><td>      <a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#306Src" title='Src' data-ref="306Src" data-ref-filename="306Src">Src</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#320SegmentNull" title='SegmentNull' data-ref="320SegmentNull" data-ref-filename="320SegmentNull">SegmentNull</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="1845">1845</th><td></td></tr>
<tr><th id="1846">1846</th><td>  <i>// Coerce the type of the low half of the result so we can use merge_values.</i></td></tr>
<tr><th id="1847">1847</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="324SrcAsInt" title='SrcAsInt' data-type='llvm::Register' data-ref="324SrcAsInt" data-ref-filename="324SrcAsInt">SrcAsInt</dfn> = <a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildPtrToIntERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildPtrToInt' data-ref="_ZN4llvm16MachineIRBuilder13buildPtrToIntERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildPtrToIntERKNS_5DstOpERKNS_5SrcOpE">buildPtrToInt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#304S32" title='S32' data-ref="304S32" data-ref-filename="304S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#306Src" title='Src' data-ref="306Src" data-ref-filename="306Src">Src</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="1848">1848</th><td></td></tr>
<tr><th id="1849">1849</th><td>  <i>// TODO: Should we allow mismatched types but matching sizes in merges to</i></td></tr>
<tr><th id="1850">1850</th><td><i>  // avoid the ptrtoint?</i></td></tr>
<tr><th id="1851">1851</th><td>  <em>auto</em> <dfn class="local col5 decl" id="325BuildPtr" title='BuildPtr' data-type='llvm::MachineInstrBuilder' data-ref="325BuildPtr" data-ref-filename="325BuildPtr">BuildPtr</dfn> = <a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#307DstTy" title='DstTy' data-ref="307DstTy" data-ref-filename="307DstTy">DstTy</a>, {<a class="local col4 ref" href="#324SrcAsInt" title='SrcAsInt' data-ref="324SrcAsInt" data-ref-filename="324SrcAsInt">SrcAsInt</a>, <a class="local col2 ref" href="#322ApertureReg" title='ApertureReg' data-ref="322ApertureReg" data-ref-filename="322ApertureReg">ApertureReg</a>});</td></tr>
<tr><th id="1852">1852</th><td>  <a class="local col2 ref" href="#302B" title='B' data-ref="302B" data-ref-filename="302B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#305Dst" title='Dst' data-ref="305Dst" data-ref-filename="305Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#323CmpRes" title='CmpRes' data-ref="323CmpRes" data-ref-filename="323CmpRes">CmpRes</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#325BuildPtr" title='BuildPtr' data-ref="325BuildPtr" data-ref-filename="325BuildPtr">BuildPtr</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#321FlatNull" title='FlatNull' data-ref="321FlatNull" data-ref-filename="321FlatNull">FlatNull</a>);</td></tr>
<tr><th id="1853">1853</th><td></td></tr>
<tr><th id="1854">1854</th><td>  <a class="local col0 ref" href="#300MI" title='MI' data-ref="300MI" data-ref-filename="300MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1855">1855</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1856">1856</th><td>}</td></tr>
<tr><th id="1857">1857</th><td></td></tr>
<tr><th id="1858">1858</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFrintERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFrint' data-ref="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFrintERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFrintERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFrint</dfn>(</td></tr>
<tr><th id="1859">1859</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="326MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="326MI" data-ref-filename="326MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="327MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="327MRI" data-ref-filename="327MRI">MRI</dfn>,</td></tr>
<tr><th id="1860">1860</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="328B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="328B" data-ref-filename="328B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="1861">1861</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="329Src" title='Src' data-type='llvm::Register' data-ref="329Src" data-ref-filename="329Src">Src</dfn> = <a class="local col6 ref" href="#326MI" title='MI' data-ref="326MI" data-ref-filename="326MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1862">1862</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="330Ty" title='Ty' data-type='llvm::LLT' data-ref="330Ty" data-ref-filename="330Ty">Ty</dfn> = <a class="local col7 ref" href="#327MRI" title='MRI' data-ref="327MRI" data-ref-filename="327MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#329Src" title='Src' data-ref="329Src" data-ref-filename="329Src">Src</a>);</td></tr>
<tr><th id="1863">1863</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Ty.isScalar() &amp;&amp; Ty.getSizeInBits() == <var>64</var>);</td></tr>
<tr><th id="1864">1864</th><td></td></tr>
<tr><th id="1865">1865</th><td>  <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a> <dfn class="local col1 decl" id="331C1Val" title='C1Val' data-type='llvm::APFloat' data-ref="331C1Val" data-ref-filename="331C1Val">C1Val</dfn><a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1ERKNS_12fltSemanticsENS_9StringRefE" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1ERKNS_12fltSemanticsENS_9StringRefE" data-ref-filename="_ZN4llvm7APFloatC1ERKNS_12fltSemanticsENS_9StringRefE">(</a><a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a>::<a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm11APFloatBase10IEEEdoubleEv" title='llvm::APFloatBase::IEEEdouble' data-ref="_ZN4llvm11APFloatBase10IEEEdoubleEv" data-ref-filename="_ZN4llvm11APFloatBase10IEEEdoubleEv">IEEEdouble</a>(), <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"0x1.0p+52"</q>);</td></tr>
<tr><th id="1866">1866</th><td>  <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a> <dfn class="local col2 decl" id="332C2Val" title='C2Val' data-type='llvm::APFloat' data-ref="332C2Val" data-ref-filename="332C2Val">C2Val</dfn><a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1ERKNS_12fltSemanticsENS_9StringRefE" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1ERKNS_12fltSemanticsENS_9StringRefE" data-ref-filename="_ZN4llvm7APFloatC1ERKNS_12fltSemanticsENS_9StringRefE">(</a><a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a>::<a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm11APFloatBase10IEEEdoubleEv" title='llvm::APFloatBase::IEEEdouble' data-ref="_ZN4llvm11APFloatBase10IEEEdoubleEv" data-ref-filename="_ZN4llvm11APFloatBase10IEEEdoubleEv">IEEEdouble</a>(), <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"0x1.fffffffffffffp+51"</q>);</td></tr>
<tr><th id="1867">1867</th><td></td></tr>
<tr><th id="1868">1868</th><td>  <em>auto</em> <dfn class="local col3 decl" id="333C1" title='C1' data-type='llvm::MachineInstrBuilder' data-ref="333C1" data-ref-filename="333C1">C1</dfn> = <a class="local col8 ref" href="#328B" title='B' data-ref="328B" data-ref-filename="328B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#330Ty" title='Ty' data-ref="330Ty" data-ref-filename="330Ty">Ty</a>, <a class="local col1 ref" href="#331C1Val" title='C1Val' data-ref="331C1Val" data-ref-filename="331C1Val">C1Val</a>);</td></tr>
<tr><th id="1869">1869</th><td>  <em>auto</em> <dfn class="local col4 decl" id="334CopySign" title='CopySign' data-type='llvm::MachineInstrBuilder' data-ref="334CopySign" data-ref-filename="334CopySign">CopySign</dfn> = <a class="local col8 ref" href="#328B" title='B' data-ref="328B" data-ref-filename="328B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFCopysignERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildFCopysign' data-ref="_ZN4llvm16MachineIRBuilder14buildFCopysignERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFCopysignERKNS_5DstOpERKNS_5SrcOpES6_">buildFCopysign</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#330Ty" title='Ty' data-ref="330Ty" data-ref-filename="330Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#333C1" title='C1' data-ref="333C1" data-ref-filename="333C1">C1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#329Src" title='Src' data-ref="329Src" data-ref-filename="329Src">Src</a>);</td></tr>
<tr><th id="1870">1870</th><td></td></tr>
<tr><th id="1871">1871</th><td>  <i>// TODO: Should this propagate fast-math-flags?</i></td></tr>
<tr><th id="1872">1872</th><td>  <em>auto</em> <dfn class="local col5 decl" id="335Tmp1" title='Tmp1' data-type='llvm::MachineInstrBuilder' data-ref="335Tmp1" data-ref-filename="335Tmp1">Tmp1</dfn> = <a class="local col8 ref" href="#328B" title='B' data-ref="328B" data-ref-filename="328B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFAdd' data-ref="_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#330Ty" title='Ty' data-ref="330Ty" data-ref-filename="330Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#329Src" title='Src' data-ref="329Src" data-ref-filename="329Src">Src</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#334CopySign" title='CopySign' data-ref="334CopySign" data-ref-filename="334CopySign">CopySign</a>);</td></tr>
<tr><th id="1873">1873</th><td>  <em>auto</em> <dfn class="local col6 decl" id="336Tmp2" title='Tmp2' data-type='llvm::MachineInstrBuilder' data-ref="336Tmp2" data-ref-filename="336Tmp2">Tmp2</dfn> = <a class="local col8 ref" href="#328B" title='B' data-ref="328B" data-ref-filename="328B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFSub' data-ref="_ZN4llvm16MachineIRBuilder9buildFSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFSub</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#330Ty" title='Ty' data-ref="330Ty" data-ref-filename="330Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#335Tmp1" title='Tmp1' data-ref="335Tmp1" data-ref-filename="335Tmp1">Tmp1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#334CopySign" title='CopySign' data-ref="334CopySign" data-ref-filename="334CopySign">CopySign</a>);</td></tr>
<tr><th id="1874">1874</th><td></td></tr>
<tr><th id="1875">1875</th><td>  <em>auto</em> <dfn class="local col7 decl" id="337C2" title='C2' data-type='llvm::MachineInstrBuilder' data-ref="337C2" data-ref-filename="337C2">C2</dfn> = <a class="local col8 ref" href="#328B" title='B' data-ref="328B" data-ref-filename="328B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#330Ty" title='Ty' data-ref="330Ty" data-ref-filename="330Ty">Ty</a>, <a class="local col2 ref" href="#332C2Val" title='C2Val' data-ref="332C2Val" data-ref-filename="332C2Val">C2Val</a>);</td></tr>
<tr><th id="1876">1876</th><td>  <em>auto</em> <dfn class="local col8 decl" id="338Fabs" title='Fabs' data-type='llvm::MachineInstrBuilder' data-ref="338Fabs" data-ref-filename="338Fabs">Fabs</dfn> = <a class="local col8 ref" href="#328B" title='B' data-ref="328B" data-ref-filename="328B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFAbsERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFAbs' data-ref="_ZN4llvm16MachineIRBuilder9buildFAbsERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFAbsERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFAbs</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#330Ty" title='Ty' data-ref="330Ty" data-ref-filename="330Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#329Src" title='Src' data-ref="329Src" data-ref-filename="329Src">Src</a>);</td></tr>
<tr><th id="1877">1877</th><td></td></tr>
<tr><th id="1878">1878</th><td>  <em>auto</em> <dfn class="local col9 decl" id="339Cond" title='Cond' data-type='llvm::MachineInstrBuilder' data-ref="339Cond" data-ref-filename="339Cond">Cond</dfn> = <a class="local col8 ref" href="#328B" title='B' data-ref="328B" data-ref-filename="328B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFCmp' data-ref="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE">buildFCmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OGT" title='llvm::CmpInst::FCMP_OGT' data-ref="llvm::CmpInst::FCMP_OGT" data-ref-filename="llvm..CmpInst..FCMP_OGT">FCMP_OGT</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#338Fabs" title='Fabs' data-ref="338Fabs" data-ref-filename="338Fabs">Fabs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#337C2" title='C2' data-ref="337C2" data-ref-filename="337C2">C2</a>);</td></tr>
<tr><th id="1879">1879</th><td>  <a class="local col8 ref" href="#328B" title='B' data-ref="328B" data-ref-filename="328B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#326MI" title='MI' data-ref="326MI" data-ref-filename="326MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#339Cond" title='Cond' data-ref="339Cond" data-ref-filename="339Cond">Cond</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#329Src" title='Src' data-ref="329Src" data-ref-filename="329Src">Src</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#336Tmp2" title='Tmp2' data-ref="336Tmp2" data-ref-filename="336Tmp2">Tmp2</a>);</td></tr>
<tr><th id="1880">1880</th><td>  <a class="local col6 ref" href="#326MI" title='MI' data-ref="326MI" data-ref-filename="326MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1881">1881</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1882">1882</th><td>}</td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFceilERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFceil' data-ref="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFceilERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFceilERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFceil</dfn>(</td></tr>
<tr><th id="1885">1885</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="340MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="340MI" data-ref-filename="340MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="341MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="341MRI" data-ref-filename="341MRI">MRI</dfn>,</td></tr>
<tr><th id="1886">1886</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="342B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="342B" data-ref-filename="342B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="1887">1887</th><td></td></tr>
<tr><th id="1888">1888</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="343S1" title='S1' data-type='const llvm::LLT' data-ref="343S1" data-ref-filename="343S1">S1</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>);</td></tr>
<tr><th id="1889">1889</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="344S64" title='S64' data-type='const llvm::LLT' data-ref="344S64" data-ref-filename="344S64">S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="1890">1890</th><td></td></tr>
<tr><th id="1891">1891</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="345Src" title='Src' data-type='llvm::Register' data-ref="345Src" data-ref-filename="345Src">Src</dfn> = <a class="local col0 ref" href="#340MI" title='MI' data-ref="340MI" data-ref-filename="340MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1892">1892</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.getType(Src) == S64);</td></tr>
<tr><th id="1893">1893</th><td></td></tr>
<tr><th id="1894">1894</th><td>  <i>// result = trunc(src)</i></td></tr>
<tr><th id="1895">1895</th><td><i>  // if (src &gt; 0.0 &amp;&amp; src != result)</i></td></tr>
<tr><th id="1896">1896</th><td><i>  //   result += 1.0</i></td></tr>
<tr><th id="1897">1897</th><td></td></tr>
<tr><th id="1898">1898</th><td>  <em>auto</em> <dfn class="local col6 decl" id="346Trunc" title='Trunc' data-type='llvm::MachineInstrBuilder' data-ref="346Trunc" data-ref-filename="346Trunc">Trunc</dfn> = <a class="local col2 ref" href="#342B" title='B' data-ref="342B" data-ref-filename="342B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19buildIntrinsicTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildIntrinsicTrunc' data-ref="_ZN4llvm16MachineIRBuilder19buildIntrinsicTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder19buildIntrinsicTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildIntrinsicTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#344S64" title='S64' data-ref="344S64" data-ref-filename="344S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#345Src" title='Src' data-ref="345Src" data-ref-filename="345Src">Src</a>);</td></tr>
<tr><th id="1899">1899</th><td></td></tr>
<tr><th id="1900">1900</th><td>  <em>const</em> <em>auto</em> <dfn class="local col7 decl" id="347Zero" title='Zero' data-type='const llvm::MachineInstrBuilder' data-ref="347Zero" data-ref-filename="347Zero">Zero</dfn> = <a class="local col2 ref" href="#342B" title='B' data-ref="342B" data-ref-filename="342B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#344S64" title='S64' data-ref="344S64" data-ref-filename="344S64">S64</a>, <var>0.0</var>);</td></tr>
<tr><th id="1901">1901</th><td>  <em>const</em> <em>auto</em> <dfn class="local col8 decl" id="348One" title='One' data-type='const llvm::MachineInstrBuilder' data-ref="348One" data-ref-filename="348One">One</dfn> = <a class="local col2 ref" href="#342B" title='B' data-ref="342B" data-ref-filename="342B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#344S64" title='S64' data-ref="344S64" data-ref-filename="344S64">S64</a>, <var>1.0</var>);</td></tr>
<tr><th id="1902">1902</th><td>  <em>auto</em> <dfn class="local col9 decl" id="349Lt0" title='Lt0' data-type='llvm::MachineInstrBuilder' data-ref="349Lt0" data-ref-filename="349Lt0">Lt0</dfn> = <a class="local col2 ref" href="#342B" title='B' data-ref="342B" data-ref-filename="342B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFCmp' data-ref="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE">buildFCmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OGT" title='llvm::CmpInst::FCMP_OGT' data-ref="llvm::CmpInst::FCMP_OGT" data-ref-filename="llvm..CmpInst..FCMP_OGT">FCMP_OGT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#343S1" title='S1' data-ref="343S1" data-ref-filename="343S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#345Src" title='Src' data-ref="345Src" data-ref-filename="345Src">Src</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#347Zero" title='Zero' data-ref="347Zero" data-ref-filename="347Zero">Zero</a>);</td></tr>
<tr><th id="1903">1903</th><td>  <em>auto</em> <dfn class="local col0 decl" id="350NeTrunc" title='NeTrunc' data-type='llvm::MachineInstrBuilder' data-ref="350NeTrunc" data-ref-filename="350NeTrunc">NeTrunc</dfn> = <a class="local col2 ref" href="#342B" title='B' data-ref="342B" data-ref-filename="342B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFCmp' data-ref="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE">buildFCmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ONE" title='llvm::CmpInst::FCMP_ONE' data-ref="llvm::CmpInst::FCMP_ONE" data-ref-filename="llvm..CmpInst..FCMP_ONE">FCMP_ONE</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#343S1" title='S1' data-ref="343S1" data-ref-filename="343S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#345Src" title='Src' data-ref="345Src" data-ref-filename="345Src">Src</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#346Trunc" title='Trunc' data-ref="346Trunc" data-ref-filename="346Trunc">Trunc</a>);</td></tr>
<tr><th id="1904">1904</th><td>  <em>auto</em> <dfn class="local col1 decl" id="351And" title='And' data-type='llvm::MachineInstrBuilder' data-ref="351And" data-ref-filename="351And">And</dfn> = <a class="local col2 ref" href="#342B" title='B' data-ref="342B" data-ref-filename="342B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildAnd' data-ref="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_">buildAnd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#343S1" title='S1' data-ref="343S1" data-ref-filename="343S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#349Lt0" title='Lt0' data-ref="349Lt0" data-ref-filename="349Lt0">Lt0</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#350NeTrunc" title='NeTrunc' data-ref="350NeTrunc" data-ref-filename="350NeTrunc">NeTrunc</a>);</td></tr>
<tr><th id="1905">1905</th><td>  <em>auto</em> <dfn class="local col2 decl" id="352Add" title='Add' data-type='llvm::MachineInstrBuilder' data-ref="352Add" data-ref-filename="352Add">Add</dfn> = <a class="local col2 ref" href="#342B" title='B' data-ref="342B" data-ref-filename="342B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#344S64" title='S64' data-ref="344S64" data-ref-filename="344S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#351And" title='And' data-ref="351And" data-ref-filename="351And">And</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#348One" title='One' data-ref="348One" data-ref-filename="348One">One</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#347Zero" title='Zero' data-ref="347Zero" data-ref-filename="347Zero">Zero</a>);</td></tr>
<tr><th id="1906">1906</th><td></td></tr>
<tr><th id="1907">1907</th><td>  <i>// TODO: Should this propagate fast-math-flags?</i></td></tr>
<tr><th id="1908">1908</th><td>  <a class="local col2 ref" href="#342B" title='B' data-ref="342B" data-ref-filename="342B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFAdd' data-ref="_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFAdd</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#340MI" title='MI' data-ref="340MI" data-ref-filename="340MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#346Trunc" title='Trunc' data-ref="346Trunc" data-ref-filename="346Trunc">Trunc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#352Add" title='Add' data-ref="352Add" data-ref-filename="352Add">Add</a>);</td></tr>
<tr><th id="1909">1909</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1910">1910</th><td>}</td></tr>
<tr><th id="1911">1911</th><td></td></tr>
<tr><th id="1912">1912</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFremERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFrem' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFremERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFremERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFrem</dfn>(</td></tr>
<tr><th id="1913">1913</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="353MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="353MI" data-ref-filename="353MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="354MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="354MRI" data-ref-filename="354MRI">MRI</dfn>,</td></tr>
<tr><th id="1914">1914</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="355B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="355B" data-ref-filename="355B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="1915">1915</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="356DstReg" title='DstReg' data-type='llvm::Register' data-ref="356DstReg" data-ref-filename="356DstReg">DstReg</dfn> = <a class="local col3 ref" href="#353MI" title='MI' data-ref="353MI" data-ref-filename="353MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1916">1916</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="357Src0Reg" title='Src0Reg' data-type='llvm::Register' data-ref="357Src0Reg" data-ref-filename="357Src0Reg">Src0Reg</dfn> = <a class="local col3 ref" href="#353MI" title='MI' data-ref="353MI" data-ref-filename="353MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1917">1917</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="358Src1Reg" title='Src1Reg' data-type='llvm::Register' data-ref="358Src1Reg" data-ref-filename="358Src1Reg">Src1Reg</dfn> = <a class="local col3 ref" href="#353MI" title='MI' data-ref="353MI" data-ref-filename="353MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1918">1918</th><td>    <em>auto</em> <dfn class="local col9 decl" id="359Flags" title='Flags' data-type='unsigned short' data-ref="359Flags" data-ref-filename="359Flags">Flags</dfn> = <a class="local col3 ref" href="#353MI" title='MI' data-ref="353MI" data-ref-filename="353MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="1919">1919</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="360Ty" title='Ty' data-type='llvm::LLT' data-ref="360Ty" data-ref-filename="360Ty">Ty</dfn> = <a class="local col4 ref" href="#354MRI" title='MRI' data-ref="354MRI" data-ref-filename="354MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#356DstReg" title='DstReg' data-ref="356DstReg" data-ref-filename="356DstReg">DstReg</a>);</td></tr>
<tr><th id="1920">1920</th><td></td></tr>
<tr><th id="1921">1921</th><td>    <em>auto</em> <dfn class="local col1 decl" id="361Div" title='Div' data-type='llvm::MachineInstrBuilder' data-ref="361Div" data-ref-filename="361Div">Div</dfn> = <a class="local col5 ref" href="#355B" title='B' data-ref="355B" data-ref-filename="355B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFDivERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFDiv' data-ref="_ZN4llvm16MachineIRBuilder9buildFDivERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFDivERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFDiv</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#360Ty" title='Ty' data-ref="360Ty" data-ref-filename="360Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#357Src0Reg" title='Src0Reg' data-ref="357Src0Reg" data-ref-filename="357Src0Reg">Src0Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#358Src1Reg" title='Src1Reg' data-ref="358Src1Reg" data-ref-filename="358Src1Reg">Src1Reg</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col9 ref" href="#359Flags" title='Flags' data-ref="359Flags" data-ref-filename="359Flags">Flags</a>);</td></tr>
<tr><th id="1922">1922</th><td>    <em>auto</em> <dfn class="local col2 decl" id="362Trunc" title='Trunc' data-type='llvm::MachineInstrBuilder' data-ref="362Trunc" data-ref-filename="362Trunc">Trunc</dfn> = <a class="local col5 ref" href="#355B" title='B' data-ref="355B" data-ref-filename="355B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19buildIntrinsicTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildIntrinsicTrunc' data-ref="_ZN4llvm16MachineIRBuilder19buildIntrinsicTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder19buildIntrinsicTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildIntrinsicTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#360Ty" title='Ty' data-ref="360Ty" data-ref-filename="360Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#361Div" title='Div' data-ref="361Div" data-ref-filename="361Div">Div</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col9 ref" href="#359Flags" title='Flags' data-ref="359Flags" data-ref-filename="359Flags">Flags</a>);</td></tr>
<tr><th id="1923">1923</th><td>    <em>auto</em> <dfn class="local col3 decl" id="363Neg" title='Neg' data-type='llvm::MachineInstrBuilder' data-ref="363Neg" data-ref-filename="363Neg">Neg</dfn> = <a class="local col5 ref" href="#355B" title='B' data-ref="355B" data-ref-filename="355B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFNeg' data-ref="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFNeg</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#360Ty" title='Ty' data-ref="360Ty" data-ref-filename="360Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#362Trunc" title='Trunc' data-ref="362Trunc" data-ref-filename="362Trunc">Trunc</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col9 ref" href="#359Flags" title='Flags' data-ref="359Flags" data-ref-filename="359Flags">Flags</a>);</td></tr>
<tr><th id="1924">1924</th><td>    <a class="local col5 ref" href="#355B" title='B' data-ref="355B" data-ref-filename="355B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#356DstReg" title='DstReg' data-ref="356DstReg" data-ref-filename="356DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#363Neg" title='Neg' data-ref="363Neg" data-ref-filename="363Neg">Neg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#358Src1Reg" title='Src1Reg' data-ref="358Src1Reg" data-ref-filename="358Src1Reg">Src1Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#357Src0Reg" title='Src0Reg' data-ref="357Src0Reg" data-ref-filename="357Src0Reg">Src0Reg</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col9 ref" href="#359Flags" title='Flags' data-ref="359Flags" data-ref-filename="359Flags">Flags</a>);</td></tr>
<tr><th id="1925">1925</th><td>    <a class="local col3 ref" href="#353MI" title='MI' data-ref="353MI" data-ref-filename="353MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1926">1926</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1927">1927</th><td>}</td></tr>
<tr><th id="1928">1928</th><td></td></tr>
<tr><th id="1929">1929</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="tu decl def fn" id="_ZL18extractF64ExponentN4llvm8RegisterERNS_16MachineIRBuilderE" title='extractF64Exponent' data-type='llvm::MachineInstrBuilder extractF64Exponent(llvm::Register Hi, llvm::MachineIRBuilder &amp; B)' data-ref="_ZL18extractF64ExponentN4llvm8RegisterERNS_16MachineIRBuilderE" data-ref-filename="_ZL18extractF64ExponentN4llvm8RegisterERNS_16MachineIRBuilderE">extractF64Exponent</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="364Hi" title='Hi' data-type='llvm::Register' data-ref="364Hi" data-ref-filename="364Hi">Hi</dfn>,</td></tr>
<tr><th id="1930">1930</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="365B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="365B" data-ref-filename="365B">B</dfn>) {</td></tr>
<tr><th id="1931">1931</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="366FractBits" title='FractBits' data-type='const unsigned int' data-ref="366FractBits" data-ref-filename="366FractBits">FractBits</dfn> = <var>52</var>;</td></tr>
<tr><th id="1932">1932</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="367ExpBits" title='ExpBits' data-type='const unsigned int' data-ref="367ExpBits" data-ref-filename="367ExpBits">ExpBits</dfn> = <var>11</var>;</td></tr>
<tr><th id="1933">1933</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="368S32" title='S32' data-type='llvm::LLT' data-ref="368S32" data-ref-filename="368S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="1934">1934</th><td></td></tr>
<tr><th id="1935">1935</th><td>  <em>auto</em> <dfn class="local col9 decl" id="369Const0" title='Const0' data-type='llvm::MachineInstrBuilder' data-ref="369Const0" data-ref-filename="369Const0">Const0</dfn> = <a class="local col5 ref" href="#365B" title='B' data-ref="365B" data-ref-filename="365B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#368S32" title='S32' data-ref="368S32" data-ref-filename="368S32">S32</a>, <a class="local col6 ref" href="#366FractBits" title='FractBits' data-ref="366FractBits" data-ref-filename="366FractBits">FractBits</a> - <var>32</var>);</td></tr>
<tr><th id="1936">1936</th><td>  <em>auto</em> <dfn class="local col0 decl" id="370Const1" title='Const1' data-type='llvm::MachineInstrBuilder' data-ref="370Const1" data-ref-filename="370Const1">Const1</dfn> = <a class="local col5 ref" href="#365B" title='B' data-ref="365B" data-ref-filename="365B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#368S32" title='S32' data-ref="368S32" data-ref-filename="368S32">S32</a>, <a class="local col7 ref" href="#367ExpBits" title='ExpBits' data-ref="367ExpBits" data-ref-filename="367ExpBits">ExpBits</a>);</td></tr>
<tr><th id="1937">1937</th><td></td></tr>
<tr><th id="1938">1938</th><td>  <em>auto</em> <dfn class="local col1 decl" id="371ExpPart" title='ExpPart' data-type='llvm::MachineInstrBuilder' data-ref="371ExpPart" data-ref-filename="371ExpPart">ExpPart</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col5 ref" href="#365B" title='B' data-ref="365B" data-ref-filename="365B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ubfe" title='llvm::Intrinsic::amdgcn_ubfe' data-ref="llvm::Intrinsic::amdgcn_ubfe" data-ref-filename="llvm..Intrinsic..amdgcn_ubfe">amdgcn_ubfe</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#368S32" title='S32' data-ref="368S32" data-ref-filename="368S32">S32</a>}, <b>false</b>)</td></tr>
<tr><th id="1939">1939</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#364Hi" title='Hi' data-ref="364Hi" data-ref-filename="364Hi">Hi</a>)</td></tr>
<tr><th id="1940">1940</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col9 ref" href="#369Const0" title='Const0' data-ref="369Const0" data-ref-filename="369Const0">Const0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="1941">1941</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col0 ref" href="#370Const1" title='Const1' data-ref="370Const1" data-ref-filename="370Const1">Const1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="1942">1942</th><td></td></tr>
<tr><th id="1943">1943</th><td>  <b>return</b> <a class="local col5 ref" href="#365B" title='B' data-ref="365B" data-ref-filename="365B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSub' data-ref="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildSub</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#368S32" title='S32' data-ref="368S32" data-ref-filename="368S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#371ExpPart" title='ExpPart' data-ref="371ExpPart" data-ref-filename="371ExpPart">ExpPart</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#365B" title='B' data-ref="365B" data-ref-filename="365B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#368S32" title='S32' data-ref="368S32" data-ref-filename="368S32">S32</a>, <var>1023</var>));</td></tr>
<tr><th id="1944">1944</th><td>}</td></tr>
<tr><th id="1945">1945</th><td></td></tr>
<tr><th id="1946">1946</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo22legalizeIntrinsicTruncERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeIntrinsicTruncERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeIntrinsicTruncERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeIntrinsicTrunc</dfn>(</td></tr>
<tr><th id="1947">1947</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="372MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="372MI" data-ref-filename="372MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="373MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="373MRI" data-ref-filename="373MRI">MRI</dfn>,</td></tr>
<tr><th id="1948">1948</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="374B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="374B" data-ref-filename="374B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="1949">1949</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="375S1" title='S1' data-type='const llvm::LLT' data-ref="375S1" data-ref-filename="375S1">S1</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>);</td></tr>
<tr><th id="1950">1950</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="376S32" title='S32' data-type='const llvm::LLT' data-ref="376S32" data-ref-filename="376S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="1951">1951</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="377S64" title='S64' data-type='const llvm::LLT' data-ref="377S64" data-ref-filename="377S64">S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="1952">1952</th><td></td></tr>
<tr><th id="1953">1953</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="378Src" title='Src' data-type='llvm::Register' data-ref="378Src" data-ref-filename="378Src">Src</dfn> = <a class="local col2 ref" href="#372MI" title='MI' data-ref="372MI" data-ref-filename="372MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1954">1954</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.getType(Src) == S64);</td></tr>
<tr><th id="1955">1955</th><td></td></tr>
<tr><th id="1956">1956</th><td>  <i>// TODO: Should this use extract since the low half is unused?</i></td></tr>
<tr><th id="1957">1957</th><td>  <em>auto</em> <dfn class="local col9 decl" id="379Unmerge" title='Unmerge' data-type='llvm::MachineInstrBuilder' data-ref="379Unmerge" data-ref-filename="379Unmerge">Unmerge</dfn> = <a class="local col4 ref" href="#374B" title='B' data-ref="374B" data-ref-filename="374B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#376S32" title='S32' data-ref="376S32" data-ref-filename="376S32">S32</a>, <a class="local col6 ref" href="#376S32" title='S32' data-ref="376S32" data-ref-filename="376S32">S32</a>}, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#378Src" title='Src' data-ref="378Src" data-ref-filename="378Src">Src</a>);</td></tr>
<tr><th id="1958">1958</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="380Hi" title='Hi' data-type='llvm::Register' data-ref="380Hi" data-ref-filename="380Hi">Hi</dfn> = <a class="local col9 ref" href="#379Unmerge" title='Unmerge' data-ref="379Unmerge" data-ref-filename="379Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>);</td></tr>
<tr><th id="1959">1959</th><td></td></tr>
<tr><th id="1960">1960</th><td>  <i>// Extract the upper half, since this is where we will find the sign and</i></td></tr>
<tr><th id="1961">1961</th><td><i>  // exponent.</i></td></tr>
<tr><th id="1962">1962</th><td>  <em>auto</em> <dfn class="local col1 decl" id="381Exp" title='Exp' data-type='llvm::MachineInstrBuilder' data-ref="381Exp" data-ref-filename="381Exp">Exp</dfn> = <a class="tu ref fn" href="#_ZL18extractF64ExponentN4llvm8RegisterERNS_16MachineIRBuilderE" title='extractF64Exponent' data-use='c' data-ref="_ZL18extractF64ExponentN4llvm8RegisterERNS_16MachineIRBuilderE" data-ref-filename="_ZL18extractF64ExponentN4llvm8RegisterERNS_16MachineIRBuilderE">extractF64Exponent</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#380Hi" title='Hi' data-ref="380Hi" data-ref-filename="380Hi">Hi</a>, <span class='refarg'><a class="local col4 ref" href="#374B" title='B' data-ref="374B" data-ref-filename="374B">B</a></span>);</td></tr>
<tr><th id="1963">1963</th><td></td></tr>
<tr><th id="1964">1964</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="382FractBits" title='FractBits' data-type='const unsigned int' data-ref="382FractBits" data-ref-filename="382FractBits">FractBits</dfn> = <var>52</var>;</td></tr>
<tr><th id="1965">1965</th><td></td></tr>
<tr><th id="1966">1966</th><td>  <i>// Extract the sign bit.</i></td></tr>
<tr><th id="1967">1967</th><td>  <em>const</em> <em>auto</em> <dfn class="local col3 decl" id="383SignBitMask" title='SignBitMask' data-type='const llvm::MachineInstrBuilder' data-ref="383SignBitMask" data-ref-filename="383SignBitMask">SignBitMask</dfn> = <a class="local col4 ref" href="#374B" title='B' data-ref="374B" data-ref-filename="374B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#376S32" title='S32' data-ref="376S32" data-ref-filename="376S32">S32</a>, <a class="macro" href="../../../../../include/stdint.h.html#260" title="1U" data-ref="_M/UINT32_C">UINT32_C</a>(<var>1</var>) &lt;&lt; <var>31</var>);</td></tr>
<tr><th id="1968">1968</th><td>  <em>auto</em> <dfn class="local col4 decl" id="384SignBit" title='SignBit' data-type='llvm::MachineInstrBuilder' data-ref="384SignBit" data-ref-filename="384SignBit">SignBit</dfn> = <a class="local col4 ref" href="#374B" title='B' data-ref="374B" data-ref-filename="374B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildAnd' data-ref="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_">buildAnd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#376S32" title='S32' data-ref="376S32" data-ref-filename="376S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#380Hi" title='Hi' data-ref="380Hi" data-ref-filename="380Hi">Hi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#383SignBitMask" title='SignBitMask' data-ref="383SignBitMask" data-ref-filename="383SignBitMask">SignBitMask</a>);</td></tr>
<tr><th id="1969">1969</th><td></td></tr>
<tr><th id="1970">1970</th><td>  <em>const</em> <em>auto</em> <dfn class="local col5 decl" id="385FractMask" title='FractMask' data-type='const llvm::MachineInstrBuilder' data-ref="385FractMask" data-ref-filename="385FractMask">FractMask</dfn> = <a class="local col4 ref" href="#374B" title='B' data-ref="374B" data-ref-filename="374B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#377S64" title='S64' data-ref="377S64" data-ref-filename="377S64">S64</a>, (<a class="macro" href="../../../../../include/stdint.h.html#262" title="1UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>1</var>) &lt;&lt; <a class="local col2 ref" href="#382FractBits" title='FractBits' data-ref="382FractBits" data-ref-filename="382FractBits">FractBits</a>) - <var>1</var>);</td></tr>
<tr><th id="1971">1971</th><td></td></tr>
<tr><th id="1972">1972</th><td>  <em>const</em> <em>auto</em> <dfn class="local col6 decl" id="386Zero32" title='Zero32' data-type='const llvm::MachineInstrBuilder' data-ref="386Zero32" data-ref-filename="386Zero32">Zero32</dfn> = <a class="local col4 ref" href="#374B" title='B' data-ref="374B" data-ref-filename="374B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#376S32" title='S32' data-ref="376S32" data-ref-filename="376S32">S32</a>, <var>0</var>);</td></tr>
<tr><th id="1973">1973</th><td></td></tr>
<tr><th id="1974">1974</th><td>  <i>// Extend back to 64-bits.</i></td></tr>
<tr><th id="1975">1975</th><td>  <em>auto</em> <dfn class="local col7 decl" id="387SignBit64" title='SignBit64' data-type='llvm::MachineInstrBuilder' data-ref="387SignBit64" data-ref-filename="387SignBit64">SignBit64</dfn> = <a class="local col4 ref" href="#374B" title='B' data-ref="374B" data-ref-filename="374B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#377S64" title='S64' data-ref="377S64" data-ref-filename="377S64">S64</a>, {<a class="local col6 ref" href="#386Zero32" title='Zero32' data-ref="386Zero32" data-ref-filename="386Zero32">Zero32</a>, <a class="local col4 ref" href="#384SignBit" title='SignBit' data-ref="384SignBit" data-ref-filename="384SignBit">SignBit</a>});</td></tr>
<tr><th id="1976">1976</th><td></td></tr>
<tr><th id="1977">1977</th><td>  <em>auto</em> <dfn class="local col8 decl" id="388Shr" title='Shr' data-type='llvm::MachineInstrBuilder' data-ref="388Shr" data-ref-filename="388Shr">Shr</dfn> = <a class="local col4 ref" href="#374B" title='B' data-ref="374B" data-ref-filename="374B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAShr' data-ref="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAShr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#377S64" title='S64' data-ref="377S64" data-ref-filename="377S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#385FractMask" title='FractMask' data-ref="385FractMask" data-ref-filename="385FractMask">FractMask</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#381Exp" title='Exp' data-ref="381Exp" data-ref-filename="381Exp">Exp</a>);</td></tr>
<tr><th id="1978">1978</th><td>  <em>auto</em> <dfn class="local col9 decl" id="389Not" title='Not' data-type='llvm::MachineInstrBuilder' data-ref="389Not" data-ref-filename="389Not">Not</dfn> = <a class="local col4 ref" href="#374B" title='B' data-ref="374B" data-ref-filename="374B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildNotERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildNot' data-ref="_ZN4llvm16MachineIRBuilder8buildNotERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildNotERKNS_5DstOpERKNS_5SrcOpE">buildNot</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#377S64" title='S64' data-ref="377S64" data-ref-filename="377S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#388Shr" title='Shr' data-ref="388Shr" data-ref-filename="388Shr">Shr</a>);</td></tr>
<tr><th id="1979">1979</th><td>  <em>auto</em> <dfn class="local col0 decl" id="390Tmp0" title='Tmp0' data-type='llvm::MachineInstrBuilder' data-ref="390Tmp0" data-ref-filename="390Tmp0">Tmp0</dfn> = <a class="local col4 ref" href="#374B" title='B' data-ref="374B" data-ref-filename="374B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildAnd' data-ref="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_">buildAnd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#377S64" title='S64' data-ref="377S64" data-ref-filename="377S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#378Src" title='Src' data-ref="378Src" data-ref-filename="378Src">Src</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#389Not" title='Not' data-ref="389Not" data-ref-filename="389Not">Not</a>);</td></tr>
<tr><th id="1980">1980</th><td>  <em>auto</em> <dfn class="local col1 decl" id="391FiftyOne" title='FiftyOne' data-type='llvm::MachineInstrBuilder' data-ref="391FiftyOne" data-ref-filename="391FiftyOne">FiftyOne</dfn> = <a class="local col4 ref" href="#374B" title='B' data-ref="374B" data-ref-filename="374B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#376S32" title='S32' data-ref="376S32" data-ref-filename="376S32">S32</a>, <a class="local col2 ref" href="#382FractBits" title='FractBits' data-ref="382FractBits" data-ref-filename="382FractBits">FractBits</a> - <var>1</var>);</td></tr>
<tr><th id="1981">1981</th><td></td></tr>
<tr><th id="1982">1982</th><td>  <em>auto</em> <dfn class="local col2 decl" id="392ExpLt0" title='ExpLt0' data-type='llvm::MachineInstrBuilder' data-ref="392ExpLt0" data-ref-filename="392ExpLt0">ExpLt0</dfn> = <a class="local col4 ref" href="#374B" title='B' data-ref="374B" data-ref-filename="374B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLT" title='llvm::CmpInst::ICMP_SLT' data-ref="llvm::CmpInst::ICMP_SLT" data-ref-filename="llvm..CmpInst..ICMP_SLT">ICMP_SLT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#375S1" title='S1' data-ref="375S1" data-ref-filename="375S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#381Exp" title='Exp' data-ref="381Exp" data-ref-filename="381Exp">Exp</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#386Zero32" title='Zero32' data-ref="386Zero32" data-ref-filename="386Zero32">Zero32</a>);</td></tr>
<tr><th id="1983">1983</th><td>  <em>auto</em> <dfn class="local col3 decl" id="393ExpGt51" title='ExpGt51' data-type='llvm::MachineInstrBuilder' data-ref="393ExpGt51" data-ref-filename="393ExpGt51">ExpGt51</dfn> = <a class="local col4 ref" href="#374B" title='B' data-ref="374B" data-ref-filename="374B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGT" title='llvm::CmpInst::ICMP_SGT' data-ref="llvm::CmpInst::ICMP_SGT" data-ref-filename="llvm..CmpInst..ICMP_SGT">ICMP_SGT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#375S1" title='S1' data-ref="375S1" data-ref-filename="375S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#381Exp" title='Exp' data-ref="381Exp" data-ref-filename="381Exp">Exp</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#391FiftyOne" title='FiftyOne' data-ref="391FiftyOne" data-ref-filename="391FiftyOne">FiftyOne</a>);</td></tr>
<tr><th id="1984">1984</th><td></td></tr>
<tr><th id="1985">1985</th><td>  <em>auto</em> <dfn class="local col4 decl" id="394Tmp1" title='Tmp1' data-type='llvm::MachineInstrBuilder' data-ref="394Tmp1" data-ref-filename="394Tmp1">Tmp1</dfn> = <a class="local col4 ref" href="#374B" title='B' data-ref="374B" data-ref-filename="374B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#377S64" title='S64' data-ref="377S64" data-ref-filename="377S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#392ExpLt0" title='ExpLt0' data-ref="392ExpLt0" data-ref-filename="392ExpLt0">ExpLt0</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#387SignBit64" title='SignBit64' data-ref="387SignBit64" data-ref-filename="387SignBit64">SignBit64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#390Tmp0" title='Tmp0' data-ref="390Tmp0" data-ref-filename="390Tmp0">Tmp0</a>);</td></tr>
<tr><th id="1986">1986</th><td>  <a class="local col4 ref" href="#374B" title='B' data-ref="374B" data-ref-filename="374B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#372MI" title='MI' data-ref="372MI" data-ref-filename="372MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#393ExpGt51" title='ExpGt51' data-ref="393ExpGt51" data-ref-filename="393ExpGt51">ExpGt51</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#378Src" title='Src' data-ref="378Src" data-ref-filename="378Src">Src</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#394Tmp1" title='Tmp1' data-ref="394Tmp1" data-ref-filename="394Tmp1">Tmp1</a>);</td></tr>
<tr><th id="1987">1987</th><td>  <a class="local col2 ref" href="#372MI" title='MI' data-ref="372MI" data-ref-filename="372MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1988">1988</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1989">1989</th><td>}</td></tr>
<tr><th id="1990">1990</th><td></td></tr>
<tr><th id="1991">1991</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo13legalizeITOFPERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" title='llvm::AMDGPULegalizerInfo::legalizeITOFP' data-ref="_ZNK4llvm19AMDGPULegalizerInfo13legalizeITOFPERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo13legalizeITOFPERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb">legalizeITOFP</dfn>(</td></tr>
<tr><th id="1992">1992</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="395MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="395MI" data-ref-filename="395MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="396MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="396MRI" data-ref-filename="396MRI">MRI</dfn>,</td></tr>
<tr><th id="1993">1993</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="397B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="397B" data-ref-filename="397B">B</dfn>, <em>bool</em> <dfn class="local col8 decl" id="398Signed" title='Signed' data-type='bool' data-ref="398Signed" data-ref-filename="398Signed">Signed</dfn>) <em>const</em> {</td></tr>
<tr><th id="1994">1994</th><td></td></tr>
<tr><th id="1995">1995</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="399Dst" title='Dst' data-type='llvm::Register' data-ref="399Dst" data-ref-filename="399Dst">Dst</dfn> = <a class="local col5 ref" href="#395MI" title='MI' data-ref="395MI" data-ref-filename="395MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1996">1996</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="400Src" title='Src' data-type='llvm::Register' data-ref="400Src" data-ref-filename="400Src">Src</dfn> = <a class="local col5 ref" href="#395MI" title='MI' data-ref="395MI" data-ref-filename="395MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1997">1997</th><td></td></tr>
<tr><th id="1998">1998</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="401S64" title='S64' data-type='const llvm::LLT' data-ref="401S64" data-ref-filename="401S64">S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="1999">1999</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="402S32" title='S32' data-type='const llvm::LLT' data-ref="402S32" data-ref-filename="402S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2000">2000</th><td></td></tr>
<tr><th id="2001">2001</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.getType(Src) == S64 &amp;&amp; MRI.getType(Dst) == S64);</td></tr>
<tr><th id="2002">2002</th><td></td></tr>
<tr><th id="2003">2003</th><td>  <em>auto</em> <dfn class="local col3 decl" id="403Unmerge" title='Unmerge' data-type='llvm::MachineInstrBuilder' data-ref="403Unmerge" data-ref-filename="403Unmerge">Unmerge</dfn> = <a class="local col7 ref" href="#397B" title='B' data-ref="397B" data-ref-filename="397B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#402S32" title='S32' data-ref="402S32" data-ref-filename="402S32">S32</a>, <a class="local col2 ref" href="#402S32" title='S32' data-ref="402S32" data-ref-filename="402S32">S32</a>}, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#400Src" title='Src' data-ref="400Src" data-ref-filename="400Src">Src</a>);</td></tr>
<tr><th id="2004">2004</th><td></td></tr>
<tr><th id="2005">2005</th><td>  <em>auto</em> <dfn class="local col4 decl" id="404CvtHi" title='CvtHi' data-type='llvm::MachineInstrBuilder' data-ref="404CvtHi" data-ref-filename="404CvtHi">CvtHi</dfn> = <a class="local col8 ref" href="#398Signed" title='Signed' data-ref="398Signed" data-ref-filename="398Signed">Signed</a> ?</td></tr>
<tr><th id="2006">2006</th><td>    <a class="local col7 ref" href="#397B" title='B' data-ref="397B" data-ref-filename="397B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSITOFPERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSITOFP' data-ref="_ZN4llvm16MachineIRBuilder11buildSITOFPERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSITOFPERKNS_5DstOpERKNS_5SrcOpE">buildSITOFP</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#401S64" title='S64' data-ref="401S64" data-ref-filename="401S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#403Unmerge" title='Unmerge' data-ref="403Unmerge" data-ref-filename="403Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>)) :</td></tr>
<tr><th id="2007">2007</th><td>    <a class="local col7 ref" href="#397B" title='B' data-ref="397B" data-ref-filename="397B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUITOFP' data-ref="_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE">buildUITOFP</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#401S64" title='S64' data-ref="401S64" data-ref-filename="401S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#403Unmerge" title='Unmerge' data-ref="403Unmerge" data-ref-filename="403Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>));</td></tr>
<tr><th id="2008">2008</th><td></td></tr>
<tr><th id="2009">2009</th><td>  <em>auto</em> <dfn class="local col5 decl" id="405CvtLo" title='CvtLo' data-type='llvm::MachineInstrBuilder' data-ref="405CvtLo" data-ref-filename="405CvtLo">CvtLo</dfn> = <a class="local col7 ref" href="#397B" title='B' data-ref="397B" data-ref-filename="397B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUITOFP' data-ref="_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE">buildUITOFP</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#401S64" title='S64' data-ref="401S64" data-ref-filename="401S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#403Unmerge" title='Unmerge' data-ref="403Unmerge" data-ref-filename="403Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="2010">2010</th><td></td></tr>
<tr><th id="2011">2011</th><td>  <em>auto</em> <dfn class="local col6 decl" id="406ThirtyTwo" title='ThirtyTwo' data-type='llvm::MachineInstrBuilder' data-ref="406ThirtyTwo" data-ref-filename="406ThirtyTwo">ThirtyTwo</dfn> = <a class="local col7 ref" href="#397B" title='B' data-ref="397B" data-ref-filename="397B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#402S32" title='S32' data-ref="402S32" data-ref-filename="402S32">S32</a>, <var>32</var>);</td></tr>
<tr><th id="2012">2012</th><td>  <em>auto</em> <dfn class="local col7 decl" id="407LdExp" title='LdExp' data-type='llvm::MachineInstrBuilder' data-ref="407LdExp" data-ref-filename="407LdExp">LdExp</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col7 ref" href="#397B" title='B' data-ref="397B" data-ref-filename="397B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ldexp" title='llvm::Intrinsic::amdgcn_ldexp' data-ref="llvm::Intrinsic::amdgcn_ldexp" data-ref-filename="llvm..Intrinsic..amdgcn_ldexp">amdgcn_ldexp</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#401S64" title='S64' data-ref="401S64" data-ref-filename="401S64">S64</a>}, <b>false</b>)</td></tr>
<tr><th id="2013">2013</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col4 ref" href="#404CvtHi" title='CvtHi' data-ref="404CvtHi" data-ref-filename="404CvtHi">CvtHi</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="2014">2014</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col6 ref" href="#406ThirtyTwo" title='ThirtyTwo' data-ref="406ThirtyTwo" data-ref-filename="406ThirtyTwo">ThirtyTwo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="2015">2015</th><td></td></tr>
<tr><th id="2016">2016</th><td>  <i>// TODO: Should this propagate fast-math-flags?</i></td></tr>
<tr><th id="2017">2017</th><td>  <a class="local col7 ref" href="#397B" title='B' data-ref="397B" data-ref-filename="397B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFAdd' data-ref="_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFAdd</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#399Dst" title='Dst' data-ref="399Dst" data-ref-filename="399Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#407LdExp" title='LdExp' data-ref="407LdExp" data-ref-filename="407LdExp">LdExp</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#405CvtLo" title='CvtLo' data-ref="405CvtLo" data-ref-filename="405CvtLo">CvtLo</a>);</td></tr>
<tr><th id="2018">2018</th><td>  <a class="local col5 ref" href="#395MI" title='MI' data-ref="395MI" data-ref-filename="395MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2019">2019</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2020">2020</th><td>}</td></tr>
<tr><th id="2021">2021</th><td></td></tr>
<tr><th id="2022">2022</th><td><i>// TODO: Copied from DAG implementation. Verify logic and document how this</i></td></tr>
<tr><th id="2023">2023</th><td><i>// actually works.</i></td></tr>
<tr><th id="2024">2024</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFPTOIERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" title='llvm::AMDGPULegalizerInfo::legalizeFPTOI' data-ref="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFPTOIERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFPTOIERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb">legalizeFPTOI</dfn>(</td></tr>
<tr><th id="2025">2025</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="408MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="408MI" data-ref-filename="408MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="409MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="409MRI" data-ref-filename="409MRI">MRI</dfn>,</td></tr>
<tr><th id="2026">2026</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="410B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="410B" data-ref-filename="410B">B</dfn>, <em>bool</em> <dfn class="local col1 decl" id="411Signed" title='Signed' data-type='bool' data-ref="411Signed" data-ref-filename="411Signed">Signed</dfn>) <em>const</em> {</td></tr>
<tr><th id="2027">2027</th><td></td></tr>
<tr><th id="2028">2028</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="412Dst" title='Dst' data-type='llvm::Register' data-ref="412Dst" data-ref-filename="412Dst">Dst</dfn> = <a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI" data-ref-filename="408MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2029">2029</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="413Src" title='Src' data-type='llvm::Register' data-ref="413Src" data-ref-filename="413Src">Src</dfn> = <a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI" data-ref-filename="408MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2030">2030</th><td></td></tr>
<tr><th id="2031">2031</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="414S64" title='S64' data-type='const llvm::LLT' data-ref="414S64" data-ref-filename="414S64">S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="2032">2032</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="415S32" title='S32' data-type='const llvm::LLT' data-ref="415S32" data-ref-filename="415S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2033">2033</th><td></td></tr>
<tr><th id="2034">2034</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.getType(Src) == S64 &amp;&amp; MRI.getType(Dst) == S64);</td></tr>
<tr><th id="2035">2035</th><td></td></tr>
<tr><th id="2036">2036</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="416Flags" title='Flags' data-type='unsigned int' data-ref="416Flags" data-ref-filename="416Flags">Flags</dfn> = <a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI" data-ref-filename="408MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="2037">2037</th><td></td></tr>
<tr><th id="2038">2038</th><td>  <em>auto</em> <dfn class="local col7 decl" id="417Trunc" title='Trunc' data-type='llvm::MachineInstrBuilder' data-ref="417Trunc" data-ref-filename="417Trunc">Trunc</dfn> = <a class="local col0 ref" href="#410B" title='B' data-ref="410B" data-ref-filename="410B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19buildIntrinsicTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildIntrinsicTrunc' data-ref="_ZN4llvm16MachineIRBuilder19buildIntrinsicTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder19buildIntrinsicTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildIntrinsicTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#414S64" title='S64' data-ref="414S64" data-ref-filename="414S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#413Src" title='Src' data-ref="413Src" data-ref-filename="413Src">Src</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col6 ref" href="#416Flags" title='Flags' data-ref="416Flags" data-ref-filename="416Flags">Flags</a>);</td></tr>
<tr><th id="2039">2039</th><td>  <em>auto</em> <dfn class="local col8 decl" id="418K0" title='K0' data-type='llvm::MachineInstrBuilder' data-ref="418K0" data-ref-filename="418K0">K0</dfn> = <a class="local col0 ref" href="#410B" title='B' data-ref="410B" data-ref-filename="410B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#414S64" title='S64' data-ref="414S64" data-ref-filename="414S64">S64</a>, <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12BitsToDoubleEm" title='llvm::BitsToDouble' data-ref="_ZN4llvm12BitsToDoubleEm" data-ref-filename="_ZN4llvm12BitsToDoubleEm">BitsToDouble</a>(<a class="macro" href="../../../../../include/stdint.h.html#262" title="0x3df0000000000000UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0x3df0000000000000</var>)));</td></tr>
<tr><th id="2040">2040</th><td>  <em>auto</em> <dfn class="local col9 decl" id="419K1" title='K1' data-type='llvm::MachineInstrBuilder' data-ref="419K1" data-ref-filename="419K1">K1</dfn> = <a class="local col0 ref" href="#410B" title='B' data-ref="410B" data-ref-filename="410B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#414S64" title='S64' data-ref="414S64" data-ref-filename="414S64">S64</a>, <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12BitsToDoubleEm" title='llvm::BitsToDouble' data-ref="_ZN4llvm12BitsToDoubleEm" data-ref-filename="_ZN4llvm12BitsToDoubleEm">BitsToDouble</a>(<a class="macro" href="../../../../../include/stdint.h.html#262" title="0xc1f0000000000000UL" data-ref="_M/UINT64_C">UINT64_C</a>(<var>0xc1f0000000000000</var>)));</td></tr>
<tr><th id="2041">2041</th><td></td></tr>
<tr><th id="2042">2042</th><td>  <em>auto</em> <dfn class="local col0 decl" id="420Mul" title='Mul' data-type='llvm::MachineInstrBuilder' data-ref="420Mul" data-ref-filename="420Mul">Mul</dfn> = <a class="local col0 ref" href="#410B" title='B' data-ref="410B" data-ref-filename="410B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#414S64" title='S64' data-ref="414S64" data-ref-filename="414S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#417Trunc" title='Trunc' data-ref="417Trunc" data-ref-filename="417Trunc">Trunc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#418K0" title='K0' data-ref="418K0" data-ref-filename="418K0">K0</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col6 ref" href="#416Flags" title='Flags' data-ref="416Flags" data-ref-filename="416Flags">Flags</a>);</td></tr>
<tr><th id="2043">2043</th><td>  <em>auto</em> <dfn class="local col1 decl" id="421FloorMul" title='FloorMul' data-type='llvm::MachineInstrBuilder' data-ref="421FloorMul" data-ref-filename="421FloorMul">FloorMul</dfn> = <a class="local col0 ref" href="#410B" title='B' data-ref="410B" data-ref-filename="410B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildFFloorERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFFloor' data-ref="_ZN4llvm16MachineIRBuilder11buildFFloorERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildFFloorERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFFloor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#414S64" title='S64' data-ref="414S64" data-ref-filename="414S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#420Mul" title='Mul' data-ref="420Mul" data-ref-filename="420Mul">Mul</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col6 ref" href="#416Flags" title='Flags' data-ref="416Flags" data-ref-filename="416Flags">Flags</a>);</td></tr>
<tr><th id="2044">2044</th><td>  <em>auto</em> <dfn class="local col2 decl" id="422Fma" title='Fma' data-type='llvm::MachineInstrBuilder' data-ref="422Fma" data-ref-filename="422Fma">Fma</dfn> = <a class="local col0 ref" href="#410B" title='B' data-ref="410B" data-ref-filename="410B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#414S64" title='S64' data-ref="414S64" data-ref-filename="414S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#421FloorMul" title='FloorMul' data-ref="421FloorMul" data-ref-filename="421FloorMul">FloorMul</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#419K1" title='K1' data-ref="419K1" data-ref-filename="419K1">K1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#417Trunc" title='Trunc' data-ref="417Trunc" data-ref-filename="417Trunc">Trunc</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col6 ref" href="#416Flags" title='Flags' data-ref="416Flags" data-ref-filename="416Flags">Flags</a>);</td></tr>
<tr><th id="2045">2045</th><td></td></tr>
<tr><th id="2046">2046</th><td>  <em>auto</em> <dfn class="local col3 decl" id="423Hi" title='Hi' data-type='llvm::MachineInstrBuilder' data-ref="423Hi" data-ref-filename="423Hi">Hi</dfn> = <a class="local col1 ref" href="#411Signed" title='Signed' data-ref="411Signed" data-ref-filename="411Signed">Signed</a> ?</td></tr>
<tr><th id="2047">2047</th><td>    <a class="local col0 ref" href="#410B" title='B' data-ref="410B" data-ref-filename="410B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildFPTOSIERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildFPTOSI' data-ref="_ZN4llvm16MachineIRBuilder11buildFPTOSIERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildFPTOSIERKNS_5DstOpERKNS_5SrcOpE">buildFPTOSI</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#415S32" title='S32' data-ref="415S32" data-ref-filename="415S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#421FloorMul" title='FloorMul' data-ref="421FloorMul" data-ref-filename="421FloorMul">FloorMul</a>) :</td></tr>
<tr><th id="2048">2048</th><td>    <a class="local col0 ref" href="#410B" title='B' data-ref="410B" data-ref-filename="410B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildFPTOUI' data-ref="_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE">buildFPTOUI</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#415S32" title='S32' data-ref="415S32" data-ref-filename="415S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#421FloorMul" title='FloorMul' data-ref="421FloorMul" data-ref-filename="421FloorMul">FloorMul</a>);</td></tr>
<tr><th id="2049">2049</th><td>  <em>auto</em> <dfn class="local col4 decl" id="424Lo" title='Lo' data-type='llvm::MachineInstrBuilder' data-ref="424Lo" data-ref-filename="424Lo">Lo</dfn> = <a class="local col0 ref" href="#410B" title='B' data-ref="410B" data-ref-filename="410B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildFPTOUI' data-ref="_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE">buildFPTOUI</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#415S32" title='S32' data-ref="415S32" data-ref-filename="415S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#422Fma" title='Fma' data-ref="422Fma" data-ref-filename="422Fma">Fma</a>);</td></tr>
<tr><th id="2050">2050</th><td></td></tr>
<tr><th id="2051">2051</th><td>  <a class="local col0 ref" href="#410B" title='B' data-ref="410B" data-ref-filename="410B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#412Dst" title='Dst' data-ref="412Dst" data-ref-filename="412Dst">Dst</a>, { <a class="local col4 ref" href="#424Lo" title='Lo' data-ref="424Lo" data-ref-filename="424Lo">Lo</a>, <a class="local col3 ref" href="#423Hi" title='Hi' data-ref="423Hi" data-ref-filename="423Hi">Hi</a> });</td></tr>
<tr><th id="2052">2052</th><td>  <a class="local col8 ref" href="#408MI" title='MI' data-ref="408MI" data-ref-filename="408MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2053">2053</th><td></td></tr>
<tr><th id="2054">2054</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2055">2055</th><td>}</td></tr>
<tr><th id="2056">2056</th><td></td></tr>
<tr><th id="2057">2057</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo20legalizeMinNumMaxNumERNS_15LegalizerHelperERNS_12MachineInstrE" title='llvm::AMDGPULegalizerInfo::legalizeMinNumMaxNum' data-ref="_ZNK4llvm19AMDGPULegalizerInfo20legalizeMinNumMaxNumERNS_15LegalizerHelperERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo20legalizeMinNumMaxNumERNS_15LegalizerHelperERNS_12MachineInstrE">legalizeMinNumMaxNum</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> &amp;<dfn class="local col5 decl" id="425Helper" title='Helper' data-type='llvm::LegalizerHelper &amp;' data-ref="425Helper" data-ref-filename="425Helper">Helper</dfn>,</td></tr>
<tr><th id="2058">2058</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="426MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="426MI" data-ref-filename="426MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2059">2059</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="427MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="427MF" data-ref-filename="427MF">MF</dfn> = <a class="local col5 ref" href="#425Helper" title='Helper' data-ref="425Helper" data-ref-filename="425Helper">Helper</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::MIRBuilder" title='llvm::LegalizerHelper::MIRBuilder' data-ref="llvm::LegalizerHelper::MIRBuilder" data-ref-filename="llvm..LegalizerHelper..MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="2060">2060</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col8 decl" id="428MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="428MFI" data-ref-filename="428MFI">MFI</dfn> = <a class="local col7 ref" href="#427MF" title='MF' data-ref="427MF" data-ref-filename="427MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="2061">2061</th><td></td></tr>
<tr><th id="2062">2062</th><td>  <em>const</em> <em>bool</em> <dfn class="local col9 decl" id="429IsIEEEOp" title='IsIEEEOp' data-type='const bool' data-ref="429IsIEEEOp" data-ref-filename="429IsIEEEOp">IsIEEEOp</dfn> = <a class="local col6 ref" href="#426MI" title='MI' data-ref="426MI" data-ref-filename="426MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FMINNUM_IEEE" title='llvm::AMDGPU::G_FMINNUM_IEEE' data-ref="llvm::AMDGPU::G_FMINNUM_IEEE" data-ref-filename="llvm..AMDGPU..G_FMINNUM_IEEE">G_FMINNUM_IEEE</a> ||</td></tr>
<tr><th id="2063">2063</th><td>                        <a class="local col6 ref" href="#426MI" title='MI' data-ref="426MI" data-ref-filename="426MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FMAXNUM_IEEE" title='llvm::AMDGPU::G_FMAXNUM_IEEE' data-ref="llvm::AMDGPU::G_FMAXNUM_IEEE" data-ref-filename="llvm..AMDGPU..G_FMAXNUM_IEEE">G_FMAXNUM_IEEE</a>;</td></tr>
<tr><th id="2064">2064</th><td></td></tr>
<tr><th id="2065">2065</th><td>  <i>// With ieee_mode disabled, the instructions have the correct behavior</i></td></tr>
<tr><th id="2066">2066</th><td><i>  // already for G_FMINNUM/G_FMAXNUM</i></td></tr>
<tr><th id="2067">2067</th><td>  <b>if</b> (!<a class="local col8 ref" href="#428MFI" title='MFI' data-ref="428MFI" data-ref-filename="428MFI">MFI</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction7getModeEv" title='llvm::AMDGPUMachineFunction::getMode' data-ref="_ZNK4llvm21AMDGPUMachineFunction7getModeEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction7getModeEv">getMode</a>().<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..IEEE">IEEE</a>)</td></tr>
<tr><th id="2068">2068</th><td>    <b>return</b> !<a class="local col9 ref" href="#429IsIEEEOp" title='IsIEEEOp' data-ref="429IsIEEEOp" data-ref-filename="429IsIEEEOp">IsIEEEOp</a>;</td></tr>
<tr><th id="2069">2069</th><td></td></tr>
<tr><th id="2070">2070</th><td>  <b>if</b> (<a class="local col9 ref" href="#429IsIEEEOp" title='IsIEEEOp' data-ref="429IsIEEEOp" data-ref-filename="429IsIEEEOp">IsIEEEOp</a>)</td></tr>
<tr><th id="2071">2071</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2072">2072</th><td></td></tr>
<tr><th id="2073">2073</th><td>  <b>return</b> <a class="local col5 ref" href="#425Helper" title='Helper' data-ref="425Helper" data-ref-filename="425Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelper18lowerFMinNumMaxNumERNS_12MachineInstrE" title='llvm::LegalizerHelper::lowerFMinNumMaxNum' data-ref="_ZN4llvm15LegalizerHelper18lowerFMinNumMaxNumERNS_12MachineInstrE" data-ref-filename="_ZN4llvm15LegalizerHelper18lowerFMinNumMaxNumERNS_12MachineInstrE">lowerFMinNumMaxNum</a>(<span class='refarg'><a class="local col6 ref" href="#426MI" title='MI' data-ref="426MI" data-ref-filename="426MI">MI</a></span>) == <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a>::<a class="enum" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::Legalized" title='llvm::LegalizerHelper::Legalized' data-ref="llvm::LegalizerHelper::Legalized" data-ref-filename="llvm..LegalizerHelper..Legalized">Legalized</a>;</td></tr>
<tr><th id="2074">2074</th><td>}</td></tr>
<tr><th id="2075">2075</th><td></td></tr>
<tr><th id="2076">2076</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo24legalizeExtractVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt' data-ref="_ZNK4llvm19AMDGPULegalizerInfo24legalizeExtractVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo24legalizeExtractVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeExtractVectorElt</dfn>(</td></tr>
<tr><th id="2077">2077</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="430MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="430MI" data-ref-filename="430MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="431MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="431MRI" data-ref-filename="431MRI">MRI</dfn>,</td></tr>
<tr><th id="2078">2078</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="432B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="432B" data-ref-filename="432B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="2079">2079</th><td>  <i>// TODO: Should move some of this into LegalizerHelper.</i></td></tr>
<tr><th id="2080">2080</th><td><i></i></td></tr>
<tr><th id="2081">2081</th><td><i>  // TODO: Promote dynamic indexing of s16 to s32</i></td></tr>
<tr><th id="2082">2082</th><td><i></i></td></tr>
<tr><th id="2083">2083</th><td><i>  // FIXME: Artifact combiner probably should have replaced the truncated</i></td></tr>
<tr><th id="2084">2084</th><td><i>  // constant before this, so we shouldn't need</i></td></tr>
<tr><th id="2085">2085</th><td><i>  // getConstantVRegValWithLookThrough.</i></td></tr>
<tr><th id="2086">2086</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg" title='llvm::ValueAndVReg' data-ref="llvm::ValueAndVReg" data-ref-filename="llvm..ValueAndVReg">ValueAndVReg</a>&gt; <dfn class="local col3 decl" id="433MaybeIdxVal" title='MaybeIdxVal' data-type='Optional&lt;llvm::ValueAndVReg&gt;' data-ref="433MaybeIdxVal" data-ref-filename="433MaybeIdxVal">MaybeIdxVal</dfn> =</td></tr>
<tr><th id="2087">2087</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="local col0 ref" href="#430MI" title='MI' data-ref="430MI" data-ref-filename="430MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#431MRI" title='MRI' data-ref="431MRI" data-ref-filename="431MRI">MRI</a>);</td></tr>
<tr><th id="2088">2088</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col3 ref" href="#433MaybeIdxVal" title='MaybeIdxVal' data-ref="433MaybeIdxVal" data-ref-filename="433MaybeIdxVal">MaybeIdxVal</a>) <i>// Dynamic case will be selected to register indexing.</i></td></tr>
<tr><th id="2089">2089</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2090">2090</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="434IdxVal" title='IdxVal' data-type='const int64_t' data-ref="434IdxVal" data-ref-filename="434IdxVal">IdxVal</dfn> = <a class="local col3 ref" href="#433MaybeIdxVal" title='MaybeIdxVal' data-ref="433MaybeIdxVal" data-ref-filename="433MaybeIdxVal">MaybeIdxVal</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="2091">2091</th><td></td></tr>
<tr><th id="2092">2092</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="435Dst" title='Dst' data-type='llvm::Register' data-ref="435Dst" data-ref-filename="435Dst">Dst</dfn> = <a class="local col0 ref" href="#430MI" title='MI' data-ref="430MI" data-ref-filename="430MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2093">2093</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="436Vec" title='Vec' data-type='llvm::Register' data-ref="436Vec" data-ref-filename="436Vec">Vec</dfn> = <a class="local col0 ref" href="#430MI" title='MI' data-ref="430MI" data-ref-filename="430MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2094">2094</th><td></td></tr>
<tr><th id="2095">2095</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="437VecTy" title='VecTy' data-type='llvm::LLT' data-ref="437VecTy" data-ref-filename="437VecTy">VecTy</dfn> = <a class="local col1 ref" href="#431MRI" title='MRI' data-ref="431MRI" data-ref-filename="431MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#436Vec" title='Vec' data-ref="436Vec" data-ref-filename="436Vec">Vec</a>);</td></tr>
<tr><th id="2096">2096</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="438EltTy" title='EltTy' data-type='llvm::LLT' data-ref="438EltTy" data-ref-filename="438EltTy">EltTy</dfn> = <a class="local col7 ref" href="#437VecTy" title='VecTy' data-ref="437VecTy" data-ref-filename="437VecTy">VecTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="2097">2097</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(EltTy == MRI.getType(Dst));</td></tr>
<tr><th id="2098">2098</th><td></td></tr>
<tr><th id="2099">2099</th><td>  <b>if</b> (<a class="local col4 ref" href="#434IdxVal" title='IdxVal' data-ref="434IdxVal" data-ref-filename="434IdxVal">IdxVal</a> &lt; <a class="local col7 ref" href="#437VecTy" title='VecTy' data-ref="437VecTy" data-ref-filename="437VecTy">VecTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>())</td></tr>
<tr><th id="2100">2100</th><td>    <a class="local col2 ref" href="#432B" title='B' data-ref="432B" data-ref-filename="432B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" title='llvm::MachineIRBuilder::buildExtract' data-ref="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm">buildExtract</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#435Dst" title='Dst' data-ref="435Dst" data-ref-filename="435Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#436Vec" title='Vec' data-ref="436Vec" data-ref-filename="436Vec">Vec</a>, <a class="local col4 ref" href="#434IdxVal" title='IdxVal' data-ref="434IdxVal" data-ref-filename="434IdxVal">IdxVal</a> * <a class="local col8 ref" href="#438EltTy" title='EltTy' data-ref="438EltTy" data-ref-filename="438EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>());</td></tr>
<tr><th id="2101">2101</th><td>  <b>else</b></td></tr>
<tr><th id="2102">2102</th><td>    <a class="local col2 ref" href="#432B" title='B' data-ref="432B" data-ref-filename="432B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#435Dst" title='Dst' data-ref="435Dst" data-ref-filename="435Dst">Dst</a>);</td></tr>
<tr><th id="2103">2103</th><td></td></tr>
<tr><th id="2104">2104</th><td>  <a class="local col0 ref" href="#430MI" title='MI' data-ref="430MI" data-ref-filename="430MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2105">2105</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2106">2106</th><td>}</td></tr>
<tr><th id="2107">2107</th><td></td></tr>
<tr><th id="2108">2108</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo23legalizeInsertVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23legalizeInsertVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23legalizeInsertVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeInsertVectorElt</dfn>(</td></tr>
<tr><th id="2109">2109</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="439MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="439MI" data-ref-filename="439MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="440MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="440MRI" data-ref-filename="440MRI">MRI</dfn>,</td></tr>
<tr><th id="2110">2110</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="441B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="441B" data-ref-filename="441B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="2111">2111</th><td>  <i>// TODO: Should move some of this into LegalizerHelper.</i></td></tr>
<tr><th id="2112">2112</th><td><i></i></td></tr>
<tr><th id="2113">2113</th><td><i>  // TODO: Promote dynamic indexing of s16 to s32</i></td></tr>
<tr><th id="2114">2114</th><td><i></i></td></tr>
<tr><th id="2115">2115</th><td><i>  // FIXME: Artifact combiner probably should have replaced the truncated</i></td></tr>
<tr><th id="2116">2116</th><td><i>  // constant before this, so we shouldn't need</i></td></tr>
<tr><th id="2117">2117</th><td><i>  // getConstantVRegValWithLookThrough.</i></td></tr>
<tr><th id="2118">2118</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg" title='llvm::ValueAndVReg' data-ref="llvm::ValueAndVReg" data-ref-filename="llvm..ValueAndVReg">ValueAndVReg</a>&gt; <dfn class="local col2 decl" id="442MaybeIdxVal" title='MaybeIdxVal' data-type='Optional&lt;llvm::ValueAndVReg&gt;' data-ref="442MaybeIdxVal" data-ref-filename="442MaybeIdxVal">MaybeIdxVal</dfn> =</td></tr>
<tr><th id="2119">2119</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="local col9 ref" href="#439MI" title='MI' data-ref="439MI" data-ref-filename="439MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#440MRI" title='MRI' data-ref="440MRI" data-ref-filename="440MRI">MRI</a>);</td></tr>
<tr><th id="2120">2120</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col2 ref" href="#442MaybeIdxVal" title='MaybeIdxVal' data-ref="442MaybeIdxVal" data-ref-filename="442MaybeIdxVal">MaybeIdxVal</a>) <i>// Dynamic case will be selected to register indexing.</i></td></tr>
<tr><th id="2121">2121</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2122">2122</th><td></td></tr>
<tr><th id="2123">2123</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="443IdxVal" title='IdxVal' data-type='int64_t' data-ref="443IdxVal" data-ref-filename="443IdxVal">IdxVal</dfn> = <a class="local col2 ref" href="#442MaybeIdxVal" title='MaybeIdxVal' data-ref="442MaybeIdxVal" data-ref-filename="442MaybeIdxVal">MaybeIdxVal</a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="2124">2124</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="444Dst" title='Dst' data-type='llvm::Register' data-ref="444Dst" data-ref-filename="444Dst">Dst</dfn> = <a class="local col9 ref" href="#439MI" title='MI' data-ref="439MI" data-ref-filename="439MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2125">2125</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="445Vec" title='Vec' data-type='llvm::Register' data-ref="445Vec" data-ref-filename="445Vec">Vec</dfn> = <a class="local col9 ref" href="#439MI" title='MI' data-ref="439MI" data-ref-filename="439MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2126">2126</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="446Ins" title='Ins' data-type='llvm::Register' data-ref="446Ins" data-ref-filename="446Ins">Ins</dfn> = <a class="local col9 ref" href="#439MI" title='MI' data-ref="439MI" data-ref-filename="439MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2127">2127</th><td></td></tr>
<tr><th id="2128">2128</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="447VecTy" title='VecTy' data-type='llvm::LLT' data-ref="447VecTy" data-ref-filename="447VecTy">VecTy</dfn> = <a class="local col0 ref" href="#440MRI" title='MRI' data-ref="440MRI" data-ref-filename="440MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#445Vec" title='Vec' data-ref="445Vec" data-ref-filename="445Vec">Vec</a>);</td></tr>
<tr><th id="2129">2129</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="448EltTy" title='EltTy' data-type='llvm::LLT' data-ref="448EltTy" data-ref-filename="448EltTy">EltTy</dfn> = <a class="local col7 ref" href="#447VecTy" title='VecTy' data-ref="447VecTy" data-ref-filename="447VecTy">VecTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="2130">2130</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(EltTy == MRI.getType(Ins));</td></tr>
<tr><th id="2131">2131</th><td></td></tr>
<tr><th id="2132">2132</th><td>  <b>if</b> (<a class="local col3 ref" href="#443IdxVal" title='IdxVal' data-ref="443IdxVal" data-ref-filename="443IdxVal">IdxVal</a> &lt; <a class="local col7 ref" href="#447VecTy" title='VecTy' data-ref="447VecTy" data-ref-filename="447VecTy">VecTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>())</td></tr>
<tr><th id="2133">2133</th><td>    <a class="local col1 ref" href="#441B" title='B' data-ref="441B" data-ref-filename="441B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildInsertERKNS_5DstOpERKNS_5SrcOpES6_j" title='llvm::MachineIRBuilder::buildInsert' data-ref="_ZN4llvm16MachineIRBuilder11buildInsertERKNS_5DstOpERKNS_5SrcOpES6_j" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildInsertERKNS_5DstOpERKNS_5SrcOpES6_j">buildInsert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#444Dst" title='Dst' data-ref="444Dst" data-ref-filename="444Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#445Vec" title='Vec' data-ref="445Vec" data-ref-filename="445Vec">Vec</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#446Ins" title='Ins' data-ref="446Ins" data-ref-filename="446Ins">Ins</a>, <a class="local col3 ref" href="#443IdxVal" title='IdxVal' data-ref="443IdxVal" data-ref-filename="443IdxVal">IdxVal</a> * <a class="local col8 ref" href="#448EltTy" title='EltTy' data-ref="448EltTy" data-ref-filename="448EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>());</td></tr>
<tr><th id="2134">2134</th><td>  <b>else</b></td></tr>
<tr><th id="2135">2135</th><td>    <a class="local col1 ref" href="#441B" title='B' data-ref="441B" data-ref-filename="441B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#444Dst" title='Dst' data-ref="444Dst" data-ref-filename="444Dst">Dst</a>);</td></tr>
<tr><th id="2136">2136</th><td></td></tr>
<tr><th id="2137">2137</th><td>  <a class="local col9 ref" href="#439MI" title='MI' data-ref="439MI" data-ref-filename="439MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2138">2138</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2139">2139</th><td>}</td></tr>
<tr><th id="2140">2140</th><td></td></tr>
<tr><th id="2141">2141</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo21legalizeShuffleVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeShuffleVector' data-ref="_ZNK4llvm19AMDGPULegalizerInfo21legalizeShuffleVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo21legalizeShuffleVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeShuffleVector</dfn>(</td></tr>
<tr><th id="2142">2142</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="449MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="449MI" data-ref-filename="449MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="450MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="450MRI" data-ref-filename="450MRI">MRI</dfn>,</td></tr>
<tr><th id="2143">2143</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="451B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="451B" data-ref-filename="451B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="2144">2144</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="452V2S16" title='V2S16' data-type='const llvm::LLT' data-ref="452V2S16" data-ref-filename="452V2S16">V2S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>16</var>);</td></tr>
<tr><th id="2145">2145</th><td></td></tr>
<tr><th id="2146">2146</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="453Dst" title='Dst' data-type='llvm::Register' data-ref="453Dst" data-ref-filename="453Dst">Dst</dfn> = <a class="local col9 ref" href="#449MI" title='MI' data-ref="449MI" data-ref-filename="449MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2147">2147</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="454Src0" title='Src0' data-type='llvm::Register' data-ref="454Src0" data-ref-filename="454Src0">Src0</dfn> = <a class="local col9 ref" href="#449MI" title='MI' data-ref="449MI" data-ref-filename="449MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2148">2148</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="455DstTy" title='DstTy' data-type='llvm::LLT' data-ref="455DstTy" data-ref-filename="455DstTy">DstTy</dfn> = <a class="local col0 ref" href="#450MRI" title='MRI' data-ref="450MRI" data-ref-filename="450MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#453Dst" title='Dst' data-ref="453Dst" data-ref-filename="453Dst">Dst</a>);</td></tr>
<tr><th id="2149">2149</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="456SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="456SrcTy" data-ref-filename="456SrcTy">SrcTy</dfn> = <a class="local col0 ref" href="#450MRI" title='MRI' data-ref="450MRI" data-ref-filename="450MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#454Src0" title='Src0' data-ref="454Src0" data-ref-filename="454Src0">Src0</a>);</td></tr>
<tr><th id="2150">2150</th><td></td></tr>
<tr><th id="2151">2151</th><td>  <b>if</b> (<a class="local col6 ref" href="#456SrcTy" title='SrcTy' data-ref="456SrcTy" data-ref-filename="456SrcTy">SrcTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col2 ref" href="#452V2S16" title='V2S16' data-ref="452V2S16" data-ref-filename="452V2S16">V2S16</a> &amp;&amp; <a class="local col5 ref" href="#455DstTy" title='DstTy' data-ref="455DstTy" data-ref-filename="455DstTy">DstTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col2 ref" href="#452V2S16" title='V2S16' data-ref="452V2S16" data-ref-filename="452V2S16">V2S16</a> &amp;&amp;</td></tr>
<tr><th id="2152">2152</th><td>      <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGlobalISelUtils.h.html#_ZN4llvm6AMDGPU23isLegalVOP3PShuffleMaskENS_8ArrayRefIiEE" title='llvm::AMDGPU::isLegalVOP3PShuffleMask' data-ref="_ZN4llvm6AMDGPU23isLegalVOP3PShuffleMaskENS_8ArrayRefIiEE" data-ref-filename="_ZN4llvm6AMDGPU23isLegalVOP3PShuffleMaskENS_8ArrayRefIiEE">isLegalVOP3PShuffleMask</a>(<a class="local col9 ref" href="#449MI" title='MI' data-ref="449MI" data-ref-filename="449MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getShuffleMaskEv" title='llvm::MachineOperand::getShuffleMask' data-ref="_ZNK4llvm14MachineOperand14getShuffleMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand14getShuffleMaskEv">getShuffleMask</a>()))</td></tr>
<tr><th id="2153">2153</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2154">2154</th><td></td></tr>
<tr><th id="2155">2155</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col7 decl" id="457HelperBuilder" title='HelperBuilder' data-type='llvm::MachineIRBuilder' data-ref="457HelperBuilder" data-ref-filename="457HelperBuilder">HelperBuilder</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col9 ref" href="#449MI" title='MI' data-ref="449MI" data-ref-filename="449MI">MI</a>);</td></tr>
<tr><th id="2156">2156</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelObserverWrapper" title='llvm::GISelObserverWrapper' data-ref="llvm::GISelObserverWrapper" data-ref-filename="llvm..GISelObserverWrapper">GISelObserverWrapper</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#_ZN4llvm20GISelObserverWrapperC1Ev" title='llvm::GISelObserverWrapper::GISelObserverWrapper' data-ref="_ZN4llvm20GISelObserverWrapperC1Ev" data-ref-filename="_ZN4llvm20GISelObserverWrapperC1Ev"></a><dfn class="local col8 decl" id="458DummyObserver" title='DummyObserver' data-type='llvm::GISelObserverWrapper' data-ref="458DummyObserver" data-ref-filename="458DummyObserver">DummyObserver</dfn>;</td></tr>
<tr><th id="2157">2157</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> <dfn class="local col9 decl" id="459Helper" title='Helper' data-type='llvm::LegalizerHelper' data-ref="459Helper" data-ref-filename="459Helper">Helper</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" title='llvm::LegalizerHelper::LegalizerHelper' data-ref="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" data-ref-filename="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE">(</a><a class="local col1 ref" href="#451B" title='B' data-ref="451B" data-ref-filename="451B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>(), <a class="local col8 ref" href="#458DummyObserver" title='DummyObserver' data-ref="458DummyObserver" data-ref-filename="458DummyObserver">DummyObserver</a>, <a class="local col7 ref" href="#457HelperBuilder" title='HelperBuilder' data-ref="457HelperBuilder" data-ref-filename="457HelperBuilder">HelperBuilder</a>);</td></tr>
<tr><th id="2158">2158</th><td>  <b>return</b> <a class="local col9 ref" href="#459Helper" title='Helper' data-ref="459Helper" data-ref-filename="459Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelper18lowerShuffleVectorERNS_12MachineInstrE" title='llvm::LegalizerHelper::lowerShuffleVector' data-ref="_ZN4llvm15LegalizerHelper18lowerShuffleVectorERNS_12MachineInstrE" data-ref-filename="_ZN4llvm15LegalizerHelper18lowerShuffleVectorERNS_12MachineInstrE">lowerShuffleVector</a>(<span class='refarg'><a class="local col9 ref" href="#449MI" title='MI' data-ref="449MI" data-ref-filename="449MI">MI</a></span>) == <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a>::<a class="enum" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::Legalized" title='llvm::LegalizerHelper::Legalized' data-ref="llvm::LegalizerHelper::Legalized" data-ref-filename="llvm..LegalizerHelper..Legalized">Legalized</a>;</td></tr>
<tr><th id="2159">2159</th><td>}</td></tr>
<tr><th id="2160">2160</th><td></td></tr>
<tr><th id="2161">2161</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo14legalizeSinCosERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeSinCos' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeSinCosERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeSinCosERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeSinCos</dfn>(</td></tr>
<tr><th id="2162">2162</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="460MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="460MI" data-ref-filename="460MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="461MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="461MRI" data-ref-filename="461MRI">MRI</dfn>,</td></tr>
<tr><th id="2163">2163</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="462B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="462B" data-ref-filename="462B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="2164">2164</th><td></td></tr>
<tr><th id="2165">2165</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="463DstReg" title='DstReg' data-type='llvm::Register' data-ref="463DstReg" data-ref-filename="463DstReg">DstReg</dfn> = <a class="local col0 ref" href="#460MI" title='MI' data-ref="460MI" data-ref-filename="460MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2166">2166</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="464SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="464SrcReg" data-ref-filename="464SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#460MI" title='MI' data-ref="460MI" data-ref-filename="460MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2167">2167</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="465Ty" title='Ty' data-type='llvm::LLT' data-ref="465Ty" data-ref-filename="465Ty">Ty</dfn> = <a class="local col1 ref" href="#461MRI" title='MRI' data-ref="461MRI" data-ref-filename="461MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#463DstReg" title='DstReg' data-ref="463DstReg" data-ref-filename="463DstReg">DstReg</a>);</td></tr>
<tr><th id="2168">2168</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="466Flags" title='Flags' data-type='unsigned int' data-ref="466Flags" data-ref-filename="466Flags">Flags</dfn> = <a class="local col0 ref" href="#460MI" title='MI' data-ref="460MI" data-ref-filename="460MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="2169">2169</th><td></td></tr>
<tr><th id="2170">2170</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col7 decl" id="467TrigVal" title='TrigVal' data-type='llvm::Register' data-ref="467TrigVal" data-ref-filename="467TrigVal">TrigVal</dfn>;</td></tr>
<tr><th id="2171">2171</th><td>  <em>auto</em> <dfn class="local col8 decl" id="468OneOver2Pi" title='OneOver2Pi' data-type='llvm::MachineInstrBuilder' data-ref="468OneOver2Pi" data-ref-filename="468OneOver2Pi">OneOver2Pi</dfn> = <a class="local col2 ref" href="#462B" title='B' data-ref="462B" data-ref-filename="462B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#465Ty" title='Ty' data-ref="465Ty" data-ref-filename="465Ty">Ty</a>, <var>0.5</var> * <span class="namespace">numbers::</span><a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#llvm::numbers::inv_pi" title='llvm::numbers::inv_pi' data-ref="llvm::numbers::inv_pi" data-ref-filename="llvm..numbers..inv_pi">inv_pi</a>);</td></tr>
<tr><th id="2172">2172</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget19hasTrigReducedRangeEv" title='llvm::AMDGPUSubtarget::hasTrigReducedRange' data-ref="_ZNK4llvm15AMDGPUSubtarget19hasTrigReducedRangeEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget19hasTrigReducedRangeEv">hasTrigReducedRange</a>()) {</td></tr>
<tr><th id="2173">2173</th><td>    <em>auto</em> <dfn class="local col9 decl" id="469MulVal" title='MulVal' data-type='llvm::MachineInstrBuilder' data-ref="469MulVal" data-ref-filename="469MulVal">MulVal</dfn> = <a class="local col2 ref" href="#462B" title='B' data-ref="462B" data-ref-filename="462B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#465Ty" title='Ty' data-ref="465Ty" data-ref-filename="465Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#464SrcReg" title='SrcReg' data-ref="464SrcReg" data-ref-filename="464SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#468OneOver2Pi" title='OneOver2Pi' data-ref="468OneOver2Pi" data-ref-filename="468OneOver2Pi">OneOver2Pi</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col6 ref" href="#466Flags" title='Flags' data-ref="466Flags" data-ref-filename="466Flags">Flags</a>);</td></tr>
<tr><th id="2174">2174</th><td>    <a class="local col7 ref" href="#467TrigVal" title='TrigVal' data-ref="467TrigVal" data-ref-filename="467TrigVal">TrigVal</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#462B" title='B' data-ref="462B" data-ref-filename="462B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_fract" title='llvm::Intrinsic::amdgcn_fract' data-ref="llvm::Intrinsic::amdgcn_fract" data-ref-filename="llvm..Intrinsic..amdgcn_fract">amdgcn_fract</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#465Ty" title='Ty' data-ref="465Ty" data-ref-filename="465Ty">Ty</a>}, <b>false</b>)</td></tr>
<tr><th id="2175">2175</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col9 ref" href="#469MulVal" title='MulVal' data-ref="469MulVal" data-ref-filename="469MulVal">MulVal</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="2176">2176</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col6 ref" href="#466Flags" title='Flags' data-ref="466Flags" data-ref-filename="466Flags">Flags</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2177">2177</th><td>  } <b>else</b></td></tr>
<tr><th id="2178">2178</th><td>    <a class="local col7 ref" href="#467TrigVal" title='TrigVal' data-ref="467TrigVal" data-ref-filename="467TrigVal">TrigVal</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#462B" title='B' data-ref="462B" data-ref-filename="462B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#465Ty" title='Ty' data-ref="465Ty" data-ref-filename="465Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#464SrcReg" title='SrcReg' data-ref="464SrcReg" data-ref-filename="464SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#468OneOver2Pi" title='OneOver2Pi' data-ref="468OneOver2Pi" data-ref-filename="468OneOver2Pi">OneOver2Pi</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col6 ref" href="#466Flags" title='Flags' data-ref="466Flags" data-ref-filename="466Flags">Flags</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2179">2179</th><td></td></tr>
<tr><th id="2180">2180</th><td>  <span class="namespace">Intrinsic::</span><a class="typedef" href="../../../include/llvm/IR/Intrinsics.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-type='unsigned int' data-ref="llvm::Intrinsic::ID" data-ref-filename="llvm..Intrinsic..ID">ID</a> <dfn class="local col0 decl" id="470TrigIntrin" title='TrigIntrin' data-type='Intrinsic::ID' data-ref="470TrigIntrin" data-ref-filename="470TrigIntrin">TrigIntrin</dfn> = <a class="local col0 ref" href="#460MI" title='MI' data-ref="460MI" data-ref-filename="460MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FSIN" title='llvm::AMDGPU::G_FSIN' data-ref="llvm::AMDGPU::G_FSIN" data-ref-filename="llvm..AMDGPU..G_FSIN">G_FSIN</a> ?</td></tr>
<tr><th id="2181">2181</th><td>    <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_sin" title='llvm::Intrinsic::amdgcn_sin' data-ref="llvm::Intrinsic::amdgcn_sin" data-ref-filename="llvm..Intrinsic..amdgcn_sin">amdgcn_sin</a> : <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_cos" title='llvm::Intrinsic::amdgcn_cos' data-ref="llvm::Intrinsic::amdgcn_cos" data-ref-filename="llvm..Intrinsic..amdgcn_cos">amdgcn_cos</a>;</td></tr>
<tr><th id="2182">2182</th><td>  <a class="local col2 ref" href="#462B" title='B' data-ref="462B" data-ref-filename="462B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb">buildIntrinsic</a>(<a class="local col0 ref" href="#470TrigIntrin" title='TrigIntrin' data-ref="470TrigIntrin" data-ref-filename="470TrigIntrin">TrigIntrin</a>, <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERKT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERKT_" data-ref-filename="_ZN4llvm12makeArrayRefERKT_">makeArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt;(<a class="local col3 ref" href="#463DstReg" title='DstReg' data-ref="463DstReg" data-ref-filename="463DstReg">DstReg</a>), <b>false</b>)</td></tr>
<tr><th id="2183">2183</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#467TrigVal" title='TrigVal' data-ref="467TrigVal" data-ref-filename="467TrigVal">TrigVal</a>)</td></tr>
<tr><th id="2184">2184</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col6 ref" href="#466Flags" title='Flags' data-ref="466Flags" data-ref-filename="466Flags">Flags</a>);</td></tr>
<tr><th id="2185">2185</th><td>  <a class="local col0 ref" href="#460MI" title='MI' data-ref="460MI" data-ref-filename="460MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2186">2186</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2187">2187</th><td>}</td></tr>
<tr><th id="2188">2188</th><td></td></tr>
<tr><th id="2189">2189</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo23buildPCRelGlobalAddressENS_8RegisterENS_3LLTERNS_16MachineIRBuilderEPKNS_11GlobalValueElj" title='llvm::AMDGPULegalizerInfo::buildPCRelGlobalAddress' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23buildPCRelGlobalAddressENS_8RegisterENS_3LLTERNS_16MachineIRBuilderEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23buildPCRelGlobalAddressENS_8RegisterENS_3LLTERNS_16MachineIRBuilderEPKNS_11GlobalValueElj">buildPCRelGlobalAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="471DstReg" title='DstReg' data-type='llvm::Register' data-ref="471DstReg" data-ref-filename="471DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="472PtrTy" title='PtrTy' data-type='llvm::LLT' data-ref="472PtrTy" data-ref-filename="472PtrTy">PtrTy</dfn>,</td></tr>
<tr><th id="2190">2190</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="473B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="473B" data-ref-filename="473B">B</dfn>,</td></tr>
<tr><th id="2191">2191</th><td>                                                  <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col4 decl" id="474GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="474GV" data-ref-filename="474GV">GV</dfn>,</td></tr>
<tr><th id="2192">2192</th><td>                                                  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="475Offset" title='Offset' data-type='int64_t' data-ref="475Offset" data-ref-filename="475Offset">Offset</dfn>,</td></tr>
<tr><th id="2193">2193</th><td>                                                  <em>unsigned</em> <dfn class="local col6 decl" id="476GAFlags" title='GAFlags' data-type='unsigned int' data-ref="476GAFlags" data-ref-filename="476GAFlags">GAFlags</dfn>) <em>const</em> {</td></tr>
<tr><th id="2194">2194</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isInt&lt;<var>32</var>&gt;(Offset + <var>4</var>) &amp;&amp; <q>"32-bit offset is expected!"</q>);</td></tr>
<tr><th id="2195">2195</th><td>  <i>// In order to support pc-relative addressing, SI_PC_ADD_REL_OFFSET is lowered</i></td></tr>
<tr><th id="2196">2196</th><td><i>  // to the following code sequence:</i></td></tr>
<tr><th id="2197">2197</th><td><i>  //</i></td></tr>
<tr><th id="2198">2198</th><td><i>  // For constant address space:</i></td></tr>
<tr><th id="2199">2199</th><td><i>  //   s_getpc_b64 s[0:1]</i></td></tr>
<tr><th id="2200">2200</th><td><i>  //   s_add_u32 s0, s0, $symbol</i></td></tr>
<tr><th id="2201">2201</th><td><i>  //   s_addc_u32 s1, s1, 0</i></td></tr>
<tr><th id="2202">2202</th><td><i>  //</i></td></tr>
<tr><th id="2203">2203</th><td><i>  //   s_getpc_b64 returns the address of the s_add_u32 instruction and then</i></td></tr>
<tr><th id="2204">2204</th><td><i>  //   a fixup or relocation is emitted to replace $symbol with a literal</i></td></tr>
<tr><th id="2205">2205</th><td><i>  //   constant, which is a pc-relative offset from the encoding of the $symbol</i></td></tr>
<tr><th id="2206">2206</th><td><i>  //   operand to the global variable.</i></td></tr>
<tr><th id="2207">2207</th><td><i>  //</i></td></tr>
<tr><th id="2208">2208</th><td><i>  // For global address space:</i></td></tr>
<tr><th id="2209">2209</th><td><i>  //   s_getpc_b64 s[0:1]</i></td></tr>
<tr><th id="2210">2210</th><td><i>  //   s_add_u32 s0, s0, $symbol@{gotpc}rel32@lo</i></td></tr>
<tr><th id="2211">2211</th><td><i>  //   s_addc_u32 s1, s1, $symbol@{gotpc}rel32@hi</i></td></tr>
<tr><th id="2212">2212</th><td><i>  //</i></td></tr>
<tr><th id="2213">2213</th><td><i>  //   s_getpc_b64 returns the address of the s_add_u32 instruction and then</i></td></tr>
<tr><th id="2214">2214</th><td><i>  //   fixups or relocations are emitted to replace $symbol@*@lo and</i></td></tr>
<tr><th id="2215">2215</th><td><i>  //   $symbol@*@hi with lower 32 bits and higher 32 bits of a literal constant,</i></td></tr>
<tr><th id="2216">2216</th><td><i>  //   which is a 64-bit pc-relative offset from the encoding of the $symbol</i></td></tr>
<tr><th id="2217">2217</th><td><i>  //   operand to the global variable.</i></td></tr>
<tr><th id="2218">2218</th><td><i>  //</i></td></tr>
<tr><th id="2219">2219</th><td><i>  // What we want here is an offset from the value returned by s_getpc</i></td></tr>
<tr><th id="2220">2220</th><td><i>  // (which is the address of the s_add_u32 instruction) to the global</i></td></tr>
<tr><th id="2221">2221</th><td><i>  // variable, but since the encoding of $symbol starts 4 bytes after the start</i></td></tr>
<tr><th id="2222">2222</th><td><i>  // of the s_add_u32 instruction, we end up with an offset that is 4 bytes too</i></td></tr>
<tr><th id="2223">2223</th><td><i>  // small. This requires us to add 4 to the global variable offset in order to</i></td></tr>
<tr><th id="2224">2224</th><td><i>  // compute the correct address. Similarly for the s_addc_u32 instruction, the</i></td></tr>
<tr><th id="2225">2225</th><td><i>  // encoding of $symbol starts 12 bytes after the start of the s_add_u32</i></td></tr>
<tr><th id="2226">2226</th><td><i>  // instruction.</i></td></tr>
<tr><th id="2227">2227</th><td></td></tr>
<tr><th id="2228">2228</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="477ConstPtrTy" title='ConstPtrTy' data-type='llvm::LLT' data-ref="477ConstPtrTy" data-ref-filename="477ConstPtrTy">ConstPtrTy</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>, <var>64</var>);</td></tr>
<tr><th id="2229">2229</th><td></td></tr>
<tr><th id="2230">2230</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="478PCReg" title='PCReg' data-type='llvm::Register' data-ref="478PCReg" data-ref-filename="478PCReg">PCReg</dfn> = <a class="local col2 ref" href="#472PtrTy" title='PtrTy' data-ref="472PtrTy" data-ref-filename="472PtrTy">PtrTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <var>32</var> ? <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#471DstReg" title='DstReg' data-ref="471DstReg" data-ref-filename="471DstReg">DstReg</a> :</td></tr>
<tr><th id="2231">2231</th><td>    <a class="local col3 ref" href="#473B" title='B' data-ref="473B" data-ref-filename="473B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#477ConstPtrTy" title='ConstPtrTy' data-ref="477ConstPtrTy" data-ref-filename="477ConstPtrTy">ConstPtrTy</a>);</td></tr>
<tr><th id="2232">2232</th><td></td></tr>
<tr><th id="2233">2233</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="479MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="479MIB" data-ref-filename="479MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col3 ref" href="#473B" title='B' data-ref="473B" data-ref-filename="473B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_PC_ADD_REL_OFFSET" title='llvm::AMDGPU::SI_PC_ADD_REL_OFFSET' data-ref="llvm::AMDGPU::SI_PC_ADD_REL_OFFSET" data-ref-filename="llvm..AMDGPU..SI_PC_ADD_REL_OFFSET">SI_PC_ADD_REL_OFFSET</a>)</td></tr>
<tr><th id="2234">2234</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#478PCReg" title='PCReg' data-ref="478PCReg" data-ref-filename="478PCReg">PCReg</a>);</td></tr>
<tr><th id="2235">2235</th><td></td></tr>
<tr><th id="2236">2236</th><td>  <a class="local col9 ref" href="#479MIB" title='MIB' data-ref="479MIB" data-ref-filename="479MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col4 ref" href="#474GV" title='GV' data-ref="474GV" data-ref-filename="474GV">GV</a>, <a class="local col5 ref" href="#475Offset" title='Offset' data-ref="475Offset" data-ref-filename="475Offset">Offset</a> + <var>4</var>, <a class="local col6 ref" href="#476GAFlags" title='GAFlags' data-ref="476GAFlags" data-ref-filename="476GAFlags">GAFlags</a>);</td></tr>
<tr><th id="2237">2237</th><td>  <b>if</b> (<a class="local col6 ref" href="#476GAFlags" title='GAFlags' data-ref="476GAFlags" data-ref-filename="476GAFlags">GAFlags</a> == <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_NONE" title='llvm::SIInstrInfo::MO_NONE' data-ref="llvm::SIInstrInfo::MO_NONE" data-ref-filename="llvm..SIInstrInfo..MO_NONE">MO_NONE</a>)</td></tr>
<tr><th id="2238">2238</th><td>    <a class="local col9 ref" href="#479MIB" title='MIB' data-ref="479MIB" data-ref-filename="479MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="2239">2239</th><td>  <b>else</b></td></tr>
<tr><th id="2240">2240</th><td>    <a class="local col9 ref" href="#479MIB" title='MIB' data-ref="479MIB" data-ref-filename="479MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col4 ref" href="#474GV" title='GV' data-ref="474GV" data-ref-filename="474GV">GV</a>, <a class="local col5 ref" href="#475Offset" title='Offset' data-ref="475Offset" data-ref-filename="475Offset">Offset</a> + <var>12</var>, <a class="local col6 ref" href="#476GAFlags" title='GAFlags' data-ref="476GAFlags" data-ref-filename="476GAFlags">GAFlags</a> + <var>1</var>);</td></tr>
<tr><th id="2241">2241</th><td></td></tr>
<tr><th id="2242">2242</th><td>  <a class="local col3 ref" href="#473B" title='B' data-ref="473B" data-ref-filename="473B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#478PCReg" title='PCReg' data-ref="478PCReg" data-ref-filename="478PCReg">PCReg</a>, &amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SReg_64RegClass" title='llvm::AMDGPU::SReg_64RegClass' data-ref="llvm::AMDGPU::SReg_64RegClass" data-ref-filename="llvm..AMDGPU..SReg_64RegClass">SReg_64RegClass</a>);</td></tr>
<tr><th id="2243">2243</th><td></td></tr>
<tr><th id="2244">2244</th><td>  <b>if</b> (<a class="local col2 ref" href="#472PtrTy" title='PtrTy' data-ref="472PtrTy" data-ref-filename="472PtrTy">PtrTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var>)</td></tr>
<tr><th id="2245">2245</th><td>    <a class="local col3 ref" href="#473B" title='B' data-ref="473B" data-ref-filename="473B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" title='llvm::MachineIRBuilder::buildExtract' data-ref="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm">buildExtract</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#471DstReg" title='DstReg' data-ref="471DstReg" data-ref-filename="471DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#478PCReg" title='PCReg' data-ref="478PCReg" data-ref-filename="478PCReg">PCReg</a>, <var>0</var>);</td></tr>
<tr><th id="2246">2246</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2247">2247</th><td> }</td></tr>
<tr><th id="2248">2248</th><td></td></tr>
<tr><th id="2249">2249</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo19legalizeGlobalValueERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeGlobalValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeGlobalValueERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeGlobalValueERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeGlobalValue</dfn>(</td></tr>
<tr><th id="2250">2250</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="480MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="480MI" data-ref-filename="480MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="481MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="481MRI" data-ref-filename="481MRI">MRI</dfn>,</td></tr>
<tr><th id="2251">2251</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="482B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="482B" data-ref-filename="482B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="2252">2252</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="483DstReg" title='DstReg' data-type='llvm::Register' data-ref="483DstReg" data-ref-filename="483DstReg">DstReg</dfn> = <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2253">2253</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="484Ty" title='Ty' data-type='llvm::LLT' data-ref="484Ty" data-ref-filename="484Ty">Ty</dfn> = <a class="local col1 ref" href="#481MRI" title='MRI' data-ref="481MRI" data-ref-filename="481MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#483DstReg" title='DstReg' data-ref="483DstReg" data-ref-filename="483DstReg">DstReg</a>);</td></tr>
<tr><th id="2254">2254</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="485AS" title='AS' data-type='unsigned int' data-ref="485AS" data-ref-filename="485AS">AS</dfn> = <a class="local col4 ref" href="#484Ty" title='Ty' data-ref="484Ty" data-ref-filename="484Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv" data-ref-filename="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="2255">2255</th><td></td></tr>
<tr><th id="2256">2256</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col6 decl" id="486GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="486GV" data-ref-filename="486GV">GV</dfn> = <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="2257">2257</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="487MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="487MF" data-ref-filename="487MF">MF</dfn> = <a class="local col2 ref" href="#482B" title='B' data-ref="482B" data-ref-filename="482B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="2258">2258</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col8 decl" id="488MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="488MFI" data-ref-filename="488MFI">MFI</dfn> = <a class="local col7 ref" href="#487MF" title='MF' data-ref="487MF" data-ref-filename="487MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="2259">2259</th><td></td></tr>
<tr><th id="2260">2260</th><td>  <b>if</b> (<a class="local col5 ref" href="#485AS" title='AS' data-ref="485AS" data-ref-filename="485AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::LOCAL_ADDRESS" title='llvm::AMDGPUAS::LOCAL_ADDRESS' data-ref="llvm::AMDGPUAS::LOCAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..LOCAL_ADDRESS">LOCAL_ADDRESS</a> || <a class="local col5 ref" href="#485AS" title='AS' data-ref="485AS" data-ref-filename="485AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::REGION_ADDRESS" title='llvm::AMDGPUAS::REGION_ADDRESS' data-ref="llvm::AMDGPUAS::REGION_ADDRESS" data-ref-filename="llvm..AMDGPUAS..REGION_ADDRESS">REGION_ADDRESS</a>) {</td></tr>
<tr><th id="2261">2261</th><td>    <b>if</b> (!<a class="local col8 ref" href="#488MFI" title='MFI' data-ref="488MFI" data-ref-filename="488MFI">MFI</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction21isModuleEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isModuleEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction21isModuleEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction21isModuleEntryFunctionEv">isModuleEntryFunction</a>()) {</td></tr>
<tr><th id="2262">2262</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col9 decl" id="489Fn" title='Fn' data-type='const llvm::Function &amp;' data-ref="489Fn" data-ref-filename="489Fn">Fn</dfn> = <a class="local col7 ref" href="#487MF" title='MF' data-ref="487MF" data-ref-filename="487MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="2263">2263</th><td>      <a class="type" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticInfoUnsupported" title='llvm::DiagnosticInfoUnsupported' data-ref="llvm::DiagnosticInfoUnsupported" data-ref-filename="llvm..DiagnosticInfoUnsupported">DiagnosticInfoUnsupported</a> <dfn class="local col0 decl" id="490BadLDSDecl" title='BadLDSDecl' data-type='llvm::DiagnosticInfoUnsupported' data-ref="490BadLDSDecl" data-ref-filename="490BadLDSDecl">BadLDSDecl</dfn><a class="ref fn" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" title='llvm::DiagnosticInfoUnsupported::DiagnosticInfoUnsupported' data-ref="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" data-ref-filename="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE">(</a></td></tr>
<tr><th id="2264">2264</th><td>        <a class="local col9 ref" href="#489Fn" title='Fn' data-ref="489Fn" data-ref-filename="489Fn">Fn</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"local memory global used by non-kernel function"</q>, <a class="ref fn fake" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" title='llvm::DiagnosticLocation::DiagnosticLocation' data-ref="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" data-ref-filename="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE"></a><a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="2265">2265</th><td>        <a class="enum" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DS_Warning" title='llvm::DS_Warning' data-ref="llvm::DS_Warning" data-ref-filename="llvm..DS_Warning">DS_Warning</a>);</td></tr>
<tr><th id="2266">2266</th><td>      <a class="local col9 ref" href="#489Fn" title='Fn' data-ref="489Fn" data-ref-filename="489Fn">Fn</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>().<a class="ref fn" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" title='llvm::LLVMContext::diagnose' data-ref="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" data-ref-filename="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE">diagnose</a>(<a class="local col0 ref" href="#490BadLDSDecl" title='BadLDSDecl' data-ref="490BadLDSDecl" data-ref-filename="490BadLDSDecl">BadLDSDecl</a>);</td></tr>
<tr><th id="2267">2267</th><td></td></tr>
<tr><th id="2268">2268</th><td>      <i>// We currently don't have a way to correctly allocate LDS objects that</i></td></tr>
<tr><th id="2269">2269</th><td><i>      // aren't directly associated with a kernel. We do force inlining of</i></td></tr>
<tr><th id="2270">2270</th><td><i>      // functions that use local objects. However, if these dead functions are</i></td></tr>
<tr><th id="2271">2271</th><td><i>      // not eliminated, we don't want a compile time error. Just emit a warning</i></td></tr>
<tr><th id="2272">2272</th><td><i>      // and a trap, since there should be no callable path here.</i></td></tr>
<tr><th id="2273">2273</th><td>      <a class="local col2 ref" href="#482B" title='B' data-ref="482B" data-ref-filename="482B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::trap" title='llvm::Intrinsic::trap' data-ref="llvm::Intrinsic::trap" data-ref-filename="llvm..Intrinsic..trap">trap</a>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt;<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">(</a>), <b>true</b>);</td></tr>
<tr><th id="2274">2274</th><td>      <a class="local col2 ref" href="#482B" title='B' data-ref="482B" data-ref-filename="482B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#483DstReg" title='DstReg' data-ref="483DstReg" data-ref-filename="483DstReg">DstReg</a>);</td></tr>
<tr><th id="2275">2275</th><td>      <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2276">2276</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2277">2277</th><td>    }</td></tr>
<tr><th id="2278">2278</th><td></td></tr>
<tr><th id="2279">2279</th><td>    <i>// TODO: We could emit code to handle the initialization somewhere.</i></td></tr>
<tr><th id="2280">2280</th><td>    <b>if</b> (!<a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering" data-ref-filename="llvm..AMDGPUTargetLowering">AMDGPUTargetLowering</a>::<a class="ref fn" href="AMDGPUISelLowering.h.html#_ZN4llvm20AMDGPUTargetLowering21hasDefinedInitializerEPKNS_11GlobalValueE" title='llvm::AMDGPUTargetLowering::hasDefinedInitializer' data-ref="_ZN4llvm20AMDGPUTargetLowering21hasDefinedInitializerEPKNS_11GlobalValueE" data-ref-filename="_ZN4llvm20AMDGPUTargetLowering21hasDefinedInitializerEPKNS_11GlobalValueE">hasDefinedInitializer</a>(<a class="local col6 ref" href="#486GV" title='GV' data-ref="486GV" data-ref-filename="486GV">GV</a>)) {</td></tr>
<tr><th id="2281">2281</th><td>      <em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a> *<dfn class="local col1 decl" id="491TLI" title='TLI' data-type='const llvm::SITargetLowering *' data-ref="491TLI" data-ref-filename="491TLI">TLI</dfn> = <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17getTargetLoweringEv" title='llvm::GCNSubtarget::getTargetLowering' data-ref="_ZNK4llvm12GCNSubtarget17getTargetLoweringEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="2282">2282</th><td>      <b>if</b> (!<a class="local col1 ref" href="#491TLI" title='TLI' data-ref="491TLI" data-ref-filename="491TLI">TLI</a>-&gt;<a class="ref fn" href="SIISelLowering.h.html#_ZNK4llvm16SITargetLowering24shouldUseLDSConstAddressEPKNS_11GlobalValueE" title='llvm::SITargetLowering::shouldUseLDSConstAddress' data-ref="_ZNK4llvm16SITargetLowering24shouldUseLDSConstAddressEPKNS_11GlobalValueE" data-ref-filename="_ZNK4llvm16SITargetLowering24shouldUseLDSConstAddressEPKNS_11GlobalValueE">shouldUseLDSConstAddress</a>(<a class="local col6 ref" href="#486GV" title='GV' data-ref="486GV" data-ref-filename="486GV">GV</a>)) {</td></tr>
<tr><th id="2283">2283</th><td>        <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj" data-ref-filename="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_ABS32_LO" title='llvm::SIInstrInfo::MO_ABS32_LO' data-ref="llvm::SIInstrInfo::MO_ABS32_LO" data-ref-filename="llvm..SIInstrInfo..MO_ABS32_LO">MO_ABS32_LO</a>);</td></tr>
<tr><th id="2284">2284</th><td>        <b>return</b> <b>true</b>; <i>// Leave in place;</i></td></tr>
<tr><th id="2285">2285</th><td>      }</td></tr>
<tr><th id="2286">2286</th><td></td></tr>
<tr><th id="2287">2287</th><td>      <b>if</b> (<a class="local col5 ref" href="#485AS" title='AS' data-ref="485AS" data-ref-filename="485AS">AS</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::LOCAL_ADDRESS" title='llvm::AMDGPUAS::LOCAL_ADDRESS' data-ref="llvm::AMDGPUAS::LOCAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..LOCAL_ADDRESS">LOCAL_ADDRESS</a> &amp;&amp; <a class="local col6 ref" href="#486GV" title='GV' data-ref="486GV" data-ref-filename="486GV">GV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue18hasExternalLinkageEv" title='llvm::GlobalValue::hasExternalLinkage' data-ref="_ZNK4llvm11GlobalValue18hasExternalLinkageEv" data-ref-filename="_ZNK4llvm11GlobalValue18hasExternalLinkageEv">hasExternalLinkage</a>()) {</td></tr>
<tr><th id="2288">2288</th><td>        <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col2 decl" id="492Ty" title='Ty' data-type='llvm::Type *' data-ref="492Ty" data-ref-filename="492Ty">Ty</dfn> = <a class="local col6 ref" href="#486GV" title='GV' data-ref="486GV" data-ref-filename="486GV">GV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue12getValueTypeEv" title='llvm::GlobalValue::getValueType' data-ref="_ZNK4llvm11GlobalValue12getValueTypeEv" data-ref-filename="_ZNK4llvm11GlobalValue12getValueTypeEv">getValueType</a>();</td></tr>
<tr><th id="2289">2289</th><td>        <i>// HIP uses an unsized array `extern __shared__ T s[]` or similar</i></td></tr>
<tr><th id="2290">2290</th><td><i>        // zero-sized type in other languages to declare the dynamic shared</i></td></tr>
<tr><th id="2291">2291</th><td><i>        // memory which size is not known at the compile time. They will be</i></td></tr>
<tr><th id="2292">2292</th><td><i>        // allocated by the runtime and placed directly after the static</i></td></tr>
<tr><th id="2293">2293</th><td><i>        // allocated ones. They all share the same offset.</i></td></tr>
<tr><th id="2294">2294</th><td>        <b>if</b> (<a class="local col2 ref" href="#482B" title='B' data-ref="482B" data-ref-filename="482B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm16MachineIRBuilder13getDataLayoutEv" title='llvm::MachineIRBuilder::getDataLayout' data-ref="_ZNK4llvm16MachineIRBuilder13getDataLayoutEv" data-ref-filename="_ZNK4llvm16MachineIRBuilder13getDataLayoutEv">getDataLayout</a>().<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col2 ref" href="#492Ty" title='Ty' data-ref="492Ty" data-ref-filename="492Ty">Ty</a>).<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm24UnivariateLinearPolyBase6isZeroEv" title='llvm::UnivariateLinearPolyBase::isZero' data-ref="_ZNK4llvm24UnivariateLinearPolyBase6isZeroEv" data-ref-filename="_ZNK4llvm24UnivariateLinearPolyBase6isZeroEv">isZero</a>()) {</td></tr>
<tr><th id="2295">2295</th><td>          <i>// Adjust alignment for that dynamic shared memory array.</i></td></tr>
<tr><th id="2296">2296</th><td>          <a class="local col8 ref" href="#488MFI" title='MFI' data-ref="488MFI" data-ref-filename="488MFI">MFI</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZN4llvm21AMDGPUMachineFunction14setDynLDSAlignERKNS_10DataLayoutERKNS_14GlobalVariableE" title='llvm::AMDGPUMachineFunction::setDynLDSAlign' data-ref="_ZN4llvm21AMDGPUMachineFunction14setDynLDSAlignERKNS_10DataLayoutERKNS_14GlobalVariableE" data-ref-filename="_ZN4llvm21AMDGPUMachineFunction14setDynLDSAlignERKNS_10DataLayoutERKNS_14GlobalVariableE">setDynLDSAlign</a>(<a class="local col2 ref" href="#482B" title='B' data-ref="482B" data-ref-filename="482B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm16MachineIRBuilder13getDataLayoutEv" title='llvm::MachineIRBuilder::getDataLayout' data-ref="_ZNK4llvm16MachineIRBuilder13getDataLayoutEv" data-ref-filename="_ZNK4llvm16MachineIRBuilder13getDataLayoutEv">getDataLayout</a>(), *<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalVariable.h.html#llvm::GlobalVariable" title='llvm::GlobalVariable' data-ref="llvm::GlobalVariable" data-ref-filename="llvm..GlobalVariable">GlobalVariable</a>&gt;(<a class="local col6 ref" href="#486GV" title='GV' data-ref="486GV" data-ref-filename="486GV">GV</a>));</td></tr>
<tr><th id="2297">2297</th><td>          <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="493S32" title='S32' data-type='llvm::LLT' data-ref="493S32" data-ref-filename="493S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2298">2298</th><td>          <em>auto</em> <dfn class="local col4 decl" id="494Sz" title='Sz' data-type='llvm::MachineInstrBuilder' data-ref="494Sz" data-ref-filename="494Sz">Sz</dfn> =</td></tr>
<tr><th id="2299">2299</th><td>              <a class="local col2 ref" href="#482B" title='B' data-ref="482B" data-ref-filename="482B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_groupstaticsize" title='llvm::Intrinsic::amdgcn_groupstaticsize' data-ref="llvm::Intrinsic::amdgcn_groupstaticsize" data-ref-filename="llvm..Intrinsic..amdgcn_groupstaticsize">amdgcn_groupstaticsize</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#493S32" title='S32' data-ref="493S32" data-ref-filename="493S32">S32</a>}, <b>false</b>);</td></tr>
<tr><th id="2300">2300</th><td>          <a class="local col2 ref" href="#482B" title='B' data-ref="482B" data-ref-filename="482B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildIntToPtrERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildIntToPtr' data-ref="_ZN4llvm16MachineIRBuilder13buildIntToPtrERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildIntToPtrERKNS_5DstOpERKNS_5SrcOpE">buildIntToPtr</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#483DstReg" title='DstReg' data-ref="483DstReg" data-ref-filename="483DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#494Sz" title='Sz' data-ref="494Sz" data-ref-filename="494Sz">Sz</a>);</td></tr>
<tr><th id="2301">2301</th><td>          <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2302">2302</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2303">2303</th><td>        }</td></tr>
<tr><th id="2304">2304</th><td>      }</td></tr>
<tr><th id="2305">2305</th><td></td></tr>
<tr><th id="2306">2306</th><td>      <a class="local col2 ref" href="#482B" title='B' data-ref="482B" data-ref-filename="482B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(</td></tr>
<tr><th id="2307">2307</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#483DstReg" title='DstReg' data-ref="483DstReg" data-ref-filename="483DstReg">DstReg</a>,</td></tr>
<tr><th id="2308">2308</th><td>          <a class="local col8 ref" href="#488MFI" title='MFI' data-ref="488MFI" data-ref-filename="488MFI">MFI</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZN4llvm21AMDGPUMachineFunction17allocateLDSGlobalERKNS_10DataLayoutERKNS_14GlobalVariableE" title='llvm::AMDGPUMachineFunction::allocateLDSGlobal' data-ref="_ZN4llvm21AMDGPUMachineFunction17allocateLDSGlobalERKNS_10DataLayoutERKNS_14GlobalVariableE" data-ref-filename="_ZN4llvm21AMDGPUMachineFunction17allocateLDSGlobalERKNS_10DataLayoutERKNS_14GlobalVariableE">allocateLDSGlobal</a>(<a class="local col2 ref" href="#482B" title='B' data-ref="482B" data-ref-filename="482B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm16MachineIRBuilder13getDataLayoutEv" title='llvm::MachineIRBuilder::getDataLayout' data-ref="_ZNK4llvm16MachineIRBuilder13getDataLayoutEv" data-ref-filename="_ZNK4llvm16MachineIRBuilder13getDataLayoutEv">getDataLayout</a>(), *<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalVariable.h.html#llvm::GlobalVariable" title='llvm::GlobalVariable' data-ref="llvm::GlobalVariable" data-ref-filename="llvm..GlobalVariable">GlobalVariable</a>&gt;(<a class="local col6 ref" href="#486GV" title='GV' data-ref="486GV" data-ref-filename="486GV">GV</a>)));</td></tr>
<tr><th id="2309">2309</th><td>      <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2310">2310</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2311">2311</th><td>    }</td></tr>
<tr><th id="2312">2312</th><td></td></tr>
<tr><th id="2313">2313</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col5 decl" id="495Fn" title='Fn' data-type='const llvm::Function &amp;' data-ref="495Fn" data-ref-filename="495Fn">Fn</dfn> = <a class="local col7 ref" href="#487MF" title='MF' data-ref="487MF" data-ref-filename="487MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="2314">2314</th><td>    <a class="type" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticInfoUnsupported" title='llvm::DiagnosticInfoUnsupported' data-ref="llvm::DiagnosticInfoUnsupported" data-ref-filename="llvm..DiagnosticInfoUnsupported">DiagnosticInfoUnsupported</a> <dfn class="local col6 decl" id="496BadInit" title='BadInit' data-type='llvm::DiagnosticInfoUnsupported' data-ref="496BadInit" data-ref-filename="496BadInit">BadInit</dfn><a class="ref fn" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" title='llvm::DiagnosticInfoUnsupported::DiagnosticInfoUnsupported' data-ref="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" data-ref-filename="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE">(</a></td></tr>
<tr><th id="2315">2315</th><td>      <a class="local col5 ref" href="#495Fn" title='Fn' data-ref="495Fn" data-ref-filename="495Fn">Fn</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"unsupported initializer for address space"</q>, <a class="ref fn fake" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" title='llvm::DiagnosticLocation::DiagnosticLocation' data-ref="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" data-ref-filename="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE"></a><a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="2316">2316</th><td>    <a class="local col5 ref" href="#495Fn" title='Fn' data-ref="495Fn" data-ref-filename="495Fn">Fn</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>().<a class="ref fn" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" title='llvm::LLVMContext::diagnose' data-ref="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" data-ref-filename="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE">diagnose</a>(<a class="local col6 ref" href="#496BadInit" title='BadInit' data-ref="496BadInit" data-ref-filename="496BadInit">BadInit</a>);</td></tr>
<tr><th id="2317">2317</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2318">2318</th><td>  }</td></tr>
<tr><th id="2319">2319</th><td></td></tr>
<tr><th id="2320">2320</th><td>  <em>const</em> <a class="type" href="SIISelLowering.h.html#llvm::SITargetLowering" title='llvm::SITargetLowering' data-ref="llvm::SITargetLowering" data-ref-filename="llvm..SITargetLowering">SITargetLowering</a> *<dfn class="local col7 decl" id="497TLI" title='TLI' data-type='const llvm::SITargetLowering *' data-ref="497TLI" data-ref-filename="497TLI">TLI</dfn> = <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17getTargetLoweringEv" title='llvm::GCNSubtarget::getTargetLowering' data-ref="_ZNK4llvm12GCNSubtarget17getTargetLoweringEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17getTargetLoweringEv">getTargetLowering</a>();</td></tr>
<tr><th id="2321">2321</th><td></td></tr>
<tr><th id="2322">2322</th><td>  <b>if</b> (<a class="local col7 ref" href="#497TLI" title='TLI' data-ref="497TLI" data-ref-filename="497TLI">TLI</a>-&gt;<a class="ref fn" href="SIISelLowering.h.html#_ZNK4llvm16SITargetLowering15shouldEmitFixupEPKNS_11GlobalValueE" title='llvm::SITargetLowering::shouldEmitFixup' data-ref="_ZNK4llvm16SITargetLowering15shouldEmitFixupEPKNS_11GlobalValueE" data-ref-filename="_ZNK4llvm16SITargetLowering15shouldEmitFixupEPKNS_11GlobalValueE">shouldEmitFixup</a>(<a class="local col6 ref" href="#486GV" title='GV' data-ref="486GV" data-ref-filename="486GV">GV</a>)) {</td></tr>
<tr><th id="2323">2323</th><td>    <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo23buildPCRelGlobalAddressENS_8RegisterENS_3LLTERNS_16MachineIRBuilderEPKNS_11GlobalValueElj" title='llvm::AMDGPULegalizerInfo::buildPCRelGlobalAddress' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23buildPCRelGlobalAddressENS_8RegisterENS_3LLTERNS_16MachineIRBuilderEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23buildPCRelGlobalAddressENS_8RegisterENS_3LLTERNS_16MachineIRBuilderEPKNS_11GlobalValueElj">buildPCRelGlobalAddress</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#483DstReg" title='DstReg' data-ref="483DstReg" data-ref-filename="483DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#484Ty" title='Ty' data-ref="484Ty" data-ref-filename="484Ty">Ty</a>, <span class='refarg'><a class="local col2 ref" href="#482B" title='B' data-ref="482B" data-ref-filename="482B">B</a></span>, <a class="local col6 ref" href="#486GV" title='GV' data-ref="486GV" data-ref-filename="486GV">GV</a>, <var>0</var>);</td></tr>
<tr><th id="2324">2324</th><td>    <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2325">2325</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2326">2326</th><td>  }</td></tr>
<tr><th id="2327">2327</th><td></td></tr>
<tr><th id="2328">2328</th><td>  <b>if</b> (<a class="local col7 ref" href="#497TLI" title='TLI' data-ref="497TLI" data-ref-filename="497TLI">TLI</a>-&gt;<a class="ref fn" href="SIISelLowering.h.html#_ZNK4llvm16SITargetLowering17shouldEmitPCRelocEPKNS_11GlobalValueE" title='llvm::SITargetLowering::shouldEmitPCReloc' data-ref="_ZNK4llvm16SITargetLowering17shouldEmitPCRelocEPKNS_11GlobalValueE" data-ref-filename="_ZNK4llvm16SITargetLowering17shouldEmitPCRelocEPKNS_11GlobalValueE">shouldEmitPCReloc</a>(<a class="local col6 ref" href="#486GV" title='GV' data-ref="486GV" data-ref-filename="486GV">GV</a>)) {</td></tr>
<tr><th id="2329">2329</th><td>    <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo23buildPCRelGlobalAddressENS_8RegisterENS_3LLTERNS_16MachineIRBuilderEPKNS_11GlobalValueElj" title='llvm::AMDGPULegalizerInfo::buildPCRelGlobalAddress' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23buildPCRelGlobalAddressENS_8RegisterENS_3LLTERNS_16MachineIRBuilderEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23buildPCRelGlobalAddressENS_8RegisterENS_3LLTERNS_16MachineIRBuilderEPKNS_11GlobalValueElj">buildPCRelGlobalAddress</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#483DstReg" title='DstReg' data-ref="483DstReg" data-ref-filename="483DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#484Ty" title='Ty' data-ref="484Ty" data-ref-filename="484Ty">Ty</a>, <span class='refarg'><a class="local col2 ref" href="#482B" title='B' data-ref="482B" data-ref-filename="482B">B</a></span>, <a class="local col6 ref" href="#486GV" title='GV' data-ref="486GV" data-ref-filename="486GV">GV</a>, <var>0</var>, <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_REL32" title='llvm::SIInstrInfo::MO_REL32' data-ref="llvm::SIInstrInfo::MO_REL32" data-ref-filename="llvm..SIInstrInfo..MO_REL32">MO_REL32</a>);</td></tr>
<tr><th id="2330">2330</th><td>    <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2331">2331</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2332">2332</th><td>  }</td></tr>
<tr><th id="2333">2333</th><td></td></tr>
<tr><th id="2334">2334</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="498PtrTy" title='PtrTy' data-type='llvm::LLT' data-ref="498PtrTy" data-ref-filename="498PtrTy">PtrTy</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>, <var>64</var>);</td></tr>
<tr><th id="2335">2335</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="499GOTAddr" title='GOTAddr' data-type='llvm::Register' data-ref="499GOTAddr" data-ref-filename="499GOTAddr">GOTAddr</dfn> = <a class="local col1 ref" href="#481MRI" title='MRI' data-ref="481MRI" data-ref-filename="481MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#498PtrTy" title='PtrTy' data-ref="498PtrTy" data-ref-filename="498PtrTy">PtrTy</a>);</td></tr>
<tr><th id="2336">2336</th><td></td></tr>
<tr><th id="2337">2337</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col0 decl" id="500GOTMMO" title='GOTMMO' data-type='llvm::MachineMemOperand *' data-ref="500GOTMMO" data-ref-filename="500GOTMMO">GOTMMO</dfn> = <a class="local col7 ref" href="#487MF" title='MF' data-ref="487MF" data-ref-filename="487MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="2338">2338</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE" title='llvm::MachinePointerInfo::getGOT' data-ref="_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE">getGOT</a>(<span class='refarg'><a class="local col7 ref" href="#487MF" title='MF' data-ref="487MF" data-ref-filename="487MF">MF</a></span>),</td></tr>
<tr><th id="2339">2339</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MODereferenceable" title='llvm::MachineMemOperand::MODereferenceable' data-ref="llvm::MachineMemOperand::MODereferenceable" data-ref-filename="llvm..MachineMemOperand..MODereferenceable">MODereferenceable</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="2340">2340</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOInvariant" title='llvm::MachineMemOperand::MOInvariant' data-ref="llvm::MachineMemOperand::MOInvariant" data-ref-filename="llvm..MachineMemOperand..MOInvariant">MOInvariant</a>,</td></tr>
<tr><th id="2341">2341</th><td>      <var>8</var> <i>/*Size*/</i>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>8</var>));</td></tr>
<tr><th id="2342">2342</th><td></td></tr>
<tr><th id="2343">2343</th><td>  <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo23buildPCRelGlobalAddressENS_8RegisterENS_3LLTERNS_16MachineIRBuilderEPKNS_11GlobalValueElj" title='llvm::AMDGPULegalizerInfo::buildPCRelGlobalAddress' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23buildPCRelGlobalAddressENS_8RegisterENS_3LLTERNS_16MachineIRBuilderEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23buildPCRelGlobalAddressENS_8RegisterENS_3LLTERNS_16MachineIRBuilderEPKNS_11GlobalValueElj">buildPCRelGlobalAddress</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#499GOTAddr" title='GOTAddr' data-ref="499GOTAddr" data-ref-filename="499GOTAddr">GOTAddr</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#498PtrTy" title='PtrTy' data-ref="498PtrTy" data-ref-filename="498PtrTy">PtrTy</a>, <span class='refarg'><a class="local col2 ref" href="#482B" title='B' data-ref="482B" data-ref-filename="482B">B</a></span>, <a class="local col6 ref" href="#486GV" title='GV' data-ref="486GV" data-ref-filename="486GV">GV</a>, <var>0</var>, <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_GOTPCREL32" title='llvm::SIInstrInfo::MO_GOTPCREL32' data-ref="llvm::SIInstrInfo::MO_GOTPCREL32" data-ref-filename="llvm..SIInstrInfo..MO_GOTPCREL32">MO_GOTPCREL32</a>);</td></tr>
<tr><th id="2344">2344</th><td></td></tr>
<tr><th id="2345">2345</th><td>  <b>if</b> (<a class="local col4 ref" href="#484Ty" title='Ty' data-ref="484Ty" data-ref-filename="484Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>32</var>) {</td></tr>
<tr><th id="2346">2346</th><td>    <i>// Truncate if this is a 32-bit constant adrdess.</i></td></tr>
<tr><th id="2347">2347</th><td>    <em>auto</em> <dfn class="local col1 decl" id="501Load" title='Load' data-type='llvm::MachineInstrBuilder' data-ref="501Load" data-ref-filename="501Load">Load</dfn> = <a class="local col2 ref" href="#482B" title='B' data-ref="482B" data-ref-filename="482B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE">buildLoad</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#498PtrTy" title='PtrTy' data-ref="498PtrTy" data-ref-filename="498PtrTy">PtrTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#499GOTAddr" title='GOTAddr' data-ref="499GOTAddr" data-ref-filename="499GOTAddr">GOTAddr</a>, <span class='refarg'>*<a class="local col0 ref" href="#500GOTMMO" title='GOTMMO' data-ref="500GOTMMO" data-ref-filename="500GOTMMO">GOTMMO</a></span>);</td></tr>
<tr><th id="2348">2348</th><td>    <a class="local col2 ref" href="#482B" title='B' data-ref="482B" data-ref-filename="482B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" title='llvm::MachineIRBuilder::buildExtract' data-ref="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm">buildExtract</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#483DstReg" title='DstReg' data-ref="483DstReg" data-ref-filename="483DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#501Load" title='Load' data-ref="501Load" data-ref-filename="501Load">Load</a>, <var>0</var>);</td></tr>
<tr><th id="2349">2349</th><td>  } <b>else</b></td></tr>
<tr><th id="2350">2350</th><td>    <a class="local col2 ref" href="#482B" title='B' data-ref="482B" data-ref-filename="482B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" title='llvm::MachineIRBuilder::buildLoad' data-ref="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildLoadERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandE">buildLoad</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#483DstReg" title='DstReg' data-ref="483DstReg" data-ref-filename="483DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#499GOTAddr" title='GOTAddr' data-ref="499GOTAddr" data-ref-filename="499GOTAddr">GOTAddr</a>, <span class='refarg'>*<a class="local col0 ref" href="#500GOTMMO" title='GOTMMO' data-ref="500GOTMMO" data-ref-filename="500GOTMMO">GOTMMO</a></span>);</td></tr>
<tr><th id="2351">2351</th><td></td></tr>
<tr><th id="2352">2352</th><td>  <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI" data-ref-filename="480MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2353">2353</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2354">2354</th><td>}</td></tr>
<tr><th id="2355">2355</th><td></td></tr>
<tr><th id="2356">2356</th><td><em>static</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="tu decl def fn" id="_ZL19widenToNextPowerOf2N4llvm3LLTE" title='widenToNextPowerOf2' data-type='llvm::LLT widenToNextPowerOf2(llvm::LLT Ty)' data-ref="_ZL19widenToNextPowerOf2N4llvm3LLTE" data-ref-filename="_ZL19widenToNextPowerOf2N4llvm3LLTE">widenToNextPowerOf2</dfn>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="502Ty" title='Ty' data-type='llvm::LLT' data-ref="502Ty" data-ref-filename="502Ty">Ty</dfn>) {</td></tr>
<tr><th id="2357">2357</th><td>  <b>if</b> (<a class="local col2 ref" href="#502Ty" title='Ty' data-ref="502Ty" data-ref-filename="502Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="2358">2358</th><td>    <b>return</b> <a class="local col2 ref" href="#502Ty" title='Ty' data-ref="502Ty" data-ref-filename="502Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT17changeNumElementsEj" title='llvm::LLT::changeNumElements' data-ref="_ZNK4llvm3LLT17changeNumElementsEj" data-ref-filename="_ZNK4llvm3LLT17changeNumElementsEj">changeNumElements</a>(<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12PowerOf2CeilEm" title='llvm::PowerOf2Ceil' data-ref="_ZN4llvm12PowerOf2CeilEm" data-ref-filename="_ZN4llvm12PowerOf2CeilEm">PowerOf2Ceil</a>(<a class="local col2 ref" href="#502Ty" title='Ty' data-ref="502Ty" data-ref-filename="502Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>()));</td></tr>
<tr><th id="2359">2359</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12PowerOf2CeilEm" title='llvm::PowerOf2Ceil' data-ref="_ZN4llvm12PowerOf2CeilEm" data-ref-filename="_ZN4llvm12PowerOf2CeilEm">PowerOf2Ceil</a>(<a class="local col2 ref" href="#502Ty" title='Ty' data-ref="502Ty" data-ref-filename="502Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()));</td></tr>
<tr><th id="2360">2360</th><td>}</td></tr>
<tr><th id="2361">2361</th><td></td></tr>
<tr><th id="2362">2362</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo12legalizeLoadERNS_15LegalizerHelperERNS_12MachineInstrE" title='llvm::AMDGPULegalizerInfo::legalizeLoad' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeLoadERNS_15LegalizerHelperERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeLoadERNS_15LegalizerHelperERNS_12MachineInstrE">legalizeLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> &amp;<dfn class="local col3 decl" id="503Helper" title='Helper' data-type='llvm::LegalizerHelper &amp;' data-ref="503Helper" data-ref-filename="503Helper">Helper</dfn>,</td></tr>
<tr><th id="2363">2363</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="504MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="504MI" data-ref-filename="504MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2364">2364</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="505B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="505B" data-ref-filename="505B">B</dfn> = <a class="local col3 ref" href="#503Helper" title='Helper' data-ref="503Helper" data-ref-filename="503Helper">Helper</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::MIRBuilder" title='llvm::LegalizerHelper::MIRBuilder' data-ref="llvm::LegalizerHelper::MIRBuilder" data-ref-filename="llvm..LegalizerHelper..MIRBuilder">MIRBuilder</a>;</td></tr>
<tr><th id="2365">2365</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="506MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="506MRI" data-ref-filename="506MRI">MRI</dfn> = *<a class="local col5 ref" href="#505B" title='B' data-ref="505B" data-ref-filename="505B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="2366">2366</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col7 decl" id="507Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="507Observer" data-ref-filename="507Observer">Observer</dfn> = <a class="local col3 ref" href="#503Helper" title='Helper' data-ref="503Helper" data-ref-filename="503Helper">Helper</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::Observer" title='llvm::LegalizerHelper::Observer' data-ref="llvm::LegalizerHelper::Observer" data-ref-filename="llvm..LegalizerHelper..Observer">Observer</a>;</td></tr>
<tr><th id="2367">2367</th><td></td></tr>
<tr><th id="2368">2368</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="508PtrReg" title='PtrReg' data-type='llvm::Register' data-ref="508PtrReg" data-ref-filename="508PtrReg">PtrReg</dfn> = <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2369">2369</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="509PtrTy" title='PtrTy' data-type='llvm::LLT' data-ref="509PtrTy" data-ref-filename="509PtrTy">PtrTy</dfn> = <a class="local col6 ref" href="#506MRI" title='MRI' data-ref="506MRI" data-ref-filename="506MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#508PtrReg" title='PtrReg' data-ref="508PtrReg" data-ref-filename="508PtrReg">PtrReg</a>);</td></tr>
<tr><th id="2370">2370</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="510AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="510AddrSpace" data-ref-filename="510AddrSpace">AddrSpace</dfn> = <a class="local col9 ref" href="#509PtrTy" title='PtrTy' data-ref="509PtrTy" data-ref-filename="509PtrTy">PtrTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv" data-ref-filename="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>();</td></tr>
<tr><th id="2371">2371</th><td></td></tr>
<tr><th id="2372">2372</th><td>  <b>if</b> (<a class="local col0 ref" href="#510AddrSpace" title='AddrSpace' data-ref="510AddrSpace" data-ref-filename="510AddrSpace">AddrSpace</a> == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>) {</td></tr>
<tr><th id="2373">2373</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="511ConstPtr" title='ConstPtr' data-type='llvm::LLT' data-ref="511ConstPtr" data-ref-filename="511ConstPtr">ConstPtr</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>, <var>64</var>);</td></tr>
<tr><th id="2374">2374</th><td>    <em>auto</em> <dfn class="local col2 decl" id="512Cast" title='Cast' data-type='llvm::MachineInstrBuilder' data-ref="512Cast" data-ref-filename="512Cast">Cast</dfn> = <a class="local col5 ref" href="#505B" title='B' data-ref="505B" data-ref-filename="505B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder18buildAddrSpaceCastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAddrSpaceCast' data-ref="_ZN4llvm16MachineIRBuilder18buildAddrSpaceCastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildAddrSpaceCastERKNS_5DstOpERKNS_5SrcOpE">buildAddrSpaceCast</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#511ConstPtr" title='ConstPtr' data-ref="511ConstPtr" data-ref-filename="511ConstPtr">ConstPtr</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#508PtrReg" title='PtrReg' data-ref="508PtrReg" data-ref-filename="508PtrReg">PtrReg</a>);</td></tr>
<tr><th id="2375">2375</th><td>    <a class="local col7 ref" href="#507Observer" title='Observer' data-ref="507Observer" data-ref-filename="507Observer">Observer</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE" title='llvm::GISelChangeObserver::changingInstr' data-ref="_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE">changingInstr</a>(<span class='refarg'><a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a></span>);</td></tr>
<tr><th id="2376">2376</th><td>    <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col2 ref" href="#512Cast" title='Cast' data-ref="512Cast" data-ref-filename="512Cast">Cast</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="2377">2377</th><td>    <a class="local col7 ref" href="#507Observer" title='Observer' data-ref="507Observer" data-ref-filename="507Observer">Observer</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE" title='llvm::GISelChangeObserver::changedInstr' data-ref="_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE">changedInstr</a>(<span class='refarg'><a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a></span>);</td></tr>
<tr><th id="2378">2378</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2379">2379</th><td>  }</td></tr>
<tr><th id="2380">2380</th><td></td></tr>
<tr><th id="2381">2381</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="513ValReg" title='ValReg' data-type='llvm::Register' data-ref="513ValReg" data-ref-filename="513ValReg">ValReg</dfn> = <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2382">2382</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="514ValTy" title='ValTy' data-type='llvm::LLT' data-ref="514ValTy" data-ref-filename="514ValTy">ValTy</dfn> = <a class="local col6 ref" href="#506MRI" title='MRI' data-ref="506MRI" data-ref-filename="506MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#513ValReg" title='ValReg' data-ref="513ValReg" data-ref-filename="513ValReg">ValReg</a>);</td></tr>
<tr><th id="2383">2383</th><td></td></tr>
<tr><th id="2384">2384</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col5 decl" id="515MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="515MMO" data-ref-filename="515MMO">MMO</dfn> = *<a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="2385">2385</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="516ValSize" title='ValSize' data-type='const unsigned int' data-ref="516ValSize" data-ref-filename="516ValSize">ValSize</dfn> = <a class="local col4 ref" href="#514ValTy" title='ValTy' data-ref="514ValTy" data-ref-filename="514ValTy">ValTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2386">2386</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="517MemSize" title='MemSize' data-type='const unsigned int' data-ref="517MemSize" data-ref-filename="517MemSize">MemSize</dfn> = <var>8</var> * <a class="local col5 ref" href="#515MMO" title='MMO' data-ref="515MMO" data-ref-filename="515MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="2387">2387</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col8 decl" id="518MemAlign" title='MemAlign' data-type='const llvm::Align' data-ref="518MemAlign" data-ref-filename="518MemAlign">MemAlign</dfn> = <a class="local col5 ref" href="#515MMO" title='MMO' data-ref="515MMO" data-ref-filename="515MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getAlignEv" title='llvm::MachineMemOperand::getAlign' data-ref="_ZNK4llvm17MachineMemOperand8getAlignEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getAlignEv">getAlign</a>();</td></tr>
<tr><th id="2388">2388</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="519AlignInBits" title='AlignInBits' data-type='const unsigned int' data-ref="519AlignInBits" data-ref-filename="519AlignInBits">AlignInBits</dfn> = <var>8</var> * <a class="local col8 ref" href="#518MemAlign" title='MemAlign' data-ref="518MemAlign" data-ref-filename="518MemAlign">MemAlign</a>.<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>();</td></tr>
<tr><th id="2389">2389</th><td></td></tr>
<tr><th id="2390">2390</th><td>  <i>// Widen non-power-of-2 loads to the alignment if needed</i></td></tr>
<tr><th id="2391">2391</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetEjjjj" title='shouldWidenLoad' data-use='c' data-ref="_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetEjjjj" data-ref-filename="_ZL15shouldWidenLoadRKN4llvm12GCNSubtargetEjjjj">shouldWidenLoad</a>(<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>, <a class="local col7 ref" href="#517MemSize" title='MemSize' data-ref="517MemSize" data-ref-filename="517MemSize">MemSize</a>, <a class="local col9 ref" href="#519AlignInBits" title='AlignInBits' data-ref="519AlignInBits" data-ref-filename="519AlignInBits">AlignInBits</a>, <a class="local col0 ref" href="#510AddrSpace" title='AddrSpace' data-ref="510AddrSpace" data-ref-filename="510AddrSpace">AddrSpace</a>, <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="2392">2392</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="520WideMemSize" title='WideMemSize' data-type='const unsigned int' data-ref="520WideMemSize" data-ref-filename="520WideMemSize">WideMemSize</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12PowerOf2CeilEm" title='llvm::PowerOf2Ceil' data-ref="_ZN4llvm12PowerOf2CeilEm" data-ref-filename="_ZN4llvm12PowerOf2CeilEm">PowerOf2Ceil</a>(<a class="local col7 ref" href="#517MemSize" title='MemSize' data-ref="517MemSize" data-ref-filename="517MemSize">MemSize</a>);</td></tr>
<tr><th id="2393">2393</th><td></td></tr>
<tr><th id="2394">2394</th><td>    <i>// This was already the correct extending load result type, so just adjust</i></td></tr>
<tr><th id="2395">2395</th><td><i>    // the memory type.</i></td></tr>
<tr><th id="2396">2396</th><td>    <b>if</b> (<a class="local col0 ref" href="#520WideMemSize" title='WideMemSize' data-ref="520WideMemSize" data-ref-filename="520WideMemSize">WideMemSize</a> == <a class="local col6 ref" href="#516ValSize" title='ValSize' data-ref="516ValSize" data-ref-filename="516ValSize">ValSize</a>) {</td></tr>
<tr><th id="2397">2397</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="521MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="521MF" data-ref-filename="521MF">MF</dfn> = <a class="local col5 ref" href="#505B" title='B' data-ref="505B" data-ref-filename="505B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="2398">2398</th><td></td></tr>
<tr><th id="2399">2399</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="522WideMMO" title='WideMMO' data-type='llvm::MachineMemOperand *' data-ref="522WideMMO" data-ref-filename="522WideMMO">WideMMO</dfn> =</td></tr>
<tr><th id="2400">2400</th><td>          <a class="local col1 ref" href="#521MF" title='MF' data-ref="521MF" data-ref-filename="521MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm">getMachineMemOperand</a>(<a class="local col5 ref" href="#515MMO" title='MMO' data-ref="515MMO" data-ref-filename="515MMO">MMO</a>, <var>0</var>, <a class="local col0 ref" href="#520WideMemSize" title='WideMemSize' data-ref="520WideMemSize" data-ref-filename="520WideMemSize">WideMemSize</a> / <var>8</var>);</td></tr>
<tr><th id="2401">2401</th><td>      <a class="local col7 ref" href="#507Observer" title='Observer' data-ref="507Observer" data-ref-filename="507Observer">Observer</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE" title='llvm::GISelChangeObserver::changingInstr' data-ref="_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE">changingInstr</a>(<span class='refarg'><a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a></span>);</td></tr>
<tr><th id="2402">2402</th><td>      <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10setMemRefsERNS_15MachineFunctionENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstr::setMemRefs' data-ref="_ZN4llvm12MachineInstr10setMemRefsERNS_15MachineFunctionENS_8ArrayRefIPNS_17MachineMemOperandEEE" data-ref-filename="_ZN4llvm12MachineInstr10setMemRefsERNS_15MachineFunctionENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</a>(<span class='refarg'><a class="local col1 ref" href="#521MF" title='MF' data-ref="521MF" data-ref-filename="521MF">MF</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#522WideMMO" title='WideMMO' data-ref="522WideMMO" data-ref-filename="522WideMMO">WideMMO</a>});</td></tr>
<tr><th id="2403">2403</th><td>      <a class="local col7 ref" href="#507Observer" title='Observer' data-ref="507Observer" data-ref-filename="507Observer">Observer</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE" title='llvm::GISelChangeObserver::changedInstr' data-ref="_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE">changedInstr</a>(<span class='refarg'><a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a></span>);</td></tr>
<tr><th id="2404">2404</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2405">2405</th><td>    }</td></tr>
<tr><th id="2406">2406</th><td></td></tr>
<tr><th id="2407">2407</th><td>    <i>// Don't bother handling edge case that should probably never be produced.</i></td></tr>
<tr><th id="2408">2408</th><td>    <b>if</b> (<a class="local col6 ref" href="#516ValSize" title='ValSize' data-ref="516ValSize" data-ref-filename="516ValSize">ValSize</a> &gt; <a class="local col0 ref" href="#520WideMemSize" title='WideMemSize' data-ref="520WideMemSize" data-ref-filename="520WideMemSize">WideMemSize</a>)</td></tr>
<tr><th id="2409">2409</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2410">2410</th><td></td></tr>
<tr><th id="2411">2411</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="523WideTy" title='WideTy' data-type='llvm::LLT' data-ref="523WideTy" data-ref-filename="523WideTy">WideTy</dfn> = <a class="tu ref fn" href="#_ZL19widenToNextPowerOf2N4llvm3LLTE" title='widenToNextPowerOf2' data-use='c' data-ref="_ZL19widenToNextPowerOf2N4llvm3LLTE" data-ref-filename="_ZL19widenToNextPowerOf2N4llvm3LLTE">widenToNextPowerOf2</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#514ValTy" title='ValTy' data-ref="514ValTy" data-ref-filename="514ValTy">ValTy</a>);</td></tr>
<tr><th id="2412">2412</th><td></td></tr>
<tr><th id="2413">2413</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col4 decl" id="524WideLoad" title='WideLoad' data-type='llvm::Register' data-ref="524WideLoad" data-ref-filename="524WideLoad">WideLoad</dfn>;</td></tr>
<tr><th id="2414">2414</th><td>    <b>if</b> (!<a class="local col3 ref" href="#523WideTy" title='WideTy' data-ref="523WideTy" data-ref-filename="523WideTy">WideTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="2415">2415</th><td>      <a class="local col4 ref" href="#524WideLoad" title='WideLoad' data-ref="524WideLoad" data-ref-filename="524WideLoad">WideLoad</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#505B" title='B' data-ref="505B" data-ref-filename="505B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl" title='llvm::MachineIRBuilder::buildLoadFromOffset' data-ref="_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl" data-ref-filename="_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl">buildLoadFromOffset</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#523WideTy" title='WideTy' data-ref="523WideTy" data-ref-filename="523WideTy">WideTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#508PtrReg" title='PtrReg' data-ref="508PtrReg" data-ref-filename="508PtrReg">PtrReg</a>, <span class='refarg'>*<a class="local col5 ref" href="#515MMO" title='MMO' data-ref="515MMO" data-ref-filename="515MMO">MMO</a></span>, <var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2416">2416</th><td>      <a class="local col5 ref" href="#505B" title='B' data-ref="505B" data-ref-filename="505B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#513ValReg" title='ValReg' data-ref="513ValReg" data-ref-filename="513ValReg">ValReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#524WideLoad" title='WideLoad' data-ref="524WideLoad" data-ref-filename="524WideLoad">WideLoad</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2417">2417</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2418">2418</th><td>      <i>// Extract the subvector.</i></td></tr>
<tr><th id="2419">2419</th><td></td></tr>
<tr><th id="2420">2420</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL14isRegisterTypeN4llvm3LLTE" title='isRegisterType' data-use='c' data-ref="_ZL14isRegisterTypeN4llvm3LLTE" data-ref-filename="_ZL14isRegisterTypeN4llvm3LLTE">isRegisterType</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#514ValTy" title='ValTy' data-ref="514ValTy" data-ref-filename="514ValTy">ValTy</a>)) {</td></tr>
<tr><th id="2421">2421</th><td>        <i>// If this a case where G_EXTRACT is legal, use it.</i></td></tr>
<tr><th id="2422">2422</th><td><i>        // (e.g. &lt;3 x s32&gt; -&gt; &lt;4 x s32&gt;)</i></td></tr>
<tr><th id="2423">2423</th><td>        <a class="local col4 ref" href="#524WideLoad" title='WideLoad' data-ref="524WideLoad" data-ref-filename="524WideLoad">WideLoad</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#505B" title='B' data-ref="505B" data-ref-filename="505B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl" title='llvm::MachineIRBuilder::buildLoadFromOffset' data-ref="_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl" data-ref-filename="_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl">buildLoadFromOffset</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#523WideTy" title='WideTy' data-ref="523WideTy" data-ref-filename="523WideTy">WideTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#508PtrReg" title='PtrReg' data-ref="508PtrReg" data-ref-filename="508PtrReg">PtrReg</a>, <span class='refarg'>*<a class="local col5 ref" href="#515MMO" title='MMO' data-ref="515MMO" data-ref-filename="515MMO">MMO</a></span>, <var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2424">2424</th><td>        <a class="local col5 ref" href="#505B" title='B' data-ref="505B" data-ref-filename="505B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" title='llvm::MachineIRBuilder::buildExtract' data-ref="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm">buildExtract</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#513ValReg" title='ValReg' data-ref="513ValReg" data-ref-filename="513ValReg">ValReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#524WideLoad" title='WideLoad' data-ref="524WideLoad" data-ref-filename="524WideLoad">WideLoad</a>, <var>0</var>);</td></tr>
<tr><th id="2425">2425</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2426">2426</th><td>        <i>// For cases where the widened type isn't a nice register value, unmerge</i></td></tr>
<tr><th id="2427">2427</th><td><i>        // from a widened register (e.g. &lt;3 x s16&gt; -&gt; &lt;4 x s16&gt;)</i></td></tr>
<tr><th id="2428">2428</th><td>        <a class="local col5 ref" href="#505B" title='B' data-ref="505B" data-ref-filename="505B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'><a class="local col5 ref" href="#505B" title='B' data-ref="505B" data-ref-filename="505B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#505B" title='B' data-ref="505B" data-ref-filename="505B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11getInsertPtEv" title='llvm::MachineIRBuilder::getInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11getInsertPtEv" data-ref-filename="_ZN4llvm16MachineIRBuilder11getInsertPtEv">getInsertPt</a>());</td></tr>
<tr><th id="2429">2429</th><td>        <a class="local col4 ref" href="#524WideLoad" title='WideLoad' data-ref="524WideLoad" data-ref-filename="524WideLoad">WideLoad</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col3 ref" href="#503Helper" title='Helper' data-ref="503Helper" data-ref-filename="503Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelper16widenWithUnmergeENS_3LLTENS_8RegisterE" title='llvm::LegalizerHelper::widenWithUnmerge' data-ref="_ZN4llvm15LegalizerHelper16widenWithUnmergeENS_3LLTENS_8RegisterE" data-ref-filename="_ZN4llvm15LegalizerHelper16widenWithUnmergeENS_3LLTENS_8RegisterE">widenWithUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#523WideTy" title='WideTy' data-ref="523WideTy" data-ref-filename="523WideTy">WideTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#513ValReg" title='ValReg' data-ref="513ValReg" data-ref-filename="513ValReg">ValReg</a>);</td></tr>
<tr><th id="2430">2430</th><td>        <a class="local col5 ref" href="#505B" title='B' data-ref="505B" data-ref-filename="505B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'><a class="local col5 ref" href="#505B" title='B' data-ref="505B" data-ref-filename="505B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="2431">2431</th><td>        <a class="local col5 ref" href="#505B" title='B' data-ref="505B" data-ref-filename="505B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl" title='llvm::MachineIRBuilder::buildLoadFromOffset' data-ref="_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl" data-ref-filename="_ZN4llvm16MachineIRBuilder19buildLoadFromOffsetERKNS_5DstOpERKNS_5SrcOpERNS_17MachineMemOperandEl">buildLoadFromOffset</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#524WideLoad" title='WideLoad' data-ref="524WideLoad" data-ref-filename="524WideLoad">WideLoad</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#508PtrReg" title='PtrReg' data-ref="508PtrReg" data-ref-filename="508PtrReg">PtrReg</a>, <span class='refarg'>*<a class="local col5 ref" href="#515MMO" title='MMO' data-ref="515MMO" data-ref-filename="515MMO">MMO</a></span>, <var>0</var>);</td></tr>
<tr><th id="2432">2432</th><td>      }</td></tr>
<tr><th id="2433">2433</th><td>    }</td></tr>
<tr><th id="2434">2434</th><td></td></tr>
<tr><th id="2435">2435</th><td>    <a class="local col4 ref" href="#504MI" title='MI' data-ref="504MI" data-ref-filename="504MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2436">2436</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2437">2437</th><td>  }</td></tr>
<tr><th id="2438">2438</th><td></td></tr>
<tr><th id="2439">2439</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2440">2440</th><td>}</td></tr>
<tr><th id="2441">2441</th><td></td></tr>
<tr><th id="2442">2442</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFMadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFMad' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFMadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFMadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFMad</dfn>(</td></tr>
<tr><th id="2443">2443</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="525MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="525MI" data-ref-filename="525MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="526MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="526MRI" data-ref-filename="526MRI">MRI</dfn>,</td></tr>
<tr><th id="2444">2444</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="527B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="527B" data-ref-filename="527B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="2445">2445</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="528Ty" title='Ty' data-type='llvm::LLT' data-ref="528Ty" data-ref-filename="528Ty">Ty</dfn> = <a class="local col6 ref" href="#526MRI" title='MRI' data-ref="526MRI" data-ref-filename="526MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col5 ref" href="#525MI" title='MI' data-ref="525MI" data-ref-filename="525MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="2446">2446</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Ty.isScalar());</td></tr>
<tr><th id="2447">2447</th><td></td></tr>
<tr><th id="2448">2448</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="529MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="529MF" data-ref-filename="529MF">MF</dfn> = <a class="local col7 ref" href="#527B" title='B' data-ref="527B" data-ref-filename="527B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="2449">2449</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col0 decl" id="530MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="530MFI" data-ref-filename="530MFI">MFI</dfn> = <a class="local col9 ref" href="#529MF" title='MF' data-ref="529MF" data-ref-filename="529MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="2450">2450</th><td></td></tr>
<tr><th id="2451">2451</th><td>  <i>// TODO: Always legal with future ftz flag.</i></td></tr>
<tr><th id="2452">2452</th><td><i>  // FIXME: Do we need just output?</i></td></tr>
<tr><th id="2453">2453</th><td>  <b>if</b> (<a class="local col8 ref" href="#528Ty" title='Ty' data-ref="528Ty" data-ref-filename="528Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>) &amp;&amp; !<a class="local col0 ref" href="#530MFI" title='MFI' data-ref="530MFI" data-ref-filename="530MFI">MFI</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction7getModeEv" title='llvm::AMDGPUMachineFunction::getMode' data-ref="_ZNK4llvm21AMDGPUMachineFunction7getModeEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction7getModeEv">getMode</a>().<a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU22SIModeRegisterDefaults16allFP32DenormalsEv" title='llvm::AMDGPU::SIModeRegisterDefaults::allFP32Denormals' data-ref="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults16allFP32DenormalsEv" data-ref-filename="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults16allFP32DenormalsEv">allFP32Denormals</a>())</td></tr>
<tr><th id="2454">2454</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2455">2455</th><td>  <b>if</b> (<a class="local col8 ref" href="#528Ty" title='Ty' data-ref="528Ty" data-ref-filename="528Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>) &amp;&amp; !<a class="local col0 ref" href="#530MFI" title='MFI' data-ref="530MFI" data-ref-filename="530MFI">MFI</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction7getModeEv" title='llvm::AMDGPUMachineFunction::getMode' data-ref="_ZNK4llvm21AMDGPUMachineFunction7getModeEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction7getModeEv">getMode</a>().<a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU22SIModeRegisterDefaults20allFP64FP16DenormalsEv" title='llvm::AMDGPU::SIModeRegisterDefaults::allFP64FP16Denormals' data-ref="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults20allFP64FP16DenormalsEv" data-ref-filename="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults20allFP64FP16DenormalsEv">allFP64FP16Denormals</a>())</td></tr>
<tr><th id="2456">2456</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2457">2457</th><td></td></tr>
<tr><th id="2458">2458</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col1 decl" id="531HelperBuilder" title='HelperBuilder' data-type='llvm::MachineIRBuilder' data-ref="531HelperBuilder" data-ref-filename="531HelperBuilder">HelperBuilder</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col5 ref" href="#525MI" title='MI' data-ref="525MI" data-ref-filename="525MI">MI</a>);</td></tr>
<tr><th id="2459">2459</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelObserverWrapper" title='llvm::GISelObserverWrapper' data-ref="llvm::GISelObserverWrapper" data-ref-filename="llvm..GISelObserverWrapper">GISelObserverWrapper</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#_ZN4llvm20GISelObserverWrapperC1Ev" title='llvm::GISelObserverWrapper::GISelObserverWrapper' data-ref="_ZN4llvm20GISelObserverWrapperC1Ev" data-ref-filename="_ZN4llvm20GISelObserverWrapperC1Ev"></a><dfn class="local col2 decl" id="532DummyObserver" title='DummyObserver' data-type='llvm::GISelObserverWrapper' data-ref="532DummyObserver" data-ref-filename="532DummyObserver">DummyObserver</dfn>;</td></tr>
<tr><th id="2460">2460</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> <dfn class="local col3 decl" id="533Helper" title='Helper' data-type='llvm::LegalizerHelper' data-ref="533Helper" data-ref-filename="533Helper">Helper</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" title='llvm::LegalizerHelper::LegalizerHelper' data-ref="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE" data-ref-filename="_ZN4llvm15LegalizerHelperC1ERNS_15MachineFunctionERNS_19GISelChangeObserverERNS_16MachineIRBuilderE">(</a><a class="local col9 ref" href="#529MF" title='MF' data-ref="529MF" data-ref-filename="529MF">MF</a>, <a class="local col2 ref" href="#532DummyObserver" title='DummyObserver' data-ref="532DummyObserver" data-ref-filename="532DummyObserver">DummyObserver</a>, <a class="local col1 ref" href="#531HelperBuilder" title='HelperBuilder' data-ref="531HelperBuilder" data-ref-filename="531HelperBuilder">HelperBuilder</a>);</td></tr>
<tr><th id="2461">2461</th><td>  <b>return</b> <a class="local col3 ref" href="#533Helper" title='Helper' data-ref="533Helper" data-ref-filename="533Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelper9lowerFMadERNS_12MachineInstrE" title='llvm::LegalizerHelper::lowerFMad' data-ref="_ZN4llvm15LegalizerHelper9lowerFMadERNS_12MachineInstrE" data-ref-filename="_ZN4llvm15LegalizerHelper9lowerFMadERNS_12MachineInstrE">lowerFMad</a>(<span class='refarg'><a class="local col5 ref" href="#525MI" title='MI' data-ref="525MI" data-ref-filename="525MI">MI</a></span>) == <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a>::<a class="enum" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::Legalized" title='llvm::LegalizerHelper::Legalized' data-ref="llvm::LegalizerHelper::Legalized" data-ref-filename="llvm..LegalizerHelper..Legalized">Legalized</a>;</td></tr>
<tr><th id="2462">2462</th><td>}</td></tr>
<tr><th id="2463">2463</th><td></td></tr>
<tr><th id="2464">2464</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo21legalizeAtomicCmpXChgERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg' data-ref="_ZNK4llvm19AMDGPULegalizerInfo21legalizeAtomicCmpXChgERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo21legalizeAtomicCmpXChgERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeAtomicCmpXChg</dfn>(</td></tr>
<tr><th id="2465">2465</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="534MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="534MI" data-ref-filename="534MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="535MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="535MRI" data-ref-filename="535MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="536B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="536B" data-ref-filename="536B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="2466">2466</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="537DstReg" title='DstReg' data-type='llvm::Register' data-ref="537DstReg" data-ref-filename="537DstReg">DstReg</dfn> = <a class="local col4 ref" href="#534MI" title='MI' data-ref="534MI" data-ref-filename="534MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2467">2467</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="538PtrReg" title='PtrReg' data-type='llvm::Register' data-ref="538PtrReg" data-ref-filename="538PtrReg">PtrReg</dfn> = <a class="local col4 ref" href="#534MI" title='MI' data-ref="534MI" data-ref-filename="534MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2468">2468</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="539CmpVal" title='CmpVal' data-type='llvm::Register' data-ref="539CmpVal" data-ref-filename="539CmpVal">CmpVal</dfn> = <a class="local col4 ref" href="#534MI" title='MI' data-ref="534MI" data-ref-filename="534MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2469">2469</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="540NewVal" title='NewVal' data-type='llvm::Register' data-ref="540NewVal" data-ref-filename="540NewVal">NewVal</dfn> = <a class="local col4 ref" href="#534MI" title='MI' data-ref="534MI" data-ref-filename="534MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2470">2470</th><td></td></tr>
<tr><th id="2471">2471</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AMDGPU::isFlatGlobalAddrSpace(MRI.getType(PtrReg).getAddressSpace()) &amp;&amp;</td></tr>
<tr><th id="2472">2472</th><td>         <q>"this should not have been custom lowered"</q>);</td></tr>
<tr><th id="2473">2473</th><td></td></tr>
<tr><th id="2474">2474</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="541ValTy" title='ValTy' data-type='llvm::LLT' data-ref="541ValTy" data-ref-filename="541ValTy">ValTy</dfn> = <a class="local col5 ref" href="#535MRI" title='MRI' data-ref="535MRI" data-ref-filename="535MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#539CmpVal" title='CmpVal' data-ref="539CmpVal" data-ref-filename="539CmpVal">CmpVal</a>);</td></tr>
<tr><th id="2475">2475</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="542VecTy" title='VecTy' data-type='llvm::LLT' data-ref="542VecTy" data-ref-filename="542VecTy">VecTy</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<var>2</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#541ValTy" title='ValTy' data-ref="541ValTy" data-ref-filename="541ValTy">ValTy</a>);</td></tr>
<tr><th id="2476">2476</th><td></td></tr>
<tr><th id="2477">2477</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="543PackedVal" title='PackedVal' data-type='llvm::Register' data-ref="543PackedVal" data-ref-filename="543PackedVal">PackedVal</dfn> = <a class="local col6 ref" href="#536B" title='B' data-ref="536B" data-ref-filename="536B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#542VecTy" title='VecTy' data-ref="542VecTy" data-ref-filename="542VecTy">VecTy</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{ <a class="local col0 ref" href="#540NewVal" title='NewVal' data-ref="540NewVal" data-ref-filename="540NewVal">NewVal</a>, <a class="local col9 ref" href="#539CmpVal" title='CmpVal' data-ref="539CmpVal" data-ref-filename="539CmpVal">CmpVal</a> }).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2478">2478</th><td></td></tr>
<tr><th id="2479">2479</th><td>  <a class="local col6 ref" href="#536B" title='B' data-ref="536B" data-ref-filename="536B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_ATOMIC_CMPXCHG" title='llvm::AMDGPU::G_AMDGPU_ATOMIC_CMPXCHG' data-ref="llvm::AMDGPU::G_AMDGPU_ATOMIC_CMPXCHG" data-ref-filename="llvm..AMDGPU..G_AMDGPU_ATOMIC_CMPXCHG">G_AMDGPU_ATOMIC_CMPXCHG</a>)</td></tr>
<tr><th id="2480">2480</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#537DstReg" title='DstReg' data-ref="537DstReg" data-ref-filename="537DstReg">DstReg</a>)</td></tr>
<tr><th id="2481">2481</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#538PtrReg" title='PtrReg' data-ref="538PtrReg" data-ref-filename="538PtrReg">PtrReg</a>)</td></tr>
<tr><th id="2482">2482</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#543PackedVal" title='PackedVal' data-ref="543PackedVal" data-ref-filename="543PackedVal">PackedVal</a>)</td></tr>
<tr><th id="2483">2483</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstrBuilder::setMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</a>(<a class="local col4 ref" href="#534MI" title='MI' data-ref="534MI" data-ref-filename="534MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>());</td></tr>
<tr><th id="2484">2484</th><td></td></tr>
<tr><th id="2485">2485</th><td>  <a class="local col4 ref" href="#534MI" title='MI' data-ref="534MI" data-ref-filename="534MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2486">2486</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2487">2487</th><td>}</td></tr>
<tr><th id="2488">2488</th><td></td></tr>
<tr><th id="2489">2489</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFlogERNS_12MachineInstrERNS_16MachineIRBuilderEd" title='llvm::AMDGPULegalizerInfo::legalizeFlog' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFlogERNS_12MachineInstrERNS_16MachineIRBuilderEd" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFlogERNS_12MachineInstrERNS_16MachineIRBuilderEd">legalizeFlog</dfn>(</td></tr>
<tr><th id="2490">2490</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="544MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="544MI" data-ref-filename="544MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="545B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="545B" data-ref-filename="545B">B</dfn>, <em>double</em> <dfn class="local col6 decl" id="546Log2BaseInverted" title='Log2BaseInverted' data-type='double' data-ref="546Log2BaseInverted" data-ref-filename="546Log2BaseInverted">Log2BaseInverted</dfn>) <em>const</em> {</td></tr>
<tr><th id="2491">2491</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="547Dst" title='Dst' data-type='llvm::Register' data-ref="547Dst" data-ref-filename="547Dst">Dst</dfn> = <a class="local col4 ref" href="#544MI" title='MI' data-ref="544MI" data-ref-filename="544MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2492">2492</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="548Src" title='Src' data-type='llvm::Register' data-ref="548Src" data-ref-filename="548Src">Src</dfn> = <a class="local col4 ref" href="#544MI" title='MI' data-ref="544MI" data-ref-filename="544MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2493">2493</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="549Ty" title='Ty' data-type='llvm::LLT' data-ref="549Ty" data-ref-filename="549Ty">Ty</dfn> = <a class="local col5 ref" href="#545B" title='B' data-ref="545B" data-ref-filename="545B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#547Dst" title='Dst' data-ref="547Dst" data-ref-filename="547Dst">Dst</a>);</td></tr>
<tr><th id="2494">2494</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="550Flags" title='Flags' data-type='unsigned int' data-ref="550Flags" data-ref-filename="550Flags">Flags</dfn> = <a class="local col4 ref" href="#544MI" title='MI' data-ref="544MI" data-ref-filename="544MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="2495">2495</th><td></td></tr>
<tr><th id="2496">2496</th><td>  <em>auto</em> <dfn class="local col1 decl" id="551Log2Operand" title='Log2Operand' data-type='llvm::MachineInstrBuilder' data-ref="551Log2Operand" data-ref-filename="551Log2Operand">Log2Operand</dfn> = <a class="local col5 ref" href="#545B" title='B' data-ref="545B" data-ref-filename="545B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildFLog2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFLog2' data-ref="_ZN4llvm16MachineIRBuilder10buildFLog2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildFLog2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFLog2</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#549Ty" title='Ty' data-ref="549Ty" data-ref-filename="549Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#548Src" title='Src' data-ref="548Src" data-ref-filename="548Src">Src</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col0 ref" href="#550Flags" title='Flags' data-ref="550Flags" data-ref-filename="550Flags">Flags</a>);</td></tr>
<tr><th id="2497">2497</th><td>  <em>auto</em> <dfn class="local col2 decl" id="552Log2BaseInvertedOperand" title='Log2BaseInvertedOperand' data-type='llvm::MachineInstrBuilder' data-ref="552Log2BaseInvertedOperand" data-ref-filename="552Log2BaseInvertedOperand">Log2BaseInvertedOperand</dfn> = <a class="local col5 ref" href="#545B" title='B' data-ref="545B" data-ref-filename="545B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#549Ty" title='Ty' data-ref="549Ty" data-ref-filename="549Ty">Ty</a>, <a class="local col6 ref" href="#546Log2BaseInverted" title='Log2BaseInverted' data-ref="546Log2BaseInverted" data-ref-filename="546Log2BaseInverted">Log2BaseInverted</a>);</td></tr>
<tr><th id="2498">2498</th><td></td></tr>
<tr><th id="2499">2499</th><td>  <a class="local col5 ref" href="#545B" title='B' data-ref="545B" data-ref-filename="545B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#547Dst" title='Dst' data-ref="547Dst" data-ref-filename="547Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#551Log2Operand" title='Log2Operand' data-ref="551Log2Operand" data-ref-filename="551Log2Operand">Log2Operand</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#552Log2BaseInvertedOperand" title='Log2BaseInvertedOperand' data-ref="552Log2BaseInvertedOperand" data-ref-filename="552Log2BaseInvertedOperand">Log2BaseInvertedOperand</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col0 ref" href="#550Flags" title='Flags' data-ref="550Flags" data-ref-filename="550Flags">Flags</a>);</td></tr>
<tr><th id="2500">2500</th><td>  <a class="local col4 ref" href="#544MI" title='MI' data-ref="544MI" data-ref-filename="544MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2501">2501</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2502">2502</th><td>}</td></tr>
<tr><th id="2503">2503</th><td></td></tr>
<tr><th id="2504">2504</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFExpERNS_12MachineInstrERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFExp' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFExpERNS_12MachineInstrERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFExpERNS_12MachineInstrERNS_16MachineIRBuilderE">legalizeFExp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="553MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="553MI" data-ref-filename="553MI">MI</dfn>,</td></tr>
<tr><th id="2505">2505</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="554B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="554B" data-ref-filename="554B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="2506">2506</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="555Dst" title='Dst' data-type='llvm::Register' data-ref="555Dst" data-ref-filename="555Dst">Dst</dfn> = <a class="local col3 ref" href="#553MI" title='MI' data-ref="553MI" data-ref-filename="553MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2507">2507</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="556Src" title='Src' data-type='llvm::Register' data-ref="556Src" data-ref-filename="556Src">Src</dfn> = <a class="local col3 ref" href="#553MI" title='MI' data-ref="553MI" data-ref-filename="553MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2508">2508</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="557Flags" title='Flags' data-type='unsigned int' data-ref="557Flags" data-ref-filename="557Flags">Flags</dfn> = <a class="local col3 ref" href="#553MI" title='MI' data-ref="553MI" data-ref-filename="553MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="2509">2509</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="558Ty" title='Ty' data-type='llvm::LLT' data-ref="558Ty" data-ref-filename="558Ty">Ty</dfn> = <a class="local col4 ref" href="#554B" title='B' data-ref="554B" data-ref-filename="554B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#555Dst" title='Dst' data-ref="555Dst" data-ref-filename="555Dst">Dst</a>);</td></tr>
<tr><th id="2510">2510</th><td></td></tr>
<tr><th id="2511">2511</th><td>  <em>auto</em> <dfn class="local col9 decl" id="559K" title='K' data-type='llvm::MachineInstrBuilder' data-ref="559K" data-ref-filename="559K">K</dfn> = <a class="local col4 ref" href="#554B" title='B' data-ref="554B" data-ref-filename="554B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#558Ty" title='Ty' data-ref="558Ty" data-ref-filename="558Ty">Ty</a>, <span class="namespace">numbers::</span><a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#llvm::numbers::log2e" title='llvm::numbers::log2e' data-ref="llvm::numbers::log2e" data-ref-filename="llvm..numbers..log2e">log2e</a>);</td></tr>
<tr><th id="2512">2512</th><td>  <em>auto</em> <dfn class="local col0 decl" id="560Mul" title='Mul' data-type='llvm::MachineInstrBuilder' data-ref="560Mul" data-ref-filename="560Mul">Mul</dfn> = <a class="local col4 ref" href="#554B" title='B' data-ref="554B" data-ref-filename="554B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#558Ty" title='Ty' data-ref="558Ty" data-ref-filename="558Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#556Src" title='Src' data-ref="556Src" data-ref-filename="556Src">Src</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#559K" title='K' data-ref="559K" data-ref-filename="559K">K</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col7 ref" href="#557Flags" title='Flags' data-ref="557Flags" data-ref-filename="557Flags">Flags</a>);</td></tr>
<tr><th id="2513">2513</th><td>  <a class="local col4 ref" href="#554B" title='B' data-ref="554B" data-ref-filename="554B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildFExp2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFExp2' data-ref="_ZN4llvm16MachineIRBuilder10buildFExp2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildFExp2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFExp2</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#555Dst" title='Dst' data-ref="555Dst" data-ref-filename="555Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#560Mul" title='Mul' data-ref="560Mul" data-ref-filename="560Mul">Mul</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col7 ref" href="#557Flags" title='Flags' data-ref="557Flags" data-ref-filename="557Flags">Flags</a>);</td></tr>
<tr><th id="2514">2514</th><td>  <a class="local col3 ref" href="#553MI" title='MI' data-ref="553MI" data-ref-filename="553MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2515">2515</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2516">2516</th><td>}</td></tr>
<tr><th id="2517">2517</th><td></td></tr>
<tr><th id="2518">2518</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFPowERNS_12MachineInstrERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFPow' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFPowERNS_12MachineInstrERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFPowERNS_12MachineInstrERNS_16MachineIRBuilderE">legalizeFPow</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="561MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="561MI" data-ref-filename="561MI">MI</dfn>,</td></tr>
<tr><th id="2519">2519</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="562B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="562B" data-ref-filename="562B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="2520">2520</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="563Dst" title='Dst' data-type='llvm::Register' data-ref="563Dst" data-ref-filename="563Dst">Dst</dfn> = <a class="local col1 ref" href="#561MI" title='MI' data-ref="561MI" data-ref-filename="561MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2521">2521</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="564Src0" title='Src0' data-type='llvm::Register' data-ref="564Src0" data-ref-filename="564Src0">Src0</dfn> = <a class="local col1 ref" href="#561MI" title='MI' data-ref="561MI" data-ref-filename="561MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2522">2522</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="565Src1" title='Src1' data-type='llvm::Register' data-ref="565Src1" data-ref-filename="565Src1">Src1</dfn> = <a class="local col1 ref" href="#561MI" title='MI' data-ref="561MI" data-ref-filename="561MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2523">2523</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="566Flags" title='Flags' data-type='unsigned int' data-ref="566Flags" data-ref-filename="566Flags">Flags</dfn> = <a class="local col1 ref" href="#561MI" title='MI' data-ref="561MI" data-ref-filename="561MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="2524">2524</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="567Ty" title='Ty' data-type='llvm::LLT' data-ref="567Ty" data-ref-filename="567Ty">Ty</dfn> = <a class="local col2 ref" href="#562B" title='B' data-ref="562B" data-ref-filename="562B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#563Dst" title='Dst' data-ref="563Dst" data-ref-filename="563Dst">Dst</a>);</td></tr>
<tr><th id="2525">2525</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="568S16" title='S16' data-type='const llvm::LLT' data-ref="568S16" data-ref-filename="568S16">S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>);</td></tr>
<tr><th id="2526">2526</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="569S32" title='S32' data-type='const llvm::LLT' data-ref="569S32" data-ref-filename="569S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2527">2527</th><td></td></tr>
<tr><th id="2528">2528</th><td>  <b>if</b> (<a class="local col7 ref" href="#567Ty" title='Ty' data-ref="567Ty" data-ref-filename="567Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col9 ref" href="#569S32" title='S32' data-ref="569S32" data-ref-filename="569S32">S32</a>) {</td></tr>
<tr><th id="2529">2529</th><td>    <em>auto</em> <dfn class="local col0 decl" id="570Log" title='Log' data-type='llvm::MachineInstrBuilder' data-ref="570Log" data-ref-filename="570Log">Log</dfn> = <a class="local col2 ref" href="#562B" title='B' data-ref="562B" data-ref-filename="562B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildFLog2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFLog2' data-ref="_ZN4llvm16MachineIRBuilder10buildFLog2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildFLog2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFLog2</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#569S32" title='S32' data-ref="569S32" data-ref-filename="569S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#564Src0" title='Src0' data-ref="564Src0" data-ref-filename="564Src0">Src0</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col6 ref" href="#566Flags" title='Flags' data-ref="566Flags" data-ref-filename="566Flags">Flags</a>);</td></tr>
<tr><th id="2530">2530</th><td>    <em>auto</em> <dfn class="local col1 decl" id="571Mul" title='Mul' data-type='llvm::MachineInstrBuilder' data-ref="571Mul" data-ref-filename="571Mul">Mul</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col2 ref" href="#562B" title='B' data-ref="562B" data-ref-filename="562B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_fmul_legacy" title='llvm::Intrinsic::amdgcn_fmul_legacy' data-ref="llvm::Intrinsic::amdgcn_fmul_legacy" data-ref-filename="llvm..Intrinsic..amdgcn_fmul_legacy">amdgcn_fmul_legacy</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#569S32" title='S32' data-ref="569S32" data-ref-filename="569S32">S32</a>}, <b>false</b>)</td></tr>
<tr><th id="2531">2531</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col0 ref" href="#570Log" title='Log' data-ref="570Log" data-ref-filename="570Log">Log</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="2532">2532</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#565Src1" title='Src1' data-ref="565Src1" data-ref-filename="565Src1">Src1</a>)</td></tr>
<tr><th id="2533">2533</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col6 ref" href="#566Flags" title='Flags' data-ref="566Flags" data-ref-filename="566Flags">Flags</a>);</td></tr>
<tr><th id="2534">2534</th><td>    <a class="local col2 ref" href="#562B" title='B' data-ref="562B" data-ref-filename="562B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildFExp2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFExp2' data-ref="_ZN4llvm16MachineIRBuilder10buildFExp2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildFExp2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFExp2</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#563Dst" title='Dst' data-ref="563Dst" data-ref-filename="563Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#571Mul" title='Mul' data-ref="571Mul" data-ref-filename="571Mul">Mul</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col6 ref" href="#566Flags" title='Flags' data-ref="566Flags" data-ref-filename="566Flags">Flags</a>);</td></tr>
<tr><th id="2535">2535</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#567Ty" title='Ty' data-ref="567Ty" data-ref-filename="567Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col8 ref" href="#568S16" title='S16' data-ref="568S16" data-ref-filename="568S16">S16</a>) {</td></tr>
<tr><th id="2536">2536</th><td>    <i>// There's no f16 fmul_legacy, so we need to convert for it.</i></td></tr>
<tr><th id="2537">2537</th><td>    <em>auto</em> <dfn class="local col2 decl" id="572Log" title='Log' data-type='llvm::MachineInstrBuilder' data-ref="572Log" data-ref-filename="572Log">Log</dfn> = <a class="local col2 ref" href="#562B" title='B' data-ref="562B" data-ref-filename="562B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildFLog2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFLog2' data-ref="_ZN4llvm16MachineIRBuilder10buildFLog2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildFLog2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFLog2</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#568S16" title='S16' data-ref="568S16" data-ref-filename="568S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#564Src0" title='Src0' data-ref="564Src0" data-ref-filename="564Src0">Src0</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col6 ref" href="#566Flags" title='Flags' data-ref="566Flags" data-ref-filename="566Flags">Flags</a>);</td></tr>
<tr><th id="2538">2538</th><td>    <em>auto</em> <dfn class="local col3 decl" id="573Ext0" title='Ext0' data-type='llvm::MachineInstrBuilder' data-ref="573Ext0" data-ref-filename="573Ext0">Ext0</dfn> = <a class="local col2 ref" href="#562B" title='B' data-ref="562B" data-ref-filename="562B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildFPExtERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFPExt' data-ref="_ZN4llvm16MachineIRBuilder10buildFPExtERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildFPExtERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFPExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#569S32" title='S32' data-ref="569S32" data-ref-filename="569S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#572Log" title='Log' data-ref="572Log" data-ref-filename="572Log">Log</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col6 ref" href="#566Flags" title='Flags' data-ref="566Flags" data-ref-filename="566Flags">Flags</a>);</td></tr>
<tr><th id="2539">2539</th><td>    <em>auto</em> <dfn class="local col4 decl" id="574Ext1" title='Ext1' data-type='llvm::MachineInstrBuilder' data-ref="574Ext1" data-ref-filename="574Ext1">Ext1</dfn> = <a class="local col2 ref" href="#562B" title='B' data-ref="562B" data-ref-filename="562B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildFPExtERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFPExt' data-ref="_ZN4llvm16MachineIRBuilder10buildFPExtERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildFPExtERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFPExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#569S32" title='S32' data-ref="569S32" data-ref-filename="569S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#565Src1" title='Src1' data-ref="565Src1" data-ref-filename="565Src1">Src1</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col6 ref" href="#566Flags" title='Flags' data-ref="566Flags" data-ref-filename="566Flags">Flags</a>);</td></tr>
<tr><th id="2540">2540</th><td>    <em>auto</em> <dfn class="local col5 decl" id="575Mul" title='Mul' data-type='llvm::MachineInstrBuilder' data-ref="575Mul" data-ref-filename="575Mul">Mul</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col2 ref" href="#562B" title='B' data-ref="562B" data-ref-filename="562B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_fmul_legacy" title='llvm::Intrinsic::amdgcn_fmul_legacy' data-ref="llvm::Intrinsic::amdgcn_fmul_legacy" data-ref-filename="llvm..Intrinsic..amdgcn_fmul_legacy">amdgcn_fmul_legacy</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#569S32" title='S32' data-ref="569S32" data-ref-filename="569S32">S32</a>}, <b>false</b>)</td></tr>
<tr><th id="2541">2541</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col3 ref" href="#573Ext0" title='Ext0' data-ref="573Ext0" data-ref-filename="573Ext0">Ext0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="2542">2542</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col4 ref" href="#574Ext1" title='Ext1' data-ref="574Ext1" data-ref-filename="574Ext1">Ext1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="2543">2543</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col6 ref" href="#566Flags" title='Flags' data-ref="566Flags" data-ref-filename="566Flags">Flags</a>);</td></tr>
<tr><th id="2544">2544</th><td></td></tr>
<tr><th id="2545">2545</th><td>    <a class="local col2 ref" href="#562B" title='B' data-ref="562B" data-ref-filename="562B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildFExp2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFExp2' data-ref="_ZN4llvm16MachineIRBuilder10buildFExp2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildFExp2ERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFExp2</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#563Dst" title='Dst' data-ref="563Dst" data-ref-filename="563Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#562B" title='B' data-ref="562B" data-ref-filename="562B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFPTrunc' data-ref="_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFPTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#568S16" title='S16' data-ref="568S16" data-ref-filename="568S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#575Mul" title='Mul' data-ref="575Mul" data-ref-filename="575Mul">Mul</a>), <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col6 ref" href="#566Flags" title='Flags' data-ref="566Flags" data-ref-filename="566Flags">Flags</a>);</td></tr>
<tr><th id="2546">2546</th><td>  } <b>else</b></td></tr>
<tr><th id="2547">2547</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2548">2548</th><td></td></tr>
<tr><th id="2549">2549</th><td>  <a class="local col1 ref" href="#561MI" title='MI' data-ref="561MI" data-ref-filename="561MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2550">2550</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2551">2551</th><td>}</td></tr>
<tr><th id="2552">2552</th><td></td></tr>
<tr><th id="2553">2553</th><td><i  data-doc="_ZL18stripAnySourceModsN4llvm8RegisterERNS_19MachineRegisterInfoE">// Find a source register, ignoring any possible source modifiers.</i></td></tr>
<tr><th id="2554">2554</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZL18stripAnySourceModsN4llvm8RegisterERNS_19MachineRegisterInfoE" title='stripAnySourceMods' data-type='llvm::Register stripAnySourceMods(llvm::Register OrigSrc, llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL18stripAnySourceModsN4llvm8RegisterERNS_19MachineRegisterInfoE" data-ref-filename="_ZL18stripAnySourceModsN4llvm8RegisterERNS_19MachineRegisterInfoE">stripAnySourceMods</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="576OrigSrc" title='OrigSrc' data-type='llvm::Register' data-ref="576OrigSrc" data-ref-filename="576OrigSrc">OrigSrc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="577MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="577MRI" data-ref-filename="577MRI">MRI</dfn>) {</td></tr>
<tr><th id="2555">2555</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="578ModSrc" title='ModSrc' data-type='llvm::Register' data-ref="578ModSrc" data-ref-filename="578ModSrc">ModSrc</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#576OrigSrc" title='OrigSrc' data-ref="576OrigSrc" data-ref-filename="576OrigSrc">OrigSrc</a>;</td></tr>
<tr><th id="2556">2556</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="579SrcFNeg" title='SrcFNeg' data-type='llvm::MachineInstr *' data-ref="579SrcFNeg" data-ref-filename="579SrcFNeg"><a class="local col9 ref" href="#579SrcFNeg" title='SrcFNeg' data-ref="579SrcFNeg" data-ref-filename="579SrcFNeg">SrcFNeg</a></dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FNEG" title='llvm::AMDGPU::G_FNEG' data-ref="llvm::AMDGPU::G_FNEG" data-ref-filename="llvm..AMDGPU..G_FNEG">G_FNEG</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#578ModSrc" title='ModSrc' data-ref="578ModSrc" data-ref-filename="578ModSrc">ModSrc</a>, <a class="local col7 ref" href="#577MRI" title='MRI' data-ref="577MRI" data-ref-filename="577MRI">MRI</a>)) {</td></tr>
<tr><th id="2557">2557</th><td>    <a class="local col8 ref" href="#578ModSrc" title='ModSrc' data-ref="578ModSrc" data-ref-filename="578ModSrc">ModSrc</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#579SrcFNeg" title='SrcFNeg' data-ref="579SrcFNeg" data-ref-filename="579SrcFNeg">SrcFNeg</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2558">2558</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="580SrcFAbs" title='SrcFAbs' data-type='llvm::MachineInstr *' data-ref="580SrcFAbs" data-ref-filename="580SrcFAbs"><a class="local col0 ref" href="#580SrcFAbs" title='SrcFAbs' data-ref="580SrcFAbs" data-ref-filename="580SrcFAbs">SrcFAbs</a></dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FABS" title='llvm::AMDGPU::G_FABS' data-ref="llvm::AMDGPU::G_FABS" data-ref-filename="llvm..AMDGPU..G_FABS">G_FABS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#578ModSrc" title='ModSrc' data-ref="578ModSrc" data-ref-filename="578ModSrc">ModSrc</a>, <a class="local col7 ref" href="#577MRI" title='MRI' data-ref="577MRI" data-ref-filename="577MRI">MRI</a>))</td></tr>
<tr><th id="2559">2559</th><td>      <a class="local col8 ref" href="#578ModSrc" title='ModSrc' data-ref="578ModSrc" data-ref-filename="578ModSrc">ModSrc</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#580SrcFAbs" title='SrcFAbs' data-ref="580SrcFAbs" data-ref-filename="580SrcFAbs">SrcFAbs</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2560">2560</th><td>  } <b>else</b> <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="581SrcFAbs" title='SrcFAbs' data-type='llvm::MachineInstr *' data-ref="581SrcFAbs" data-ref-filename="581SrcFAbs"><a class="local col1 ref" href="#581SrcFAbs" title='SrcFAbs' data-ref="581SrcFAbs" data-ref-filename="581SrcFAbs">SrcFAbs</a></dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_FABS" title='llvm::AMDGPU::G_FABS' data-ref="llvm::AMDGPU::G_FABS" data-ref-filename="llvm..AMDGPU..G_FABS">G_FABS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#578ModSrc" title='ModSrc' data-ref="578ModSrc" data-ref-filename="578ModSrc">ModSrc</a>, <a class="local col7 ref" href="#577MRI" title='MRI' data-ref="577MRI" data-ref-filename="577MRI">MRI</a>))</td></tr>
<tr><th id="2561">2561</th><td>    <a class="local col8 ref" href="#578ModSrc" title='ModSrc' data-ref="578ModSrc" data-ref-filename="578ModSrc">ModSrc</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#581SrcFAbs" title='SrcFAbs' data-ref="581SrcFAbs" data-ref-filename="581SrcFAbs">SrcFAbs</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2562">2562</th><td>  <b>return</b> <a class="local col8 ref" href="#578ModSrc" title='ModSrc' data-ref="578ModSrc" data-ref-filename="578ModSrc">ModSrc</a>;</td></tr>
<tr><th id="2563">2563</th><td>}</td></tr>
<tr><th id="2564">2564</th><td></td></tr>
<tr><th id="2565">2565</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFFloorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFFloor' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFFloorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFFloorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFFloor</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="582MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="582MI" data-ref-filename="582MI">MI</dfn>,</td></tr>
<tr><th id="2566">2566</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="583MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="583MRI" data-ref-filename="583MRI">MRI</dfn>,</td></tr>
<tr><th id="2567">2567</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="584B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="584B" data-ref-filename="584B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="2568">2568</th><td></td></tr>
<tr><th id="2569">2569</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="585S1" title='S1' data-type='const llvm::LLT' data-ref="585S1" data-ref-filename="585S1">S1</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>);</td></tr>
<tr><th id="2570">2570</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="586S64" title='S64' data-type='const llvm::LLT' data-ref="586S64" data-ref-filename="586S64">S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="2571">2571</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="587Dst" title='Dst' data-type='llvm::Register' data-ref="587Dst" data-ref-filename="587Dst">Dst</dfn> = <a class="local col2 ref" href="#582MI" title='MI' data-ref="582MI" data-ref-filename="582MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2572">2572</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="588OrigSrc" title='OrigSrc' data-type='llvm::Register' data-ref="588OrigSrc" data-ref-filename="588OrigSrc">OrigSrc</dfn> = <a class="local col2 ref" href="#582MI" title='MI' data-ref="582MI" data-ref-filename="582MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2573">2573</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="589Flags" title='Flags' data-type='unsigned int' data-ref="589Flags" data-ref-filename="589Flags">Flags</dfn> = <a class="local col2 ref" href="#582MI" title='MI' data-ref="582MI" data-ref-filename="582MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="2574">2574</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ST.hasFractBug() &amp;&amp; MRI.getType(Dst) == S64 &amp;&amp;</td></tr>
<tr><th id="2575">2575</th><td>         <q>"this should not have been custom lowered"</q>);</td></tr>
<tr><th id="2576">2576</th><td></td></tr>
<tr><th id="2577">2577</th><td>  <i>// V_FRACT is buggy on SI, so the F32 version is never used and (x-floor(x))</i></td></tr>
<tr><th id="2578">2578</th><td><i>  // is used instead. However, SI doesn't have V_FLOOR_F64, so the most</i></td></tr>
<tr><th id="2579">2579</th><td><i>  // efficient way to implement it is using V_FRACT_F64. The workaround for the</i></td></tr>
<tr><th id="2580">2580</th><td><i>  // V_FRACT bug is:</i></td></tr>
<tr><th id="2581">2581</th><td><i>  //    fract(x) = isnan(x) ? x : min(V_FRACT(x), 0.99999999999999999)</i></td></tr>
<tr><th id="2582">2582</th><td><i>  //</i></td></tr>
<tr><th id="2583">2583</th><td><i>  // Convert floor(x) to (x - fract(x))</i></td></tr>
<tr><th id="2584">2584</th><td></td></tr>
<tr><th id="2585">2585</th><td>  <em>auto</em> <dfn class="local col0 decl" id="590Fract" title='Fract' data-type='llvm::MachineInstrBuilder' data-ref="590Fract" data-ref-filename="590Fract">Fract</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col4 ref" href="#584B" title='B' data-ref="584B" data-ref-filename="584B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_fract" title='llvm::Intrinsic::amdgcn_fract' data-ref="llvm::Intrinsic::amdgcn_fract" data-ref-filename="llvm..Intrinsic..amdgcn_fract">amdgcn_fract</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#586S64" title='S64' data-ref="586S64" data-ref-filename="586S64">S64</a>}, <b>false</b>)</td></tr>
<tr><th id="2586">2586</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#588OrigSrc" title='OrigSrc' data-ref="588OrigSrc" data-ref-filename="588OrigSrc">OrigSrc</a>)</td></tr>
<tr><th id="2587">2587</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col9 ref" href="#589Flags" title='Flags' data-ref="589Flags" data-ref-filename="589Flags">Flags</a>);</td></tr>
<tr><th id="2588">2588</th><td></td></tr>
<tr><th id="2589">2589</th><td>  <i>// Give source modifier matching some assistance before obscuring a foldable</i></td></tr>
<tr><th id="2590">2590</th><td><i>  // pattern.</i></td></tr>
<tr><th id="2591">2591</th><td><i></i></td></tr>
<tr><th id="2592">2592</th><td><i>  // TODO: We can avoid the neg on the fract? The input sign to fract</i></td></tr>
<tr><th id="2593">2593</th><td><i>  // shouldn't matter?</i></td></tr>
<tr><th id="2594">2594</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="591ModSrc" title='ModSrc' data-type='llvm::Register' data-ref="591ModSrc" data-ref-filename="591ModSrc">ModSrc</dfn> = <a class="tu ref fn" href="#_ZL18stripAnySourceModsN4llvm8RegisterERNS_19MachineRegisterInfoE" title='stripAnySourceMods' data-use='c' data-ref="_ZL18stripAnySourceModsN4llvm8RegisterERNS_19MachineRegisterInfoE" data-ref-filename="_ZL18stripAnySourceModsN4llvm8RegisterERNS_19MachineRegisterInfoE">stripAnySourceMods</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#588OrigSrc" title='OrigSrc' data-ref="588OrigSrc" data-ref-filename="588OrigSrc">OrigSrc</a>, <span class='refarg'><a class="local col3 ref" href="#583MRI" title='MRI' data-ref="583MRI" data-ref-filename="583MRI">MRI</a></span>);</td></tr>
<tr><th id="2595">2595</th><td></td></tr>
<tr><th id="2596">2596</th><td>  <em>auto</em> <dfn class="local col2 decl" id="592Const" title='Const' data-type='llvm::MachineInstrBuilder' data-ref="592Const" data-ref-filename="592Const">Const</dfn> = <a class="local col4 ref" href="#584B" title='B' data-ref="584B" data-ref-filename="584B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#586S64" title='S64' data-ref="586S64" data-ref-filename="586S64">S64</a>, <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12BitsToDoubleEm" title='llvm::BitsToDouble' data-ref="_ZN4llvm12BitsToDoubleEm" data-ref-filename="_ZN4llvm12BitsToDoubleEm">BitsToDouble</a>(<var>0x3fefffffffffffff</var>));</td></tr>
<tr><th id="2597">2597</th><td></td></tr>
<tr><th id="2598">2598</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="593Min" title='Min' data-type='llvm::Register' data-ref="593Min" data-ref-filename="593Min">Min</dfn> = <a class="local col3 ref" href="#583MRI" title='MRI' data-ref="583MRI" data-ref-filename="583MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col6 ref" href="#586S64" title='S64' data-ref="586S64" data-ref-filename="586S64">S64</a>);</td></tr>
<tr><th id="2599">2599</th><td></td></tr>
<tr><th id="2600">2600</th><td>  <i>// We don't need to concern ourselves with the snan handling difference, so</i></td></tr>
<tr><th id="2601">2601</th><td><i>  // use the one which will directly select.</i></td></tr>
<tr><th id="2602">2602</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col4 decl" id="594MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="594MFI" data-ref-filename="594MFI">MFI</dfn> = <a class="local col4 ref" href="#584B" title='B' data-ref="584B" data-ref-filename="584B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="2603">2603</th><td>  <b>if</b> (<a class="local col4 ref" href="#594MFI" title='MFI' data-ref="594MFI" data-ref-filename="594MFI">MFI</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction7getModeEv" title='llvm::AMDGPUMachineFunction::getMode' data-ref="_ZNK4llvm21AMDGPUMachineFunction7getModeEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction7getModeEv">getMode</a>().<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..IEEE">IEEE</a>)</td></tr>
<tr><th id="2604">2604</th><td>    <a class="local col4 ref" href="#584B" title='B' data-ref="584B" data-ref-filename="584B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildFMinNumIEEEERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMinNumIEEE' data-ref="_ZN4llvm16MachineIRBuilder16buildFMinNumIEEEERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildFMinNumIEEEERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMinNumIEEE</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#593Min" title='Min' data-ref="593Min" data-ref-filename="593Min">Min</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#590Fract" title='Fract' data-ref="590Fract" data-ref-filename="590Fract">Fract</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#592Const" title='Const' data-ref="592Const" data-ref-filename="592Const">Const</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col9 ref" href="#589Flags" title='Flags' data-ref="589Flags" data-ref-filename="589Flags">Flags</a>);</td></tr>
<tr><th id="2605">2605</th><td>  <b>else</b></td></tr>
<tr><th id="2606">2606</th><td>    <a class="local col4 ref" href="#584B" title='B' data-ref="584B" data-ref-filename="584B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildFMinNumERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMinNum' data-ref="_ZN4llvm16MachineIRBuilder12buildFMinNumERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildFMinNumERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMinNum</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#593Min" title='Min' data-ref="593Min" data-ref-filename="593Min">Min</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#590Fract" title='Fract' data-ref="590Fract" data-ref-filename="590Fract">Fract</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#592Const" title='Const' data-ref="592Const" data-ref-filename="592Const">Const</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col9 ref" href="#589Flags" title='Flags' data-ref="589Flags" data-ref-filename="589Flags">Flags</a>);</td></tr>
<tr><th id="2607">2607</th><td></td></tr>
<tr><th id="2608">2608</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="595CorrectedFract" title='CorrectedFract' data-type='llvm::Register' data-ref="595CorrectedFract" data-ref-filename="595CorrectedFract">CorrectedFract</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#593Min" title='Min' data-ref="593Min" data-ref-filename="593Min">Min</a>;</td></tr>
<tr><th id="2609">2609</th><td>  <b>if</b> (!<a class="local col2 ref" href="#582MI" title='MI' data-ref="582MI" data-ref-filename="582MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FmNoNans" title='llvm::MachineInstr::FmNoNans' data-ref="llvm::MachineInstr::FmNoNans" data-ref-filename="llvm..MachineInstr..FmNoNans">FmNoNans</a>)) {</td></tr>
<tr><th id="2610">2610</th><td>    <em>auto</em> <dfn class="local col6 decl" id="596IsNan" title='IsNan' data-type='llvm::MachineInstrBuilder' data-ref="596IsNan" data-ref-filename="596IsNan">IsNan</dfn> = <a class="local col4 ref" href="#584B" title='B' data-ref="584B" data-ref-filename="584B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFCmp' data-ref="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE">buildFCmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ORD" title='llvm::CmpInst::FCMP_ORD' data-ref="llvm::CmpInst::FCMP_ORD" data-ref-filename="llvm..CmpInst..FCMP_ORD">FCMP_ORD</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#585S1" title='S1' data-ref="585S1" data-ref-filename="585S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#591ModSrc" title='ModSrc' data-ref="591ModSrc" data-ref-filename="591ModSrc">ModSrc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#591ModSrc" title='ModSrc' data-ref="591ModSrc" data-ref-filename="591ModSrc">ModSrc</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col9 ref" href="#589Flags" title='Flags' data-ref="589Flags" data-ref-filename="589Flags">Flags</a>);</td></tr>
<tr><th id="2611">2611</th><td>    <a class="local col5 ref" href="#595CorrectedFract" title='CorrectedFract' data-ref="595CorrectedFract" data-ref-filename="595CorrectedFract">CorrectedFract</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col4 ref" href="#584B" title='B' data-ref="584B" data-ref-filename="584B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#586S64" title='S64' data-ref="586S64" data-ref-filename="586S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#596IsNan" title='IsNan' data-ref="596IsNan" data-ref-filename="596IsNan">IsNan</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#591ModSrc" title='ModSrc' data-ref="591ModSrc" data-ref-filename="591ModSrc">ModSrc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#593Min" title='Min' data-ref="593Min" data-ref-filename="593Min">Min</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col9 ref" href="#589Flags" title='Flags' data-ref="589Flags" data-ref-filename="589Flags">Flags</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2612">2612</th><td>  }</td></tr>
<tr><th id="2613">2613</th><td></td></tr>
<tr><th id="2614">2614</th><td>  <em>auto</em> <dfn class="local col7 decl" id="597NegFract" title='NegFract' data-type='llvm::MachineInstrBuilder' data-ref="597NegFract" data-ref-filename="597NegFract">NegFract</dfn> = <a class="local col4 ref" href="#584B" title='B' data-ref="584B" data-ref-filename="584B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFNeg' data-ref="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFNeg</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#586S64" title='S64' data-ref="586S64" data-ref-filename="586S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#595CorrectedFract" title='CorrectedFract' data-ref="595CorrectedFract" data-ref-filename="595CorrectedFract">CorrectedFract</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col9 ref" href="#589Flags" title='Flags' data-ref="589Flags" data-ref-filename="589Flags">Flags</a>);</td></tr>
<tr><th id="2615">2615</th><td>  <a class="local col4 ref" href="#584B" title='B' data-ref="584B" data-ref-filename="584B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFAdd' data-ref="_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFAdd</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#587Dst" title='Dst' data-ref="587Dst" data-ref-filename="587Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#588OrigSrc" title='OrigSrc' data-ref="588OrigSrc" data-ref-filename="588OrigSrc">OrigSrc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#597NegFract" title='NegFract' data-ref="597NegFract" data-ref-filename="597NegFract">NegFract</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ERKT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ERKT_" data-ref-filename="_ZN4llvm8OptionalC1ERKT_"></a><a class="local col9 ref" href="#589Flags" title='Flags' data-ref="589Flags" data-ref-filename="589Flags">Flags</a>);</td></tr>
<tr><th id="2616">2616</th><td></td></tr>
<tr><th id="2617">2617</th><td>  <a class="local col2 ref" href="#582MI" title='MI' data-ref="582MI" data-ref-filename="582MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2618">2618</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2619">2619</th><td>}</td></tr>
<tr><th id="2620">2620</th><td></td></tr>
<tr><th id="2621">2621</th><td><i>// Turn an illegal packed v2s16 build vector into bit operations.</i></td></tr>
<tr><th id="2622">2622</th><td><i>// TODO: This should probably be a bitcast action in LegalizerHelper.</i></td></tr>
<tr><th id="2623">2623</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBuildVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeBuildVector' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBuildVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBuildVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeBuildVector</dfn>(</td></tr>
<tr><th id="2624">2624</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="598MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="598MI" data-ref-filename="598MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="599MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="599MRI" data-ref-filename="599MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="600B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="600B" data-ref-filename="600B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="2625">2625</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="601Dst" title='Dst' data-type='llvm::Register' data-ref="601Dst" data-ref-filename="601Dst">Dst</dfn> = <a class="local col8 ref" href="#598MI" title='MI' data-ref="598MI" data-ref-filename="598MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2626">2626</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="602S32" title='S32' data-type='const llvm::LLT' data-ref="602S32" data-ref-filename="602S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2627">2627</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.getType(Dst) == LLT::vector(<var>2</var>, <var>16</var>));</td></tr>
<tr><th id="2628">2628</th><td></td></tr>
<tr><th id="2629">2629</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="603Src0" title='Src0' data-type='llvm::Register' data-ref="603Src0" data-ref-filename="603Src0">Src0</dfn> = <a class="local col8 ref" href="#598MI" title='MI' data-ref="598MI" data-ref-filename="598MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2630">2630</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="604Src1" title='Src1' data-type='llvm::Register' data-ref="604Src1" data-ref-filename="604Src1">Src1</dfn> = <a class="local col8 ref" href="#598MI" title='MI' data-ref="598MI" data-ref-filename="598MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2631">2631</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI.getType(Src0) == LLT::scalar(<var>16</var>));</td></tr>
<tr><th id="2632">2632</th><td></td></tr>
<tr><th id="2633">2633</th><td>  <em>auto</em> <dfn class="local col5 decl" id="605Merge" title='Merge' data-type='llvm::MachineInstrBuilder' data-ref="605Merge" data-ref-filename="605Merge">Merge</dfn> = <a class="local col0 ref" href="#600B" title='B' data-ref="600B" data-ref-filename="600B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#602S32" title='S32' data-ref="602S32" data-ref-filename="602S32">S32</a>, {<a class="local col3 ref" href="#603Src0" title='Src0' data-ref="603Src0" data-ref-filename="603Src0">Src0</a>, <a class="local col4 ref" href="#604Src1" title='Src1' data-ref="604Src1" data-ref-filename="604Src1">Src1</a>});</td></tr>
<tr><th id="2634">2634</th><td>  <a class="local col0 ref" href="#600B" title='B' data-ref="600B" data-ref-filename="600B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBitcast' data-ref="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE">buildBitcast</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#601Dst" title='Dst' data-ref="601Dst" data-ref-filename="601Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#605Merge" title='Merge' data-ref="605Merge" data-ref-filename="605Merge">Merge</a>);</td></tr>
<tr><th id="2635">2635</th><td></td></tr>
<tr><th id="2636">2636</th><td>  <a class="local col8 ref" href="#598MI" title='MI' data-ref="598MI" data-ref-filename="598MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2637">2637</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2638">2638</th><td>}</td></tr>
<tr><th id="2639">2639</th><td></td></tr>
<tr><th id="2640">2640</th><td><i  data-doc="_ZL5isNotRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrE">// Check that this is a G_XOR x, -1</i></td></tr>
<tr><th id="2641">2641</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL5isNotRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrE" title='isNot' data-type='bool isNot(const llvm::MachineRegisterInfo &amp; MRI, const llvm::MachineInstr &amp; MI)' data-ref="_ZL5isNotRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrE" data-ref-filename="_ZL5isNotRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrE">isNot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="606MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="606MRI" data-ref-filename="606MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="607MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="607MI" data-ref-filename="607MI">MI</dfn>) {</td></tr>
<tr><th id="2642">2642</th><td>  <b>if</b> (<a class="local col7 ref" href="#607MI" title='MI' data-ref="607MI" data-ref-filename="607MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#245" title='llvm::TargetOpcode::G_XOR' data-ref="llvm::TargetOpcode::G_XOR" data-ref-filename="llvm..TargetOpcode..G_XOR">G_XOR</a>)</td></tr>
<tr><th id="2643">2643</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2644">2644</th><td>  <em>auto</em> <dfn class="local col8 decl" id="608ConstVal" title='ConstVal' data-type='llvm::Optional&lt;long&gt;' data-ref="608ConstVal" data-ref-filename="608ConstVal">ConstVal</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegSExtVal' data-ref="_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE">getConstantVRegSExtVal</a>(<a class="local col7 ref" href="#607MI" title='MI' data-ref="607MI" data-ref-filename="607MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#606MRI" title='MRI' data-ref="606MRI" data-ref-filename="606MRI">MRI</a>);</td></tr>
<tr><th id="2645">2645</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col8 ref" href="#608ConstVal" title='ConstVal' data-ref="608ConstVal" data-ref-filename="608ConstVal">ConstVal</a> &amp;&amp; <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col8 ref" href="#608ConstVal" title='ConstVal' data-ref="608ConstVal" data-ref-filename="608ConstVal">ConstVal</a> == -<var>1</var>;</td></tr>
<tr><th id="2646">2646</th><td>}</td></tr>
<tr><th id="2647">2647</th><td></td></tr>
<tr><th id="2648">2648</th><td><i  data-doc="_ZL17verifyCFIntrinsicRN4llvm12MachineInstrERNS_19MachineRegisterInfoERPS0_RPNS_17MachineBasicBlockERb">// Return the use branch instruction, otherwise null if the usage is invalid.</i></td></tr>
<tr><th id="2649">2649</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="2650">2650</th><td><dfn class="tu decl def fn" id="_ZL17verifyCFIntrinsicRN4llvm12MachineInstrERNS_19MachineRegisterInfoERPS0_RPNS_17MachineBasicBlockERb" title='verifyCFIntrinsic' data-type='llvm::MachineInstr * verifyCFIntrinsic(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, llvm::MachineInstr *&amp; Br, llvm::MachineBasicBlock *&amp; UncondBrTarget, bool &amp; Negated)' data-ref="_ZL17verifyCFIntrinsicRN4llvm12MachineInstrERNS_19MachineRegisterInfoERPS0_RPNS_17MachineBasicBlockERb" data-ref-filename="_ZL17verifyCFIntrinsicRN4llvm12MachineInstrERNS_19MachineRegisterInfoERPS0_RPNS_17MachineBasicBlockERb">verifyCFIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="609MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="609MI" data-ref-filename="609MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="610MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="610MRI" data-ref-filename="610MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&amp;<dfn class="local col1 decl" id="611Br" title='Br' data-type='llvm::MachineInstr *&amp;' data-ref="611Br" data-ref-filename="611Br">Br</dfn>,</td></tr>
<tr><th id="2651">2651</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col2 decl" id="612UncondBrTarget" title='UncondBrTarget' data-type='llvm::MachineBasicBlock *&amp;' data-ref="612UncondBrTarget" data-ref-filename="612UncondBrTarget">UncondBrTarget</dfn>, <em>bool</em> &amp;<dfn class="local col3 decl" id="613Negated" title='Negated' data-type='bool &amp;' data-ref="613Negated" data-ref-filename="613Negated">Negated</dfn>) {</td></tr>
<tr><th id="2652">2652</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="614CondDef" title='CondDef' data-type='llvm::Register' data-ref="614CondDef" data-ref-filename="614CondDef">CondDef</dfn> = <a class="local col9 ref" href="#609MI" title='MI' data-ref="609MI" data-ref-filename="609MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2653">2653</th><td>  <b>if</b> (!<a class="local col0 ref" href="#610MRI" title='MRI' data-ref="610MRI" data-ref-filename="610MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#614CondDef" title='CondDef' data-ref="614CondDef" data-ref-filename="614CondDef">CondDef</a>))</td></tr>
<tr><th id="2654">2654</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2655">2655</th><td></td></tr>
<tr><th id="2656">2656</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="615Parent" title='Parent' data-type='llvm::MachineBasicBlock *' data-ref="615Parent" data-ref-filename="615Parent">Parent</dfn> = <a class="local col9 ref" href="#609MI" title='MI' data-ref="609MI" data-ref-filename="609MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2657">2657</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="616UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="616UseMI" data-ref-filename="616UseMI">UseMI</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col0 ref" href="#610MRI" title='MRI' data-ref="610MRI" data-ref-filename="610MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE">use_instr_nodbg_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#614CondDef" title='CondDef' data-ref="614CondDef" data-ref-filename="614CondDef">CondDef</a>);</td></tr>
<tr><th id="2658">2658</th><td></td></tr>
<tr><th id="2659">2659</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL5isNotRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrE" title='isNot' data-use='c' data-ref="_ZL5isNotRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrE" data-ref-filename="_ZL5isNotRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrE">isNot</a>(<a class="local col0 ref" href="#610MRI" title='MRI' data-ref="610MRI" data-ref-filename="610MRI">MRI</a>, *<a class="local col6 ref" href="#616UseMI" title='UseMI' data-ref="616UseMI" data-ref-filename="616UseMI">UseMI</a>)) {</td></tr>
<tr><th id="2660">2660</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="617NegatedCond" title='NegatedCond' data-type='llvm::Register' data-ref="617NegatedCond" data-ref-filename="617NegatedCond">NegatedCond</dfn> = <a class="local col6 ref" href="#616UseMI" title='UseMI' data-ref="616UseMI" data-ref-filename="616UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2661">2661</th><td>    <b>if</b> (!<a class="local col0 ref" href="#610MRI" title='MRI' data-ref="610MRI" data-ref-filename="610MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#617NegatedCond" title='NegatedCond' data-ref="617NegatedCond" data-ref-filename="617NegatedCond">NegatedCond</a>))</td></tr>
<tr><th id="2662">2662</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2663">2663</th><td></td></tr>
<tr><th id="2664">2664</th><td>    <i>// We're deleting the def of this value, so we need to remove it.</i></td></tr>
<tr><th id="2665">2665</th><td>    <a class="local col6 ref" href="#616UseMI" title='UseMI' data-ref="616UseMI" data-ref-filename="616UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2666">2666</th><td></td></tr>
<tr><th id="2667">2667</th><td>    <a class="local col6 ref" href="#616UseMI" title='UseMI' data-ref="616UseMI" data-ref-filename="616UseMI">UseMI</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col0 ref" href="#610MRI" title='MRI' data-ref="610MRI" data-ref-filename="610MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE">use_instr_nodbg_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#617NegatedCond" title='NegatedCond' data-ref="617NegatedCond" data-ref-filename="617NegatedCond">NegatedCond</a>);</td></tr>
<tr><th id="2668">2668</th><td>    <a class="local col3 ref" href="#613Negated" title='Negated' data-ref="613Negated" data-ref-filename="613Negated">Negated</a> = <b>true</b>;</td></tr>
<tr><th id="2669">2669</th><td>  }</td></tr>
<tr><th id="2670">2670</th><td></td></tr>
<tr><th id="2671">2671</th><td>  <b>if</b> (<a class="local col6 ref" href="#616UseMI" title='UseMI' data-ref="616UseMI" data-ref-filename="616UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col5 ref" href="#615Parent" title='Parent' data-ref="615Parent" data-ref-filename="615Parent">Parent</a> || <a class="local col6 ref" href="#616UseMI" title='UseMI' data-ref="616UseMI" data-ref-filename="616UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_BRCOND" title='llvm::AMDGPU::G_BRCOND' data-ref="llvm::AMDGPU::G_BRCOND" data-ref-filename="llvm..AMDGPU..G_BRCOND">G_BRCOND</a>)</td></tr>
<tr><th id="2672">2672</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2673">2673</th><td></td></tr>
<tr><th id="2674">2674</th><td>  <i>// Make sure the cond br is followed by a G_BR, or is the last instruction.</i></td></tr>
<tr><th id="2675">2675</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="618Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="618Next" data-ref-filename="618Next">Next</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col6 ref" href="#616UseMI" title='UseMI' data-ref="616UseMI" data-ref-filename="616UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="2676">2676</th><td>  <b>if</b> (<a class="local col8 ref" href="#618Next" title='Next' data-ref="618Next" data-ref-filename="618Next">Next</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col5 ref" href="#615Parent" title='Parent' data-ref="615Parent" data-ref-filename="615Parent">Parent</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="2677">2677</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> <dfn class="local col9 decl" id="619NextMBB" title='NextMBB' data-type='MachineFunction::iterator' data-ref="619NextMBB" data-ref-filename="619NextMBB">NextMBB</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col5 ref" href="#615Parent" title='Parent' data-ref="615Parent" data-ref-filename="615Parent">Parent</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="2678">2678</th><td>    <b>if</b> (<a class="local col9 ref" href="#619NextMBB" title='NextMBB' data-ref="619NextMBB" data-ref-filename="619NextMBB">NextMBB</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col5 ref" href="#615Parent" title='Parent' data-ref="615Parent" data-ref-filename="615Parent">Parent</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv" data-ref-filename="_ZN4llvm15MachineFunction3endEv">end</a>()) <i>// Illegal intrinsic use.</i></td></tr>
<tr><th id="2679">2679</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2680">2680</th><td>    <a class="local col2 ref" href="#612UncondBrTarget" title='UncondBrTarget' data-ref="612UncondBrTarget" data-ref-filename="612UncondBrTarget">UncondBrTarget</a> = &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#619NextMBB" title='NextMBB' data-ref="619NextMBB" data-ref-filename="619NextMBB">NextMBB</a>;</td></tr>
<tr><th id="2681">2681</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2682">2682</th><td>    <b>if</b> (<a class="local col8 ref" href="#618Next" title='Next' data-ref="618Next" data-ref-filename="618Next">Next</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_BR" title='llvm::AMDGPU::G_BR' data-ref="llvm::AMDGPU::G_BR" data-ref-filename="llvm..AMDGPU..G_BR">G_BR</a>)</td></tr>
<tr><th id="2683">2683</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2684">2684</th><td>    <a class="local col1 ref" href="#611Br" title='Br' data-ref="611Br" data-ref-filename="611Br">Br</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#618Next" title='Next' data-ref="618Next" data-ref-filename="618Next">Next</a>;</td></tr>
<tr><th id="2685">2685</th><td>    <a class="local col2 ref" href="#612UncondBrTarget" title='UncondBrTarget' data-ref="612UncondBrTarget" data-ref-filename="612UncondBrTarget">UncondBrTarget</a> = <a class="local col1 ref" href="#611Br" title='Br' data-ref="611Br" data-ref-filename="611Br">Br</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="2686">2686</th><td>  }</td></tr>
<tr><th id="2687">2687</th><td></td></tr>
<tr><th id="2688">2688</th><td>  <b>return</b> <a class="local col6 ref" href="#616UseMI" title='UseMI' data-ref="616UseMI" data-ref-filename="616UseMI">UseMI</a>;</td></tr>
<tr><th id="2689">2689</th><td>}</td></tr>
<tr><th id="2690">2690</th><td></td></tr>
<tr><th id="2691">2691</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE" title='llvm::AMDGPULegalizerInfo::loadInputValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE">loadInputValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="620DstReg" title='DstReg' data-type='llvm::Register' data-ref="620DstReg" data-ref-filename="620DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="621B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="621B" data-ref-filename="621B">B</dfn>,</td></tr>
<tr><th id="2692">2692</th><td>                                         <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a> *<dfn class="local col2 decl" id="622Arg" title='Arg' data-type='const llvm::ArgDescriptor *' data-ref="622Arg" data-ref-filename="622Arg">Arg</dfn>,</td></tr>
<tr><th id="2693">2693</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="623ArgRC" title='ArgRC' data-type='const llvm::TargetRegisterClass *' data-ref="623ArgRC" data-ref-filename="623ArgRC">ArgRC</dfn>,</td></tr>
<tr><th id="2694">2694</th><td>                                         <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="624ArgTy" title='ArgTy' data-type='llvm::LLT' data-ref="624ArgTy" data-ref-filename="624ArgTy">ArgTy</dfn>) <em>const</em> {</td></tr>
<tr><th id="2695">2695</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col5 decl" id="625SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="625SrcReg" data-ref-filename="625SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#622Arg" title='Arg' data-ref="622Arg" data-ref-filename="622Arg">Arg</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>();</td></tr>
<tr><th id="2696">2696</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Register::isPhysicalRegister(SrcReg) &amp;&amp; <q>"Physical register expected"</q>);</td></tr>
<tr><th id="2697">2697</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstReg.isVirtual() &amp;&amp; <q>"Virtual register expected"</q>);</td></tr>
<tr><th id="2698">2698</th><td></td></tr>
<tr><th id="2699">2699</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="626LiveIn" title='LiveIn' data-type='llvm::Register' data-ref="626LiveIn" data-ref-filename="626LiveIn">LiveIn</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm24getFunctionLiveInPhysRegERNS_15MachineFunctionERKNS_15TargetInstrInfoENS_10MCRegisterERKNS_19TargetRegisterClassENS_3LLTE" title='llvm::getFunctionLiveInPhysReg' data-ref="_ZN4llvm24getFunctionLiveInPhysRegERNS_15MachineFunctionERKNS_15TargetInstrInfoENS_10MCRegisterERKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZN4llvm24getFunctionLiveInPhysRegERNS_15MachineFunctionERKNS_15TargetInstrInfoENS_10MCRegisterERKNS_19TargetRegisterClassENS_3LLTE">getFunctionLiveInPhysReg</a>(<span class='refarg'><a class="local col1 ref" href="#621B" title='B' data-ref="621B" data-ref-filename="621B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>()</span>, <a class="local col1 ref" href="#621B" title='B' data-ref="621B" data-ref-filename="621B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getTIIEv" title='llvm::MachineIRBuilder::getTII' data-ref="_ZN4llvm16MachineIRBuilder6getTIIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getTIIEv">getTII</a>(), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col5 ref" href="#625SrcReg" title='SrcReg' data-ref="625SrcReg" data-ref-filename="625SrcReg">SrcReg</a>, *<a class="local col3 ref" href="#623ArgRC" title='ArgRC' data-ref="623ArgRC" data-ref-filename="623ArgRC">ArgRC</a>,</td></tr>
<tr><th id="2700">2700</th><td>                                             <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#624ArgTy" title='ArgTy' data-ref="624ArgTy" data-ref-filename="624ArgTy">ArgTy</a>);</td></tr>
<tr><th id="2701">2701</th><td>  <b>if</b> (<a class="local col2 ref" href="#622Arg" title='Arg' data-ref="622Arg" data-ref-filename="622Arg">Arg</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor8isMaskedEv" title='llvm::ArgDescriptor::isMasked' data-ref="_ZNK4llvm13ArgDescriptor8isMaskedEv" data-ref-filename="_ZNK4llvm13ArgDescriptor8isMaskedEv">isMasked</a>()) {</td></tr>
<tr><th id="2702">2702</th><td>    <i>// TODO: Should we try to emit this once in the entry block?</i></td></tr>
<tr><th id="2703">2703</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="627S32" title='S32' data-type='const llvm::LLT' data-ref="627S32" data-ref-filename="627S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2704">2704</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="628Mask" title='Mask' data-type='const unsigned int' data-ref="628Mask" data-ref-filename="628Mask">Mask</dfn> = <a class="local col2 ref" href="#622Arg" title='Arg' data-ref="622Arg" data-ref-filename="622Arg">Arg</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor7getMaskEv" title='llvm::ArgDescriptor::getMask' data-ref="_ZNK4llvm13ArgDescriptor7getMaskEv" data-ref-filename="_ZNK4llvm13ArgDescriptor7getMaskEv">getMask</a>();</td></tr>
<tr><th id="2705">2705</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="629Shift" title='Shift' data-type='const unsigned int' data-ref="629Shift" data-ref-filename="629Shift">Shift</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" title='llvm::countTrailingZeros' data-ref="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE" data-ref-filename="_ZN4llvm18countTrailingZerosET_NS_12ZeroBehaviorE">countTrailingZeros</a>&lt;<em>unsigned</em>&gt;(<a class="local col8 ref" href="#628Mask" title='Mask' data-ref="628Mask" data-ref-filename="628Mask">Mask</a>);</td></tr>
<tr><th id="2706">2706</th><td></td></tr>
<tr><th id="2707">2707</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="630AndMaskSrc" title='AndMaskSrc' data-type='llvm::Register' data-ref="630AndMaskSrc" data-ref-filename="630AndMaskSrc">AndMaskSrc</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#626LiveIn" title='LiveIn' data-ref="626LiveIn" data-ref-filename="626LiveIn">LiveIn</a>;</td></tr>
<tr><th id="2708">2708</th><td></td></tr>
<tr><th id="2709">2709</th><td>    <b>if</b> (<a class="local col9 ref" href="#629Shift" title='Shift' data-ref="629Shift" data-ref-filename="629Shift">Shift</a> != <var>0</var>) {</td></tr>
<tr><th id="2710">2710</th><td>      <em>auto</em> <dfn class="local col1 decl" id="631ShiftAmt" title='ShiftAmt' data-type='llvm::MachineInstrBuilder' data-ref="631ShiftAmt" data-ref-filename="631ShiftAmt">ShiftAmt</dfn> = <a class="local col1 ref" href="#621B" title='B' data-ref="621B" data-ref-filename="621B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#627S32" title='S32' data-ref="627S32" data-ref-filename="627S32">S32</a>, <a class="local col9 ref" href="#629Shift" title='Shift' data-ref="629Shift" data-ref-filename="629Shift">Shift</a>);</td></tr>
<tr><th id="2711">2711</th><td>      <a class="local col0 ref" href="#630AndMaskSrc" title='AndMaskSrc' data-ref="630AndMaskSrc" data-ref-filename="630AndMaskSrc">AndMaskSrc</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#621B" title='B' data-ref="621B" data-ref-filename="621B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildLShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildLShr' data-ref="_ZN4llvm16MachineIRBuilder9buildLShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildLShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildLShr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#627S32" title='S32' data-ref="627S32" data-ref-filename="627S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#626LiveIn" title='LiveIn' data-ref="626LiveIn" data-ref-filename="626LiveIn">LiveIn</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#631ShiftAmt" title='ShiftAmt' data-ref="631ShiftAmt" data-ref-filename="631ShiftAmt">ShiftAmt</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2712">2712</th><td>    }</td></tr>
<tr><th id="2713">2713</th><td></td></tr>
<tr><th id="2714">2714</th><td>    <a class="local col1 ref" href="#621B" title='B' data-ref="621B" data-ref-filename="621B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildAnd' data-ref="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAndERKNS_5DstOpERKNS_5SrcOpES6_">buildAnd</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#620DstReg" title='DstReg' data-ref="620DstReg" data-ref-filename="620DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#630AndMaskSrc" title='AndMaskSrc' data-ref="630AndMaskSrc" data-ref-filename="630AndMaskSrc">AndMaskSrc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#621B" title='B' data-ref="621B" data-ref-filename="621B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#627S32" title='S32' data-ref="627S32" data-ref-filename="627S32">S32</a>, <a class="local col8 ref" href="#628Mask" title='Mask' data-ref="628Mask" data-ref-filename="628Mask">Mask</a> &gt;&gt; <a class="local col9 ref" href="#629Shift" title='Shift' data-ref="629Shift" data-ref-filename="629Shift">Shift</a>));</td></tr>
<tr><th id="2715">2715</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2716">2716</th><td>    <a class="local col1 ref" href="#621B" title='B' data-ref="621B" data-ref-filename="621B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#620DstReg" title='DstReg' data-ref="620DstReg" data-ref-filename="620DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#626LiveIn" title='LiveIn' data-ref="626LiveIn" data-ref-filename="626LiveIn">LiveIn</a>);</td></tr>
<tr><th id="2717">2717</th><td>  }</td></tr>
<tr><th id="2718">2718</th><td></td></tr>
<tr><th id="2719">2719</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2720">2720</th><td>}</td></tr>
<tr><th id="2721">2721</th><td></td></tr>
<tr><th id="2722">2722</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::loadInputValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">loadInputValue</dfn>(</td></tr>
<tr><th id="2723">2723</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="632DstReg" title='DstReg' data-type='llvm::Register' data-ref="632DstReg" data-ref-filename="632DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="633B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="633B" data-ref-filename="633B">B</dfn>,</td></tr>
<tr><th id="2724">2724</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PreloadedValue">PreloadedValue</a> <dfn class="local col4 decl" id="634ArgType" title='ArgType' data-type='AMDGPUFunctionArgInfo::PreloadedValue' data-ref="634ArgType" data-ref-filename="634ArgType">ArgType</dfn>) <em>const</em> {</td></tr>
<tr><th id="2725">2725</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col5 decl" id="635MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="635MFI" data-ref-filename="635MFI">MFI</dfn> = <a class="local col3 ref" href="#633B" title='B' data-ref="633B" data-ref-filename="633B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="2726">2726</th><td>  <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a> *<dfn class="local col6 decl" id="636Arg" title='Arg' data-type='const llvm::ArgDescriptor *' data-ref="636Arg" data-ref-filename="636Arg">Arg</dfn>;</td></tr>
<tr><th id="2727">2727</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="637ArgRC" title='ArgRC' data-type='const llvm::TargetRegisterClass *' data-ref="637ArgRC" data-ref-filename="637ArgRC">ArgRC</dfn>;</td></tr>
<tr><th id="2728">2728</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev" data-ref-filename="_ZN4llvm3LLTC1Ev"></a><dfn class="local col8 decl" id="638ArgTy" title='ArgTy' data-type='llvm::LLT' data-ref="638ArgTy" data-ref-filename="638ArgTy">ArgTy</dfn>;</td></tr>
<tr><th id="2729">2729</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col6 ref" href="#636Arg" title='Arg' data-ref="636Arg" data-ref-filename="636Arg">Arg</a></span>, <span class='refarg'><a class="local col7 ref" href="#637ArgRC" title='ArgRC' data-ref="637ArgRC" data-ref-filename="637ArgRC">ArgRC</a></span>, <span class='refarg'><a class="local col8 ref" href="#638ArgTy" title='ArgTy' data-ref="638ArgTy" data-ref-filename="638ArgTy">ArgTy</a></span>) <span class='ref fn' title='std::tuple::operator=' data-ref="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE" data-ref-filename="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE">=</span> <a class="local col5 ref" href="#635MFI" title='MFI' data-ref="635MFI" data-ref-filename="635MFI">MFI</a>-&gt;<a class="ref fn" href="SIMachineFunctionInfo.h.html#_ZNK4llvm21SIMachineFunctionInfo17getPreloadedValueENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::SIMachineFunctionInfo::getPreloadedValue' data-ref="_ZNK4llvm21SIMachineFunctionInfo17getPreloadedValueENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm21SIMachineFunctionInfo17getPreloadedValueENS_21AMDGPUFunctionArgInfo14PreloadedValueE">getPreloadedValue</a>(<a class="local col4 ref" href="#634ArgType" title='ArgType' data-ref="634ArgType" data-ref-filename="634ArgType">ArgType</a>);</td></tr>
<tr><th id="2730">2730</th><td></td></tr>
<tr><th id="2731">2731</th><td>  <b>if</b> (!<a class="local col6 ref" href="#636Arg" title='Arg' data-ref="636Arg" data-ref-filename="636Arg">Arg</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor10isRegisterEv" title='llvm::ArgDescriptor::isRegister' data-ref="_ZNK4llvm13ArgDescriptor10isRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor10isRegisterEv">isRegister</a>() || !<a class="local col6 ref" href="#636Arg" title='Arg' data-ref="636Arg" data-ref-filename="636Arg">Arg</a>-&gt;<a class="ref fn" href="AMDGPUArgumentUsageInfo.h.html#_ZNK4llvm13ArgDescriptor11getRegisterEv" title='llvm::ArgDescriptor::getRegister' data-ref="_ZNK4llvm13ArgDescriptor11getRegisterEv" data-ref-filename="_ZNK4llvm13ArgDescriptor11getRegisterEv">getRegister</a>().<a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegister7isValidEv" title='llvm::MCRegister::isValid' data-ref="_ZNK4llvm10MCRegister7isValidEv" data-ref-filename="_ZNK4llvm10MCRegister7isValidEv">isValid</a>())</td></tr>
<tr><th id="2732">2732</th><td>    <b>return</b> <b>false</b>; <i>// TODO: Handle these</i></td></tr>
<tr><th id="2733">2733</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE" title='llvm::AMDGPULegalizerInfo::loadInputValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE">loadInputValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#632DstReg" title='DstReg' data-ref="632DstReg" data-ref-filename="632DstReg">DstReg</a>, <span class='refarg'><a class="local col3 ref" href="#633B" title='B' data-ref="633B" data-ref-filename="633B">B</a></span>, <a class="local col6 ref" href="#636Arg" title='Arg' data-ref="636Arg" data-ref-filename="636Arg">Arg</a>, <a class="local col7 ref" href="#637ArgRC" title='ArgRC' data-ref="637ArgRC" data-ref-filename="637ArgRC">ArgRC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#638ArgTy" title='ArgTy' data-ref="638ArgTy" data-ref-filename="638ArgTy">ArgTy</a>);</td></tr>
<tr><th id="2734">2734</th><td>}</td></tr>
<tr><th id="2735">2735</th><td></td></tr>
<tr><th id="2736">2736</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">legalizePreloadedArgIntrin</dfn>(</td></tr>
<tr><th id="2737">2737</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="639MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="639MI" data-ref-filename="639MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="640MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="640MRI" data-ref-filename="640MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="641B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="641B" data-ref-filename="641B">B</dfn>,</td></tr>
<tr><th id="2738">2738</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PreloadedValue">PreloadedValue</a> <dfn class="local col2 decl" id="642ArgType" title='ArgType' data-type='AMDGPUFunctionArgInfo::PreloadedValue' data-ref="642ArgType" data-ref-filename="642ArgType">ArgType</dfn>) <em>const</em> {</td></tr>
<tr><th id="2739">2739</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::loadInputValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">loadInputValue</a>(<a class="local col9 ref" href="#639MI" title='MI' data-ref="639MI" data-ref-filename="639MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col1 ref" href="#641B" title='B' data-ref="641B" data-ref-filename="641B">B</a></span>, <a class="local col2 ref" href="#642ArgType" title='ArgType' data-ref="642ArgType" data-ref-filename="642ArgType">ArgType</a>))</td></tr>
<tr><th id="2740">2740</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2741">2741</th><td></td></tr>
<tr><th id="2742">2742</th><td>  <a class="local col9 ref" href="#639MI" title='MI' data-ref="639MI" data-ref-filename="639MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2743">2743</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2744">2744</th><td>}</td></tr>
<tr><th id="2745">2745</th><td></td></tr>
<tr><th id="2746">2746</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFDIV' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFDIV</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="643MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="643MI" data-ref-filename="643MI">MI</dfn>,</td></tr>
<tr><th id="2747">2747</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="644MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="644MRI" data-ref-filename="644MRI">MRI</dfn>,</td></tr>
<tr><th id="2748">2748</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="645B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="645B" data-ref-filename="645B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="2749">2749</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="646Dst" title='Dst' data-type='llvm::Register' data-ref="646Dst" data-ref-filename="646Dst">Dst</dfn> = <a class="local col3 ref" href="#643MI" title='MI' data-ref="643MI" data-ref-filename="643MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2750">2750</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="647DstTy" title='DstTy' data-type='llvm::LLT' data-ref="647DstTy" data-ref-filename="647DstTy">DstTy</dfn> = <a class="local col4 ref" href="#644MRI" title='MRI' data-ref="644MRI" data-ref-filename="644MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#646Dst" title='Dst' data-ref="646Dst" data-ref-filename="646Dst">Dst</a>);</td></tr>
<tr><th id="2751">2751</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="648S16" title='S16' data-type='llvm::LLT' data-ref="648S16" data-ref-filename="648S16">S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>);</td></tr>
<tr><th id="2752">2752</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="649S32" title='S32' data-type='llvm::LLT' data-ref="649S32" data-ref-filename="649S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2753">2753</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="650S64" title='S64' data-type='llvm::LLT' data-ref="650S64" data-ref-filename="650S64">S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="2754">2754</th><td></td></tr>
<tr><th id="2755">2755</th><td>  <b>if</b> (<a class="local col7 ref" href="#647DstTy" title='DstTy' data-ref="647DstTy" data-ref-filename="647DstTy">DstTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col8 ref" href="#648S16" title='S16' data-ref="648S16" data-ref-filename="648S16">S16</a>)</td></tr>
<tr><th id="2756">2756</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV16ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFDIV16' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV16ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV16ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFDIV16</a>(<span class='refarg'><a class="local col3 ref" href="#643MI" title='MI' data-ref="643MI" data-ref-filename="643MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#644MRI" title='MRI' data-ref="644MRI" data-ref-filename="644MRI">MRI</a></span>, <span class='refarg'><a class="local col5 ref" href="#645B" title='B' data-ref="645B" data-ref-filename="645B">B</a></span>);</td></tr>
<tr><th id="2757">2757</th><td>  <b>if</b> (<a class="local col7 ref" href="#647DstTy" title='DstTy' data-ref="647DstTy" data-ref-filename="647DstTy">DstTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col9 ref" href="#649S32" title='S32' data-ref="649S32" data-ref-filename="649S32">S32</a>)</td></tr>
<tr><th id="2758">2758</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFDIV32' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFDIV32</a>(<span class='refarg'><a class="local col3 ref" href="#643MI" title='MI' data-ref="643MI" data-ref-filename="643MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#644MRI" title='MRI' data-ref="644MRI" data-ref-filename="644MRI">MRI</a></span>, <span class='refarg'><a class="local col5 ref" href="#645B" title='B' data-ref="645B" data-ref-filename="645B">B</a></span>);</td></tr>
<tr><th id="2759">2759</th><td>  <b>if</b> (<a class="local col7 ref" href="#647DstTy" title='DstTy' data-ref="647DstTy" data-ref-filename="647DstTy">DstTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col0 ref" href="#650S64" title='S64' data-ref="650S64" data-ref-filename="650S64">S64</a>)</td></tr>
<tr><th id="2760">2760</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFDIV64' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFDIV64</a>(<span class='refarg'><a class="local col3 ref" href="#643MI" title='MI' data-ref="643MI" data-ref-filename="643MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#644MRI" title='MRI' data-ref="644MRI" data-ref-filename="644MRI">MRI</a></span>, <span class='refarg'><a class="local col5 ref" href="#645B" title='B' data-ref="645B" data-ref-filename="645B">B</a></span>);</td></tr>
<tr><th id="2761">2761</th><td></td></tr>
<tr><th id="2762">2762</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2763">2763</th><td>}</td></tr>
<tr><th id="2764">2764</th><td></td></tr>
<tr><th id="2765">2765</th><td><em>void</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" title='llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM32Impl' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b">legalizeUDIV_UREM32Impl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="651B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="651B" data-ref-filename="651B">B</dfn>,</td></tr>
<tr><th id="2766">2766</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="652DstReg" title='DstReg' data-type='llvm::Register' data-ref="652DstReg" data-ref-filename="652DstReg">DstReg</dfn>,</td></tr>
<tr><th id="2767">2767</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="653X" title='X' data-type='llvm::Register' data-ref="653X" data-ref-filename="653X">X</dfn>,</td></tr>
<tr><th id="2768">2768</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="654Y" title='Y' data-type='llvm::Register' data-ref="654Y" data-ref-filename="654Y">Y</dfn>,</td></tr>
<tr><th id="2769">2769</th><td>                                                  <em>bool</em> <dfn class="local col5 decl" id="655IsDiv" title='IsDiv' data-type='bool' data-ref="655IsDiv" data-ref-filename="655IsDiv">IsDiv</dfn>) <em>const</em> {</td></tr>
<tr><th id="2770">2770</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="656S1" title='S1' data-type='const llvm::LLT' data-ref="656S1" data-ref-filename="656S1">S1</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>);</td></tr>
<tr><th id="2771">2771</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="657S32" title='S32' data-type='const llvm::LLT' data-ref="657S32" data-ref-filename="657S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2772">2772</th><td></td></tr>
<tr><th id="2773">2773</th><td>  <i>// See AMDGPUCodeGenPrepare::expandDivRem32 for a description of the</i></td></tr>
<tr><th id="2774">2774</th><td><i>  // algorithm used here.</i></td></tr>
<tr><th id="2775">2775</th><td><i></i></td></tr>
<tr><th id="2776">2776</th><td><i>  // Initial estimate of inv(y).</i></td></tr>
<tr><th id="2777">2777</th><td>  <em>auto</em> <dfn class="local col8 decl" id="658FloatY" title='FloatY' data-type='llvm::MachineInstrBuilder' data-ref="658FloatY" data-ref-filename="658FloatY">FloatY</dfn> = <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUITOFP' data-ref="_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE">buildUITOFP</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#654Y" title='Y' data-ref="654Y" data-ref-filename="654Y">Y</a>);</td></tr>
<tr><th id="2778">2778</th><td>  <em>auto</em> <dfn class="local col9 decl" id="659RcpIFlag" title='RcpIFlag' data-type='llvm::MachineInstrBuilder' data-ref="659RcpIFlag" data-ref-filename="659RcpIFlag">RcpIFlag</dfn> = <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_RCP_IFLAG" title='llvm::AMDGPU::G_AMDGPU_RCP_IFLAG' data-ref="llvm::AMDGPU::G_AMDGPU_RCP_IFLAG" data-ref-filename="llvm..AMDGPU..G_AMDGPU_RCP_IFLAG">G_AMDGPU_RCP_IFLAG</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>}, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#658FloatY" title='FloatY' data-ref="658FloatY" data-ref-filename="658FloatY">FloatY</a>});</td></tr>
<tr><th id="2779">2779</th><td>  <em>auto</em> <dfn class="local col0 decl" id="660Scale" title='Scale' data-type='llvm::MachineInstrBuilder' data-ref="660Scale" data-ref-filename="660Scale">Scale</dfn> = <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11BitsToFloatEj" title='llvm::BitsToFloat' data-ref="_ZN4llvm11BitsToFloatEj" data-ref-filename="_ZN4llvm11BitsToFloatEj">BitsToFloat</a>(<var>0x4f7ffffe</var>));</td></tr>
<tr><th id="2780">2780</th><td>  <em>auto</em> <dfn class="local col1 decl" id="661ScaledY" title='ScaledY' data-type='llvm::MachineInstrBuilder' data-ref="661ScaledY" data-ref-filename="661ScaledY">ScaledY</dfn> = <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#659RcpIFlag" title='RcpIFlag' data-ref="659RcpIFlag" data-ref-filename="659RcpIFlag">RcpIFlag</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#660Scale" title='Scale' data-ref="660Scale" data-ref-filename="660Scale">Scale</a>);</td></tr>
<tr><th id="2781">2781</th><td>  <em>auto</em> <dfn class="local col2 decl" id="662Z" title='Z' data-type='llvm::MachineInstrBuilder' data-ref="662Z" data-ref-filename="662Z">Z</dfn> = <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildFPTOUI' data-ref="_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE">buildFPTOUI</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#661ScaledY" title='ScaledY' data-ref="661ScaledY" data-ref-filename="661ScaledY">ScaledY</a>);</td></tr>
<tr><th id="2782">2782</th><td></td></tr>
<tr><th id="2783">2783</th><td>  <i>// One round of UNR.</i></td></tr>
<tr><th id="2784">2784</th><td>  <em>auto</em> <dfn class="local col3 decl" id="663NegY" title='NegY' data-type='llvm::MachineInstrBuilder' data-ref="663NegY" data-ref-filename="663NegY">NegY</dfn> = <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSub' data-ref="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildSub</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <var>0</var>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#654Y" title='Y' data-ref="654Y" data-ref-filename="654Y">Y</a>);</td></tr>
<tr><th id="2785">2785</th><td>  <em>auto</em> <dfn class="local col4 decl" id="664NegYZ" title='NegYZ' data-type='llvm::MachineInstrBuilder' data-ref="664NegYZ" data-ref-filename="664NegYZ">NegYZ</dfn> = <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildMul' data-ref="_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#663NegY" title='NegY' data-ref="663NegY" data-ref-filename="663NegY">NegY</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#662Z" title='Z' data-ref="662Z" data-ref-filename="662Z">Z</a>);</td></tr>
<tr><th id="2786">2786</th><td>  <a class="local col2 ref" href="#662Z" title='Z' data-ref="662Z" data-ref-filename="662Z">Z</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAdd' data-ref="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#662Z" title='Z' data-ref="662Z" data-ref-filename="662Z">Z</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildUMulH' data-ref="_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildUMulH</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#662Z" title='Z' data-ref="662Z" data-ref-filename="662Z">Z</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#664NegYZ" title='NegYZ' data-ref="664NegYZ" data-ref-filename="664NegYZ">NegYZ</a>));</td></tr>
<tr><th id="2787">2787</th><td></td></tr>
<tr><th id="2788">2788</th><td>  <i>// Quotient/remainder estimate.</i></td></tr>
<tr><th id="2789">2789</th><td>  <em>auto</em> <dfn class="local col5 decl" id="665Q" title='Q' data-type='llvm::MachineInstrBuilder' data-ref="665Q" data-ref-filename="665Q">Q</dfn> = <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildUMulH' data-ref="_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildUMulH</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#653X" title='X' data-ref="653X" data-ref-filename="653X">X</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#662Z" title='Z' data-ref="662Z" data-ref-filename="662Z">Z</a>);</td></tr>
<tr><th id="2790">2790</th><td>  <em>auto</em> <dfn class="local col6 decl" id="666R" title='R' data-type='llvm::MachineInstrBuilder' data-ref="666R" data-ref-filename="666R">R</dfn> = <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSub' data-ref="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildSub</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#653X" title='X' data-ref="653X" data-ref-filename="653X">X</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildMul' data-ref="_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#665Q" title='Q' data-ref="665Q" data-ref-filename="665Q">Q</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#654Y" title='Y' data-ref="654Y" data-ref-filename="654Y">Y</a>));</td></tr>
<tr><th id="2791">2791</th><td></td></tr>
<tr><th id="2792">2792</th><td>  <i>// First quotient/remainder refinement.</i></td></tr>
<tr><th id="2793">2793</th><td>  <em>auto</em> <dfn class="local col7 decl" id="667One" title='One' data-type='llvm::MachineInstrBuilder' data-ref="667One" data-ref-filename="667One">One</dfn> = <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <var>1</var>);</td></tr>
<tr><th id="2794">2794</th><td>  <em>auto</em> <dfn class="local col8 decl" id="668Cond" title='Cond' data-type='llvm::MachineInstrBuilder' data-ref="668Cond" data-ref-filename="668Cond">Cond</dfn> = <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGE" title='llvm::CmpInst::ICMP_UGE' data-ref="llvm::CmpInst::ICMP_UGE" data-ref-filename="llvm..CmpInst..ICMP_UGE">ICMP_UGE</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#656S1" title='S1' data-ref="656S1" data-ref-filename="656S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#666R" title='R' data-ref="666R" data-ref-filename="666R">R</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#654Y" title='Y' data-ref="654Y" data-ref-filename="654Y">Y</a>);</td></tr>
<tr><th id="2795">2795</th><td>  <b>if</b> (<a class="local col5 ref" href="#655IsDiv" title='IsDiv' data-ref="655IsDiv" data-ref-filename="655IsDiv">IsDiv</a>)</td></tr>
<tr><th id="2796">2796</th><td>    <a class="local col5 ref" href="#665Q" title='Q' data-ref="665Q" data-ref-filename="665Q">Q</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#668Cond" title='Cond' data-ref="668Cond" data-ref-filename="668Cond">Cond</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAdd' data-ref="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#665Q" title='Q' data-ref="665Q" data-ref-filename="665Q">Q</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#667One" title='One' data-ref="667One" data-ref-filename="667One">One</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#665Q" title='Q' data-ref="665Q" data-ref-filename="665Q">Q</a>);</td></tr>
<tr><th id="2797">2797</th><td>  <a class="local col6 ref" href="#666R" title='R' data-ref="666R" data-ref-filename="666R">R</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#668Cond" title='Cond' data-ref="668Cond" data-ref-filename="668Cond">Cond</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSub' data-ref="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildSub</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#666R" title='R' data-ref="666R" data-ref-filename="666R">R</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#654Y" title='Y' data-ref="654Y" data-ref-filename="654Y">Y</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#666R" title='R' data-ref="666R" data-ref-filename="666R">R</a>);</td></tr>
<tr><th id="2798">2798</th><td></td></tr>
<tr><th id="2799">2799</th><td>  <i>// Second quotient/remainder refinement.</i></td></tr>
<tr><th id="2800">2800</th><td>  <a class="local col8 ref" href="#668Cond" title='Cond' data-ref="668Cond" data-ref-filename="668Cond">Cond</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGE" title='llvm::CmpInst::ICMP_UGE' data-ref="llvm::CmpInst::ICMP_UGE" data-ref-filename="llvm..CmpInst..ICMP_UGE">ICMP_UGE</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#656S1" title='S1' data-ref="656S1" data-ref-filename="656S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#666R" title='R' data-ref="666R" data-ref-filename="666R">R</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#654Y" title='Y' data-ref="654Y" data-ref-filename="654Y">Y</a>);</td></tr>
<tr><th id="2801">2801</th><td>  <b>if</b> (<a class="local col5 ref" href="#655IsDiv" title='IsDiv' data-ref="655IsDiv" data-ref-filename="655IsDiv">IsDiv</a>)</td></tr>
<tr><th id="2802">2802</th><td>    <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#652DstReg" title='DstReg' data-ref="652DstReg" data-ref-filename="652DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#668Cond" title='Cond' data-ref="668Cond" data-ref-filename="668Cond">Cond</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAdd' data-ref="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#665Q" title='Q' data-ref="665Q" data-ref-filename="665Q">Q</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#667One" title='One' data-ref="667One" data-ref-filename="667One">One</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#665Q" title='Q' data-ref="665Q" data-ref-filename="665Q">Q</a>);</td></tr>
<tr><th id="2803">2803</th><td>  <b>else</b></td></tr>
<tr><th id="2804">2804</th><td>    <a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#652DstReg" title='DstReg' data-ref="652DstReg" data-ref-filename="652DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#668Cond" title='Cond' data-ref="668Cond" data-ref-filename="668Cond">Cond</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#651B" title='B' data-ref="651B" data-ref-filename="651B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSub' data-ref="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildSub</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#657S32" title='S32' data-ref="657S32" data-ref-filename="657S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#666R" title='R' data-ref="666R" data-ref-filename="666R">R</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#654Y" title='Y' data-ref="654Y" data-ref-filename="654Y">Y</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#666R" title='R' data-ref="666R" data-ref-filename="666R">R</a>);</td></tr>
<tr><th id="2805">2805</th><td>}</td></tr>
<tr><th id="2806">2806</th><td></td></tr>
<tr><th id="2807">2807</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo19legalizeUDIV_UREM32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM32' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeUDIV_UREM32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeUDIV_UREM32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeUDIV_UREM32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="669MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="669MI" data-ref-filename="669MI">MI</dfn>,</td></tr>
<tr><th id="2808">2808</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="670MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="670MRI" data-ref-filename="670MRI">MRI</dfn>,</td></tr>
<tr><th id="2809">2809</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="671B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="671B" data-ref-filename="671B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="2810">2810</th><td>  <em>const</em> <em>bool</em> <dfn class="local col2 decl" id="672IsDiv" title='IsDiv' data-type='const bool' data-ref="672IsDiv" data-ref-filename="672IsDiv">IsDiv</dfn> = <a class="local col9 ref" href="#669MI" title='MI' data-ref="669MI" data-ref-filename="669MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UDIV" title='llvm::AMDGPU::G_UDIV' data-ref="llvm::AMDGPU::G_UDIV" data-ref-filename="llvm..AMDGPU..G_UDIV">G_UDIV</a>;</td></tr>
<tr><th id="2811">2811</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="673DstReg" title='DstReg' data-type='llvm::Register' data-ref="673DstReg" data-ref-filename="673DstReg">DstReg</dfn> = <a class="local col9 ref" href="#669MI" title='MI' data-ref="669MI" data-ref-filename="669MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2812">2812</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="674Num" title='Num' data-type='llvm::Register' data-ref="674Num" data-ref-filename="674Num">Num</dfn> = <a class="local col9 ref" href="#669MI" title='MI' data-ref="669MI" data-ref-filename="669MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2813">2813</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="675Den" title='Den' data-type='llvm::Register' data-ref="675Den" data-ref-filename="675Den">Den</dfn> = <a class="local col9 ref" href="#669MI" title='MI' data-ref="669MI" data-ref-filename="669MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2814">2814</th><td>  <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" title='llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM32Impl' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b">legalizeUDIV_UREM32Impl</a>(<span class='refarg'><a class="local col1 ref" href="#671B" title='B' data-ref="671B" data-ref-filename="671B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#673DstReg" title='DstReg' data-ref="673DstReg" data-ref-filename="673DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#674Num" title='Num' data-ref="674Num" data-ref-filename="674Num">Num</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#675Den" title='Den' data-ref="675Den" data-ref-filename="675Den">Den</a>, <a class="local col2 ref" href="#672IsDiv" title='IsDiv' data-ref="672IsDiv" data-ref-filename="672IsDiv">IsDiv</a>);</td></tr>
<tr><th id="2815">2815</th><td>  <a class="local col9 ref" href="#669MI" title='MI' data-ref="669MI" data-ref-filename="669MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2816">2816</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2817">2817</th><td>}</td></tr>
<tr><th id="2818">2818</th><td></td></tr>
<tr><th id="2819">2819</th><td><i  data-doc="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE">// Build integer reciprocal sequence arounud V_RCP_IFLAG_F32</i></td></tr>
<tr><th id="2820">2820</th><td><i  data-doc="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE">//</i></td></tr>
<tr><th id="2821">2821</th><td><i  data-doc="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE">// Return lo, hi of result</i></td></tr>
<tr><th id="2822">2822</th><td><i  data-doc="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE">//</i></td></tr>
<tr><th id="2823">2823</th><td><i  data-doc="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE">// %cvt.lo = G_UITOFP Val.lo</i></td></tr>
<tr><th id="2824">2824</th><td><i  data-doc="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE">// %cvt.hi = G_UITOFP Val.hi</i></td></tr>
<tr><th id="2825">2825</th><td><i  data-doc="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE">// %mad = G_FMAD %cvt.hi, 2**32, %cvt.lo</i></td></tr>
<tr><th id="2826">2826</th><td><i  data-doc="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE">// %rcp = G_AMDGPU_RCP_IFLAG %mad</i></td></tr>
<tr><th id="2827">2827</th><td><i  data-doc="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE">// %mul1 = G_FMUL %rcp, 0x5f7ffffc</i></td></tr>
<tr><th id="2828">2828</th><td><i  data-doc="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE">// %mul2 = G_FMUL %mul1, 2**(-32)</i></td></tr>
<tr><th id="2829">2829</th><td><i  data-doc="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE">// %trunc = G_INTRINSIC_TRUNC %mul2</i></td></tr>
<tr><th id="2830">2830</th><td><i  data-doc="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE">// %mad2 = G_FMAD %trunc, -(2**32), %mul1</i></td></tr>
<tr><th id="2831">2831</th><td><i  data-doc="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE">// return {G_FPTOUI %mad2, G_FPTOUI %trunc}</i></td></tr>
<tr><th id="2832">2832</th><td><em>static</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="tu decl def fn" id="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE" title='emitReciprocalU64' data-type='std::pair&lt;Register, Register&gt; emitReciprocalU64(llvm::MachineIRBuilder &amp; B, llvm::Register Val)' data-ref="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE" data-ref-filename="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE">emitReciprocalU64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="676B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="676B" data-ref-filename="676B">B</dfn>,</td></tr>
<tr><th id="2833">2833</th><td>                                                       <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="677Val" title='Val' data-type='llvm::Register' data-ref="677Val" data-ref-filename="677Val">Val</dfn>) {</td></tr>
<tr><th id="2834">2834</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="678S32" title='S32' data-type='const llvm::LLT' data-ref="678S32" data-ref-filename="678S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2835">2835</th><td>  <em>auto</em> <dfn class="local col9 decl" id="679Unmerge" title='Unmerge' data-type='llvm::MachineInstrBuilder' data-ref="679Unmerge" data-ref-filename="679Unmerge">Unmerge</dfn> = <a class="local col6 ref" href="#676B" title='B' data-ref="676B" data-ref-filename="676B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#678S32" title='S32' data-ref="678S32" data-ref-filename="678S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#677Val" title='Val' data-ref="677Val" data-ref-filename="677Val">Val</a>);</td></tr>
<tr><th id="2836">2836</th><td></td></tr>
<tr><th id="2837">2837</th><td>  <em>auto</em> <dfn class="local col0 decl" id="680CvtLo" title='CvtLo' data-type='llvm::MachineInstrBuilder' data-ref="680CvtLo" data-ref-filename="680CvtLo">CvtLo</dfn> = <a class="local col6 ref" href="#676B" title='B' data-ref="676B" data-ref-filename="676B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUITOFP' data-ref="_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE">buildUITOFP</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#678S32" title='S32' data-ref="678S32" data-ref-filename="678S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#679Unmerge" title='Unmerge' data-ref="679Unmerge" data-ref-filename="679Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="2838">2838</th><td>  <em>auto</em> <dfn class="local col1 decl" id="681CvtHi" title='CvtHi' data-type='llvm::MachineInstrBuilder' data-ref="681CvtHi" data-ref-filename="681CvtHi">CvtHi</dfn> = <a class="local col6 ref" href="#676B" title='B' data-ref="676B" data-ref-filename="676B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUITOFP' data-ref="_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildUITOFPERKNS_5DstOpERKNS_5SrcOpE">buildUITOFP</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#678S32" title='S32' data-ref="678S32" data-ref-filename="678S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#679Unmerge" title='Unmerge' data-ref="679Unmerge" data-ref-filename="679Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>));</td></tr>
<tr><th id="2839">2839</th><td></td></tr>
<tr><th id="2840">2840</th><td>  <em>auto</em> <dfn class="local col2 decl" id="682Mad" title='Mad' data-type='llvm::MachineInstrBuilder' data-ref="682Mad" data-ref-filename="682Mad">Mad</dfn> = <a class="local col6 ref" href="#676B" title='B' data-ref="676B" data-ref-filename="676B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMADERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMAD' data-ref="_ZN4llvm16MachineIRBuilder9buildFMADERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMADERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMAD</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#678S32" title='S32' data-ref="678S32" data-ref-filename="678S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#681CvtHi" title='CvtHi' data-ref="681CvtHi" data-ref-filename="681CvtHi">CvtHi</a>, <i>// 2**32</i></td></tr>
<tr><th id="2841">2841</th><td>                         <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#676B" title='B' data-ref="676B" data-ref-filename="676B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#678S32" title='S32' data-ref="678S32" data-ref-filename="678S32">S32</a>, <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11BitsToFloatEj" title='llvm::BitsToFloat' data-ref="_ZN4llvm11BitsToFloatEj" data-ref-filename="_ZN4llvm11BitsToFloatEj">BitsToFloat</a>(<var>0x4f800000</var>)), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#680CvtLo" title='CvtLo' data-ref="680CvtLo" data-ref-filename="680CvtLo">CvtLo</a>);</td></tr>
<tr><th id="2842">2842</th><td></td></tr>
<tr><th id="2843">2843</th><td>  <em>auto</em> <dfn class="local col3 decl" id="683Rcp" title='Rcp' data-type='llvm::MachineInstrBuilder' data-ref="683Rcp" data-ref-filename="683Rcp">Rcp</dfn> = <a class="local col6 ref" href="#676B" title='B' data-ref="676B" data-ref-filename="676B">B</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_RCP_IFLAG" title='llvm::AMDGPU::G_AMDGPU_RCP_IFLAG' data-ref="llvm::AMDGPU::G_AMDGPU_RCP_IFLAG" data-ref-filename="llvm..AMDGPU..G_AMDGPU_RCP_IFLAG">G_AMDGPU_RCP_IFLAG</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col8 ref" href="#678S32" title='S32' data-ref="678S32" data-ref-filename="678S32">S32</a>}, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#682Mad" title='Mad' data-ref="682Mad" data-ref-filename="682Mad">Mad</a>});</td></tr>
<tr><th id="2844">2844</th><td>  <em>auto</em> <dfn class="local col4 decl" id="684Mul1" title='Mul1' data-type='llvm::MachineInstrBuilder' data-ref="684Mul1" data-ref-filename="684Mul1">Mul1</dfn> =</td></tr>
<tr><th id="2845">2845</th><td>      <a class="local col6 ref" href="#676B" title='B' data-ref="676B" data-ref-filename="676B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#678S32" title='S32' data-ref="678S32" data-ref-filename="678S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#683Rcp" title='Rcp' data-ref="683Rcp" data-ref-filename="683Rcp">Rcp</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#676B" title='B' data-ref="676B" data-ref-filename="676B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#678S32" title='S32' data-ref="678S32" data-ref-filename="678S32">S32</a>, <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11BitsToFloatEj" title='llvm::BitsToFloat' data-ref="_ZN4llvm11BitsToFloatEj" data-ref-filename="_ZN4llvm11BitsToFloatEj">BitsToFloat</a>(<var>0x5f7ffffc</var>)));</td></tr>
<tr><th id="2846">2846</th><td></td></tr>
<tr><th id="2847">2847</th><td>  <i>// 2**(-32)</i></td></tr>
<tr><th id="2848">2848</th><td>  <em>auto</em> <dfn class="local col5 decl" id="685Mul2" title='Mul2' data-type='llvm::MachineInstrBuilder' data-ref="685Mul2" data-ref-filename="685Mul2">Mul2</dfn> =</td></tr>
<tr><th id="2849">2849</th><td>      <a class="local col6 ref" href="#676B" title='B' data-ref="676B" data-ref-filename="676B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#678S32" title='S32' data-ref="678S32" data-ref-filename="678S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#684Mul1" title='Mul1' data-ref="684Mul1" data-ref-filename="684Mul1">Mul1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#676B" title='B' data-ref="676B" data-ref-filename="676B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#678S32" title='S32' data-ref="678S32" data-ref-filename="678S32">S32</a>, <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11BitsToFloatEj" title='llvm::BitsToFloat' data-ref="_ZN4llvm11BitsToFloatEj" data-ref-filename="_ZN4llvm11BitsToFloatEj">BitsToFloat</a>(<var>0x2f800000</var>)));</td></tr>
<tr><th id="2850">2850</th><td>  <em>auto</em> <dfn class="local col6 decl" id="686Trunc" title='Trunc' data-type='llvm::MachineInstrBuilder' data-ref="686Trunc" data-ref-filename="686Trunc">Trunc</dfn> = <a class="local col6 ref" href="#676B" title='B' data-ref="676B" data-ref-filename="676B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19buildIntrinsicTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildIntrinsicTrunc' data-ref="_ZN4llvm16MachineIRBuilder19buildIntrinsicTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder19buildIntrinsicTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildIntrinsicTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#678S32" title='S32' data-ref="678S32" data-ref-filename="678S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#685Mul2" title='Mul2' data-ref="685Mul2" data-ref-filename="685Mul2">Mul2</a>);</td></tr>
<tr><th id="2851">2851</th><td></td></tr>
<tr><th id="2852">2852</th><td>  <i>// -(2**32)</i></td></tr>
<tr><th id="2853">2853</th><td>  <em>auto</em> <dfn class="local col7 decl" id="687Mad2" title='Mad2' data-type='llvm::MachineInstrBuilder' data-ref="687Mad2" data-ref-filename="687Mad2">Mad2</dfn> = <a class="local col6 ref" href="#676B" title='B' data-ref="676B" data-ref-filename="676B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMADERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMAD' data-ref="_ZN4llvm16MachineIRBuilder9buildFMADERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMADERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMAD</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#678S32" title='S32' data-ref="678S32" data-ref-filename="678S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#686Trunc" title='Trunc' data-ref="686Trunc" data-ref-filename="686Trunc">Trunc</a>,</td></tr>
<tr><th id="2854">2854</th><td>                          <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#676B" title='B' data-ref="676B" data-ref-filename="676B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#678S32" title='S32' data-ref="678S32" data-ref-filename="678S32">S32</a>, <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11BitsToFloatEj" title='llvm::BitsToFloat' data-ref="_ZN4llvm11BitsToFloatEj" data-ref-filename="_ZN4llvm11BitsToFloatEj">BitsToFloat</a>(<var>0xcf800000</var>)), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#684Mul1" title='Mul1' data-ref="684Mul1" data-ref-filename="684Mul1">Mul1</a>);</td></tr>
<tr><th id="2855">2855</th><td></td></tr>
<tr><th id="2856">2856</th><td>  <em>auto</em> <dfn class="local col8 decl" id="688ResultLo" title='ResultLo' data-type='llvm::MachineInstrBuilder' data-ref="688ResultLo" data-ref-filename="688ResultLo">ResultLo</dfn> = <a class="local col6 ref" href="#676B" title='B' data-ref="676B" data-ref-filename="676B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildFPTOUI' data-ref="_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE">buildFPTOUI</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#678S32" title='S32' data-ref="678S32" data-ref-filename="678S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#687Mad2" title='Mad2' data-ref="687Mad2" data-ref-filename="687Mad2">Mad2</a>);</td></tr>
<tr><th id="2857">2857</th><td>  <em>auto</em> <dfn class="local col9 decl" id="689ResultHi" title='ResultHi' data-type='llvm::MachineInstrBuilder' data-ref="689ResultHi" data-ref-filename="689ResultHi">ResultHi</dfn> = <a class="local col6 ref" href="#676B" title='B' data-ref="676B" data-ref-filename="676B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildFPTOUI' data-ref="_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildFPTOUIERKNS_5DstOpERKNS_5SrcOpE">buildFPTOUI</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col8 ref" href="#678S32" title='S32' data-ref="678S32" data-ref-filename="678S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#686Trunc" title='Trunc' data-ref="686Trunc" data-ref-filename="686Trunc">Trunc</a>);</td></tr>
<tr><th id="2858">2858</th><td></td></tr>
<tr><th id="2859">2859</th><td>  <b>return</b> <span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="local col8 ref" href="#688ResultLo" title='ResultLo' data-ref="688ResultLo" data-ref-filename="688ResultLo">ResultLo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="local col9 ref" href="#689ResultHi" title='ResultHi' data-ref="689ResultHi" data-ref-filename="689ResultHi">ResultHi</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>)};</td></tr>
<tr><th id="2860">2860</th><td>}</td></tr>
<tr><th id="2861">2861</th><td></td></tr>
<tr><th id="2862">2862</th><td><em>void</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" title='llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM64Impl' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b">legalizeUDIV_UREM64Impl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="690B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="690B" data-ref-filename="690B">B</dfn>,</td></tr>
<tr><th id="2863">2863</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="691DstReg" title='DstReg' data-type='llvm::Register' data-ref="691DstReg" data-ref-filename="691DstReg">DstReg</dfn>,</td></tr>
<tr><th id="2864">2864</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="692Numer" title='Numer' data-type='llvm::Register' data-ref="692Numer" data-ref-filename="692Numer">Numer</dfn>,</td></tr>
<tr><th id="2865">2865</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="693Denom" title='Denom' data-type='llvm::Register' data-ref="693Denom" data-ref-filename="693Denom">Denom</dfn>,</td></tr>
<tr><th id="2866">2866</th><td>                                                  <em>bool</em> <dfn class="local col4 decl" id="694IsDiv" title='IsDiv' data-type='bool' data-ref="694IsDiv" data-ref-filename="694IsDiv">IsDiv</dfn>) <em>const</em> {</td></tr>
<tr><th id="2867">2867</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="695S32" title='S32' data-type='const llvm::LLT' data-ref="695S32" data-ref-filename="695S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2868">2868</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="696S64" title='S64' data-type='const llvm::LLT' data-ref="696S64" data-ref-filename="696S64">S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="2869">2869</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="697S1" title='S1' data-type='const llvm::LLT' data-ref="697S1" data-ref-filename="697S1">S1</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>);</td></tr>
<tr><th id="2870">2870</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col8 decl" id="698RcpLo" title='RcpLo' data-type='llvm::Register' data-ref="698RcpLo" data-ref-filename="698RcpLo">RcpLo</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="699RcpHi" title='RcpHi' data-type='llvm::Register' data-ref="699RcpHi" data-ref-filename="699RcpHi">RcpHi</dfn>;</td></tr>
<tr><th id="2871">2871</th><td></td></tr>
<tr><th id="2872">2872</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col8 ref" href="#698RcpLo" title='RcpLo' data-ref="698RcpLo" data-ref-filename="698RcpLo">RcpLo</a></span>, <span class='refarg'><a class="local col9 ref" href="#699RcpHi" title='RcpHi' data-ref="699RcpHi" data-ref-filename="699RcpHi">RcpHi</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="tu ref fn" href="#_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE" title='emitReciprocalU64' data-use='c' data-ref="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE" data-ref-filename="_ZL17emitReciprocalU64RN4llvm16MachineIRBuilderENS_8RegisterE">emitReciprocalU64</a>(<span class='refarg'><a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#693Denom" title='Denom' data-ref="693Denom" data-ref-filename="693Denom">Denom</a>);</td></tr>
<tr><th id="2873">2873</th><td></td></tr>
<tr><th id="2874">2874</th><td>  <em>auto</em> <dfn class="local col0 decl" id="700Rcp" title='Rcp' data-type='llvm::MachineInstrBuilder' data-ref="700Rcp" data-ref-filename="700Rcp">Rcp</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, {<a class="local col8 ref" href="#698RcpLo" title='RcpLo' data-ref="698RcpLo" data-ref-filename="698RcpLo">RcpLo</a>, <a class="local col9 ref" href="#699RcpHi" title='RcpHi' data-ref="699RcpHi" data-ref-filename="699RcpHi">RcpHi</a>});</td></tr>
<tr><th id="2875">2875</th><td></td></tr>
<tr><th id="2876">2876</th><td>  <em>auto</em> <dfn class="local col1 decl" id="701Zero64" title='Zero64' data-type='llvm::MachineInstrBuilder' data-ref="701Zero64" data-ref-filename="701Zero64">Zero64</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, <var>0</var>);</td></tr>
<tr><th id="2877">2877</th><td>  <em>auto</em> <dfn class="local col2 decl" id="702NegDenom" title='NegDenom' data-type='llvm::MachineInstrBuilder' data-ref="702NegDenom" data-ref-filename="702NegDenom">NegDenom</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSub' data-ref="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildSub</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#701Zero64" title='Zero64' data-ref="701Zero64" data-ref-filename="701Zero64">Zero64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#693Denom" title='Denom' data-ref="693Denom" data-ref-filename="693Denom">Denom</a>);</td></tr>
<tr><th id="2878">2878</th><td></td></tr>
<tr><th id="2879">2879</th><td>  <em>auto</em> <dfn class="local col3 decl" id="703MulLo1" title='MulLo1' data-type='llvm::MachineInstrBuilder' data-ref="703MulLo1" data-ref-filename="703MulLo1">MulLo1</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildMul' data-ref="_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#702NegDenom" title='NegDenom' data-ref="702NegDenom" data-ref-filename="702NegDenom">NegDenom</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#700Rcp" title='Rcp' data-ref="700Rcp" data-ref-filename="700Rcp">Rcp</a>);</td></tr>
<tr><th id="2880">2880</th><td>  <em>auto</em> <dfn class="local col4 decl" id="704MulHi1" title='MulHi1' data-type='llvm::MachineInstrBuilder' data-ref="704MulHi1" data-ref-filename="704MulHi1">MulHi1</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildUMulH' data-ref="_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildUMulH</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#700Rcp" title='Rcp' data-ref="700Rcp" data-ref-filename="700Rcp">Rcp</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#703MulLo1" title='MulLo1' data-ref="703MulLo1" data-ref-filename="703MulLo1">MulLo1</a>);</td></tr>
<tr><th id="2881">2881</th><td></td></tr>
<tr><th id="2882">2882</th><td>  <em>auto</em> <dfn class="local col5 decl" id="705UnmergeMulHi1" title='UnmergeMulHi1' data-type='llvm::MachineInstrBuilder' data-ref="705UnmergeMulHi1" data-ref-filename="705UnmergeMulHi1">UnmergeMulHi1</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#704MulHi1" title='MulHi1' data-ref="704MulHi1" data-ref-filename="704MulHi1">MulHi1</a>);</td></tr>
<tr><th id="2883">2883</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="706MulHi1_Lo" title='MulHi1_Lo' data-type='llvm::Register' data-ref="706MulHi1_Lo" data-ref-filename="706MulHi1_Lo">MulHi1_Lo</dfn> = <a class="local col5 ref" href="#705UnmergeMulHi1" title='UnmergeMulHi1' data-ref="705UnmergeMulHi1" data-ref-filename="705UnmergeMulHi1">UnmergeMulHi1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2884">2884</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="707MulHi1_Hi" title='MulHi1_Hi' data-type='llvm::Register' data-ref="707MulHi1_Hi" data-ref-filename="707MulHi1_Hi">MulHi1_Hi</dfn> = <a class="local col5 ref" href="#705UnmergeMulHi1" title='UnmergeMulHi1' data-ref="705UnmergeMulHi1" data-ref-filename="705UnmergeMulHi1">UnmergeMulHi1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>);</td></tr>
<tr><th id="2885">2885</th><td></td></tr>
<tr><th id="2886">2886</th><td>  <em>auto</em> <dfn class="local col8 decl" id="708Add1_Lo" title='Add1_Lo' data-type='llvm::MachineInstrBuilder' data-ref="708Add1_Lo" data-ref-filename="708Add1_Lo">Add1_Lo</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUAddoERKNS_5DstOpES3_RKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildUAddo' data-ref="_ZN4llvm16MachineIRBuilder10buildUAddoERKNS_5DstOpES3_RKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUAddoERKNS_5DstOpES3_RKNS_5SrcOpES6_">buildUAddo</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#698RcpLo" title='RcpLo' data-ref="698RcpLo" data-ref-filename="698RcpLo">RcpLo</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#706MulHi1_Lo" title='MulHi1_Lo' data-ref="706MulHi1_Lo" data-ref-filename="706MulHi1_Lo">MulHi1_Lo</a>);</td></tr>
<tr><th id="2887">2887</th><td>  <em>auto</em> <dfn class="local col9 decl" id="709Add1_Hi" title='Add1_Hi' data-type='llvm::MachineInstrBuilder' data-ref="709Add1_Hi" data-ref-filename="709Add1_Hi">Add1_Hi</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildUAdde' data-ref="_ZN4llvm16MachineIRBuilder10buildUAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_">buildUAdde</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#699RcpHi" title='RcpHi' data-ref="699RcpHi" data-ref-filename="699RcpHi">RcpHi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#707MulHi1_Hi" title='MulHi1_Hi' data-ref="707MulHi1_Hi" data-ref-filename="707MulHi1_Hi">MulHi1_Hi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#708Add1_Lo" title='Add1_Lo' data-ref="708Add1_Lo" data-ref-filename="708Add1_Lo">Add1_Lo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>));</td></tr>
<tr><th id="2888">2888</th><td>  <em>auto</em> <dfn class="local col0 decl" id="710Add1_HiNc" title='Add1_HiNc' data-type='llvm::MachineInstrBuilder' data-ref="710Add1_HiNc" data-ref-filename="710Add1_HiNc">Add1_HiNc</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAdd' data-ref="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#699RcpHi" title='RcpHi' data-ref="699RcpHi" data-ref-filename="699RcpHi">RcpHi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#707MulHi1_Hi" title='MulHi1_Hi' data-ref="707MulHi1_Hi" data-ref-filename="707MulHi1_Hi">MulHi1_Hi</a>);</td></tr>
<tr><th id="2889">2889</th><td>  <em>auto</em> <dfn class="local col1 decl" id="711Add1" title='Add1' data-type='llvm::MachineInstrBuilder' data-ref="711Add1" data-ref-filename="711Add1">Add1</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, {<a class="local col8 ref" href="#708Add1_Lo" title='Add1_Lo' data-ref="708Add1_Lo" data-ref-filename="708Add1_Lo">Add1_Lo</a>, <a class="local col9 ref" href="#709Add1_Hi" title='Add1_Hi' data-ref="709Add1_Hi" data-ref-filename="709Add1_Hi">Add1_Hi</a>});</td></tr>
<tr><th id="2890">2890</th><td></td></tr>
<tr><th id="2891">2891</th><td>  <em>auto</em> <dfn class="local col2 decl" id="712MulLo2" title='MulLo2' data-type='llvm::MachineInstrBuilder' data-ref="712MulLo2" data-ref-filename="712MulLo2">MulLo2</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildMul' data-ref="_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#702NegDenom" title='NegDenom' data-ref="702NegDenom" data-ref-filename="702NegDenom">NegDenom</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#711Add1" title='Add1' data-ref="711Add1" data-ref-filename="711Add1">Add1</a>);</td></tr>
<tr><th id="2892">2892</th><td>  <em>auto</em> <dfn class="local col3 decl" id="713MulHi2" title='MulHi2' data-type='llvm::MachineInstrBuilder' data-ref="713MulHi2" data-ref-filename="713MulHi2">MulHi2</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildUMulH' data-ref="_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildUMulH</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#711Add1" title='Add1' data-ref="711Add1" data-ref-filename="711Add1">Add1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#712MulLo2" title='MulLo2' data-ref="712MulLo2" data-ref-filename="712MulLo2">MulLo2</a>);</td></tr>
<tr><th id="2893">2893</th><td>  <em>auto</em> <dfn class="local col4 decl" id="714UnmergeMulHi2" title='UnmergeMulHi2' data-type='llvm::MachineInstrBuilder' data-ref="714UnmergeMulHi2" data-ref-filename="714UnmergeMulHi2">UnmergeMulHi2</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#713MulHi2" title='MulHi2' data-ref="713MulHi2" data-ref-filename="713MulHi2">MulHi2</a>);</td></tr>
<tr><th id="2894">2894</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="715MulHi2_Lo" title='MulHi2_Lo' data-type='llvm::Register' data-ref="715MulHi2_Lo" data-ref-filename="715MulHi2_Lo">MulHi2_Lo</dfn> = <a class="local col4 ref" href="#714UnmergeMulHi2" title='UnmergeMulHi2' data-ref="714UnmergeMulHi2" data-ref-filename="714UnmergeMulHi2">UnmergeMulHi2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2895">2895</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="716MulHi2_Hi" title='MulHi2_Hi' data-type='llvm::Register' data-ref="716MulHi2_Hi" data-ref-filename="716MulHi2_Hi">MulHi2_Hi</dfn> = <a class="local col4 ref" href="#714UnmergeMulHi2" title='UnmergeMulHi2' data-ref="714UnmergeMulHi2" data-ref-filename="714UnmergeMulHi2">UnmergeMulHi2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>);</td></tr>
<tr><th id="2896">2896</th><td></td></tr>
<tr><th id="2897">2897</th><td>  <em>auto</em> <dfn class="local col7 decl" id="717Zero32" title='Zero32' data-type='llvm::MachineInstrBuilder' data-ref="717Zero32" data-ref-filename="717Zero32">Zero32</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <var>0</var>);</td></tr>
<tr><th id="2898">2898</th><td>  <em>auto</em> <dfn class="local col8 decl" id="718Add2_Lo" title='Add2_Lo' data-type='llvm::MachineInstrBuilder' data-ref="718Add2_Lo" data-ref-filename="718Add2_Lo">Add2_Lo</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUAddoERKNS_5DstOpES3_RKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildUAddo' data-ref="_ZN4llvm16MachineIRBuilder10buildUAddoERKNS_5DstOpES3_RKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUAddoERKNS_5DstOpES3_RKNS_5SrcOpES6_">buildUAddo</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#708Add1_Lo" title='Add1_Lo' data-ref="708Add1_Lo" data-ref-filename="708Add1_Lo">Add1_Lo</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#715MulHi2_Lo" title='MulHi2_Lo' data-ref="715MulHi2_Lo" data-ref-filename="715MulHi2_Lo">MulHi2_Lo</a>);</td></tr>
<tr><th id="2899">2899</th><td>  <em>auto</em> <dfn class="local col9 decl" id="719Add2_HiC" title='Add2_HiC' data-type='llvm::MachineInstrBuilder' data-ref="719Add2_HiC" data-ref-filename="719Add2_HiC">Add2_HiC</dfn> =</td></tr>
<tr><th id="2900">2900</th><td>      <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildUAdde' data-ref="_ZN4llvm16MachineIRBuilder10buildUAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_">buildUAdde</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#710Add1_HiNc" title='Add1_HiNc' data-ref="710Add1_HiNc" data-ref-filename="710Add1_HiNc">Add1_HiNc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#716MulHi2_Hi" title='MulHi2_Hi' data-ref="716MulHi2_Hi" data-ref-filename="716MulHi2_Hi">MulHi2_Hi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#708Add1_Lo" title='Add1_Lo' data-ref="708Add1_Lo" data-ref-filename="708Add1_Lo">Add1_Lo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>));</td></tr>
<tr><th id="2901">2901</th><td>  <em>auto</em> <dfn class="local col0 decl" id="720Add2_Hi" title='Add2_Hi' data-type='llvm::MachineInstrBuilder' data-ref="720Add2_Hi" data-ref-filename="720Add2_Hi">Add2_Hi</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildUAdde' data-ref="_ZN4llvm16MachineIRBuilder10buildUAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUAddeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_">buildUAdde</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#719Add2_HiC" title='Add2_HiC' data-ref="719Add2_HiC" data-ref-filename="719Add2_HiC">Add2_HiC</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#717Zero32" title='Zero32' data-ref="717Zero32" data-ref-filename="717Zero32">Zero32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#718Add2_Lo" title='Add2_Lo' data-ref="718Add2_Lo" data-ref-filename="718Add2_Lo">Add2_Lo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>));</td></tr>
<tr><th id="2902">2902</th><td>  <em>auto</em> <dfn class="local col1 decl" id="721Add2" title='Add2' data-type='llvm::MachineInstrBuilder' data-ref="721Add2" data-ref-filename="721Add2">Add2</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, {<a class="local col8 ref" href="#718Add2_Lo" title='Add2_Lo' data-ref="718Add2_Lo" data-ref-filename="718Add2_Lo">Add2_Lo</a>, <a class="local col0 ref" href="#720Add2_Hi" title='Add2_Hi' data-ref="720Add2_Hi" data-ref-filename="720Add2_Hi">Add2_Hi</a>});</td></tr>
<tr><th id="2903">2903</th><td></td></tr>
<tr><th id="2904">2904</th><td>  <em>auto</em> <dfn class="local col2 decl" id="722UnmergeNumer" title='UnmergeNumer' data-type='llvm::MachineInstrBuilder' data-ref="722UnmergeNumer" data-ref-filename="722UnmergeNumer">UnmergeNumer</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#692Numer" title='Numer' data-ref="692Numer" data-ref-filename="692Numer">Numer</a>);</td></tr>
<tr><th id="2905">2905</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="723NumerLo" title='NumerLo' data-type='llvm::Register' data-ref="723NumerLo" data-ref-filename="723NumerLo">NumerLo</dfn> = <a class="local col2 ref" href="#722UnmergeNumer" title='UnmergeNumer' data-ref="722UnmergeNumer" data-ref-filename="722UnmergeNumer">UnmergeNumer</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2906">2906</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="724NumerHi" title='NumerHi' data-type='llvm::Register' data-ref="724NumerHi" data-ref-filename="724NumerHi">NumerHi</dfn> = <a class="local col2 ref" href="#722UnmergeNumer" title='UnmergeNumer' data-ref="722UnmergeNumer" data-ref-filename="722UnmergeNumer">UnmergeNumer</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>);</td></tr>
<tr><th id="2907">2907</th><td></td></tr>
<tr><th id="2908">2908</th><td>  <em>auto</em> <dfn class="local col5 decl" id="725MulHi3" title='MulHi3' data-type='llvm::MachineInstrBuilder' data-ref="725MulHi3" data-ref-filename="725MulHi3">MulHi3</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildUMulH' data-ref="_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUMulHERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildUMulH</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#692Numer" title='Numer' data-ref="692Numer" data-ref-filename="692Numer">Numer</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#721Add2" title='Add2' data-ref="721Add2" data-ref-filename="721Add2">Add2</a>);</td></tr>
<tr><th id="2909">2909</th><td>  <em>auto</em> <dfn class="local col6 decl" id="726Mul3" title='Mul3' data-type='llvm::MachineInstrBuilder' data-ref="726Mul3" data-ref-filename="726Mul3">Mul3</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildMul' data-ref="_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#693Denom" title='Denom' data-ref="693Denom" data-ref-filename="693Denom">Denom</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#725MulHi3" title='MulHi3' data-ref="725MulHi3" data-ref-filename="725MulHi3">MulHi3</a>);</td></tr>
<tr><th id="2910">2910</th><td>  <em>auto</em> <dfn class="local col7 decl" id="727UnmergeMul3" title='UnmergeMul3' data-type='llvm::MachineInstrBuilder' data-ref="727UnmergeMul3" data-ref-filename="727UnmergeMul3">UnmergeMul3</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#726Mul3" title='Mul3' data-ref="726Mul3" data-ref-filename="726Mul3">Mul3</a>);</td></tr>
<tr><th id="2911">2911</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="728Mul3_Lo" title='Mul3_Lo' data-type='llvm::Register' data-ref="728Mul3_Lo" data-ref-filename="728Mul3_Lo">Mul3_Lo</dfn> = <a class="local col7 ref" href="#727UnmergeMul3" title='UnmergeMul3' data-ref="727UnmergeMul3" data-ref-filename="727UnmergeMul3">UnmergeMul3</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2912">2912</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="729Mul3_Hi" title='Mul3_Hi' data-type='llvm::Register' data-ref="729Mul3_Hi" data-ref-filename="729Mul3_Hi">Mul3_Hi</dfn> = <a class="local col7 ref" href="#727UnmergeMul3" title='UnmergeMul3' data-ref="727UnmergeMul3" data-ref-filename="727UnmergeMul3">UnmergeMul3</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>);</td></tr>
<tr><th id="2913">2913</th><td>  <em>auto</em> <dfn class="local col0 decl" id="730Sub1_Lo" title='Sub1_Lo' data-type='llvm::MachineInstrBuilder' data-ref="730Sub1_Lo" data-ref-filename="730Sub1_Lo">Sub1_Lo</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUSuboERKNS_5DstOpES3_RKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildUSubo' data-ref="_ZN4llvm16MachineIRBuilder10buildUSuboERKNS_5DstOpES3_RKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUSuboERKNS_5DstOpES3_RKNS_5SrcOpES6_">buildUSubo</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#723NumerLo" title='NumerLo' data-ref="723NumerLo" data-ref-filename="723NumerLo">NumerLo</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#728Mul3_Lo" title='Mul3_Lo' data-ref="728Mul3_Lo" data-ref-filename="728Mul3_Lo">Mul3_Lo</a>);</td></tr>
<tr><th id="2914">2914</th><td>  <em>auto</em> <dfn class="local col1 decl" id="731Sub1_Hi" title='Sub1_Hi' data-type='llvm::MachineInstrBuilder' data-ref="731Sub1_Hi" data-ref-filename="731Sub1_Hi">Sub1_Hi</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildUSube' data-ref="_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_">buildUSube</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#724NumerHi" title='NumerHi' data-ref="724NumerHi" data-ref-filename="724NumerHi">NumerHi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#729Mul3_Hi" title='Mul3_Hi' data-ref="729Mul3_Hi" data-ref-filename="729Mul3_Hi">Mul3_Hi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#730Sub1_Lo" title='Sub1_Lo' data-ref="730Sub1_Lo" data-ref-filename="730Sub1_Lo">Sub1_Lo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>));</td></tr>
<tr><th id="2915">2915</th><td>  <em>auto</em> <dfn class="local col2 decl" id="732Sub1_Mi" title='Sub1_Mi' data-type='llvm::MachineInstrBuilder' data-ref="732Sub1_Mi" data-ref-filename="732Sub1_Mi">Sub1_Mi</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSub' data-ref="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildSub</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#724NumerHi" title='NumerHi' data-ref="724NumerHi" data-ref-filename="724NumerHi">NumerHi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#729Mul3_Hi" title='Mul3_Hi' data-ref="729Mul3_Hi" data-ref-filename="729Mul3_Hi">Mul3_Hi</a>);</td></tr>
<tr><th id="2916">2916</th><td>  <em>auto</em> <dfn class="local col3 decl" id="733Sub1" title='Sub1' data-type='llvm::MachineInstrBuilder' data-ref="733Sub1" data-ref-filename="733Sub1">Sub1</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, {<a class="local col0 ref" href="#730Sub1_Lo" title='Sub1_Lo' data-ref="730Sub1_Lo" data-ref-filename="730Sub1_Lo">Sub1_Lo</a>, <a class="local col1 ref" href="#731Sub1_Hi" title='Sub1_Hi' data-ref="731Sub1_Hi" data-ref-filename="731Sub1_Hi">Sub1_Hi</a>});</td></tr>
<tr><th id="2917">2917</th><td></td></tr>
<tr><th id="2918">2918</th><td>  <em>auto</em> <dfn class="local col4 decl" id="734UnmergeDenom" title='UnmergeDenom' data-type='llvm::MachineInstrBuilder' data-ref="734UnmergeDenom" data-ref-filename="734UnmergeDenom">UnmergeDenom</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#693Denom" title='Denom' data-ref="693Denom" data-ref-filename="693Denom">Denom</a>);</td></tr>
<tr><th id="2919">2919</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="735DenomLo" title='DenomLo' data-type='llvm::Register' data-ref="735DenomLo" data-ref-filename="735DenomLo">DenomLo</dfn> = <a class="local col4 ref" href="#734UnmergeDenom" title='UnmergeDenom' data-ref="734UnmergeDenom" data-ref-filename="734UnmergeDenom">UnmergeDenom</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="2920">2920</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="736DenomHi" title='DenomHi' data-type='llvm::Register' data-ref="736DenomHi" data-ref-filename="736DenomHi">DenomHi</dfn> = <a class="local col4 ref" href="#734UnmergeDenom" title='UnmergeDenom' data-ref="734UnmergeDenom" data-ref-filename="734UnmergeDenom">UnmergeDenom</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>);</td></tr>
<tr><th id="2921">2921</th><td></td></tr>
<tr><th id="2922">2922</th><td>  <em>auto</em> <dfn class="local col7 decl" id="737CmpHi" title='CmpHi' data-type='llvm::MachineInstrBuilder' data-ref="737CmpHi" data-ref-filename="737CmpHi">CmpHi</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGE" title='llvm::CmpInst::ICMP_UGE' data-ref="llvm::CmpInst::ICMP_UGE" data-ref-filename="llvm..CmpInst..ICMP_UGE">ICMP_UGE</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#731Sub1_Hi" title='Sub1_Hi' data-ref="731Sub1_Hi" data-ref-filename="731Sub1_Hi">Sub1_Hi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#736DenomHi" title='DenomHi' data-ref="736DenomHi" data-ref-filename="736DenomHi">DenomHi</a>);</td></tr>
<tr><th id="2923">2923</th><td>  <em>auto</em> <dfn class="local col8 decl" id="738C1" title='C1' data-type='llvm::MachineInstrBuilder' data-ref="738C1" data-ref-filename="738C1">C1</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSExt' data-ref="_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE">buildSExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#737CmpHi" title='CmpHi' data-ref="737CmpHi" data-ref-filename="737CmpHi">CmpHi</a>);</td></tr>
<tr><th id="2924">2924</th><td></td></tr>
<tr><th id="2925">2925</th><td>  <em>auto</em> <dfn class="local col9 decl" id="739CmpLo" title='CmpLo' data-type='llvm::MachineInstrBuilder' data-ref="739CmpLo" data-ref-filename="739CmpLo">CmpLo</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGE" title='llvm::CmpInst::ICMP_UGE' data-ref="llvm::CmpInst::ICMP_UGE" data-ref-filename="llvm..CmpInst..ICMP_UGE">ICMP_UGE</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#730Sub1_Lo" title='Sub1_Lo' data-ref="730Sub1_Lo" data-ref-filename="730Sub1_Lo">Sub1_Lo</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#735DenomLo" title='DenomLo' data-ref="735DenomLo" data-ref-filename="735DenomLo">DenomLo</a>);</td></tr>
<tr><th id="2926">2926</th><td>  <em>auto</em> <dfn class="local col0 decl" id="740C2" title='C2' data-type='llvm::MachineInstrBuilder' data-ref="740C2" data-ref-filename="740C2">C2</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSExt' data-ref="_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE">buildSExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#739CmpLo" title='CmpLo' data-ref="739CmpLo" data-ref-filename="739CmpLo">CmpLo</a>);</td></tr>
<tr><th id="2927">2927</th><td></td></tr>
<tr><th id="2928">2928</th><td>  <em>auto</em> <dfn class="local col1 decl" id="741CmpEq" title='CmpEq' data-type='llvm::MachineInstrBuilder' data-ref="741CmpEq" data-ref-filename="741CmpEq">CmpEq</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_EQ" title='llvm::CmpInst::ICMP_EQ' data-ref="llvm::CmpInst::ICMP_EQ" data-ref-filename="llvm..CmpInst..ICMP_EQ">ICMP_EQ</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#731Sub1_Hi" title='Sub1_Hi' data-ref="731Sub1_Hi" data-ref-filename="731Sub1_Hi">Sub1_Hi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#736DenomHi" title='DenomHi' data-ref="736DenomHi" data-ref-filename="736DenomHi">DenomHi</a>);</td></tr>
<tr><th id="2929">2929</th><td>  <em>auto</em> <dfn class="local col2 decl" id="742C3" title='C3' data-type='llvm::MachineInstrBuilder' data-ref="742C3" data-ref-filename="742C3">C3</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#741CmpEq" title='CmpEq' data-ref="741CmpEq" data-ref-filename="741CmpEq">CmpEq</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#740C2" title='C2' data-ref="740C2" data-ref-filename="740C2">C2</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#738C1" title='C1' data-ref="738C1" data-ref-filename="738C1">C1</a>);</td></tr>
<tr><th id="2930">2930</th><td></td></tr>
<tr><th id="2931">2931</th><td>  <i>// TODO: Here and below portions of the code can be enclosed into if/endif.</i></td></tr>
<tr><th id="2932">2932</th><td><i>  // Currently control flow is unconditional and we have 4 selects after</i></td></tr>
<tr><th id="2933">2933</th><td><i>  // potential endif to substitute PHIs.</i></td></tr>
<tr><th id="2934">2934</th><td><i></i></td></tr>
<tr><th id="2935">2935</th><td><i>  // if C3 != 0 ...</i></td></tr>
<tr><th id="2936">2936</th><td>  <em>auto</em> <dfn class="local col3 decl" id="743Sub2_Lo" title='Sub2_Lo' data-type='llvm::MachineInstrBuilder' data-ref="743Sub2_Lo" data-ref-filename="743Sub2_Lo">Sub2_Lo</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUSuboERKNS_5DstOpES3_RKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildUSubo' data-ref="_ZN4llvm16MachineIRBuilder10buildUSuboERKNS_5DstOpES3_RKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUSuboERKNS_5DstOpES3_RKNS_5SrcOpES6_">buildUSubo</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#730Sub1_Lo" title='Sub1_Lo' data-ref="730Sub1_Lo" data-ref-filename="730Sub1_Lo">Sub1_Lo</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#735DenomLo" title='DenomLo' data-ref="735DenomLo" data-ref-filename="735DenomLo">DenomLo</a>);</td></tr>
<tr><th id="2937">2937</th><td>  <em>auto</em> <dfn class="local col4 decl" id="744Sub2_Mi" title='Sub2_Mi' data-type='llvm::MachineInstrBuilder' data-ref="744Sub2_Mi" data-ref-filename="744Sub2_Mi">Sub2_Mi</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildUSube' data-ref="_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_">buildUSube</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#732Sub1_Mi" title='Sub1_Mi' data-ref="732Sub1_Mi" data-ref-filename="732Sub1_Mi">Sub1_Mi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#736DenomHi" title='DenomHi' data-ref="736DenomHi" data-ref-filename="736DenomHi">DenomHi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#730Sub1_Lo" title='Sub1_Lo' data-ref="730Sub1_Lo" data-ref-filename="730Sub1_Lo">Sub1_Lo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>));</td></tr>
<tr><th id="2938">2938</th><td>  <em>auto</em> <dfn class="local col5 decl" id="745Sub2_Hi" title='Sub2_Hi' data-type='llvm::MachineInstrBuilder' data-ref="745Sub2_Hi" data-ref-filename="745Sub2_Hi">Sub2_Hi</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildUSube' data-ref="_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_">buildUSube</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#744Sub2_Mi" title='Sub2_Mi' data-ref="744Sub2_Mi" data-ref-filename="744Sub2_Mi">Sub2_Mi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#717Zero32" title='Zero32' data-ref="717Zero32" data-ref-filename="717Zero32">Zero32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#743Sub2_Lo" title='Sub2_Lo' data-ref="743Sub2_Lo" data-ref-filename="743Sub2_Lo">Sub2_Lo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>));</td></tr>
<tr><th id="2939">2939</th><td>  <em>auto</em> <dfn class="local col6 decl" id="746Sub2" title='Sub2' data-type='llvm::MachineInstrBuilder' data-ref="746Sub2" data-ref-filename="746Sub2">Sub2</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, {<a class="local col3 ref" href="#743Sub2_Lo" title='Sub2_Lo' data-ref="743Sub2_Lo" data-ref-filename="743Sub2_Lo">Sub2_Lo</a>, <a class="local col5 ref" href="#745Sub2_Hi" title='Sub2_Hi' data-ref="745Sub2_Hi" data-ref-filename="745Sub2_Hi">Sub2_Hi</a>});</td></tr>
<tr><th id="2940">2940</th><td></td></tr>
<tr><th id="2941">2941</th><td>  <em>auto</em> <dfn class="local col7 decl" id="747One64" title='One64' data-type='llvm::MachineInstrBuilder' data-ref="747One64" data-ref-filename="747One64">One64</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, <var>1</var>);</td></tr>
<tr><th id="2942">2942</th><td>  <em>auto</em> <dfn class="local col8 decl" id="748Add3" title='Add3' data-type='llvm::MachineInstrBuilder' data-ref="748Add3" data-ref-filename="748Add3">Add3</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAdd' data-ref="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#725MulHi3" title='MulHi3' data-ref="725MulHi3" data-ref-filename="725MulHi3">MulHi3</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#747One64" title='One64' data-ref="747One64" data-ref-filename="747One64">One64</a>);</td></tr>
<tr><th id="2943">2943</th><td></td></tr>
<tr><th id="2944">2944</th><td>  <em>auto</em> <dfn class="local col9 decl" id="749C4" title='C4' data-type='llvm::MachineInstrBuilder' data-ref="749C4" data-ref-filename="749C4">C4</dfn> =</td></tr>
<tr><th id="2945">2945</th><td>      <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSExt' data-ref="_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE">buildSExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGE" title='llvm::CmpInst::ICMP_UGE' data-ref="llvm::CmpInst::ICMP_UGE" data-ref-filename="llvm..CmpInst..ICMP_UGE">ICMP_UGE</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#745Sub2_Hi" title='Sub2_Hi' data-ref="745Sub2_Hi" data-ref-filename="745Sub2_Hi">Sub2_Hi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#736DenomHi" title='DenomHi' data-ref="736DenomHi" data-ref-filename="736DenomHi">DenomHi</a>));</td></tr>
<tr><th id="2946">2946</th><td>  <em>auto</em> <dfn class="local col0 decl" id="750C5" title='C5' data-type='llvm::MachineInstrBuilder' data-ref="750C5" data-ref-filename="750C5">C5</dfn> =</td></tr>
<tr><th id="2947">2947</th><td>      <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildSExt' data-ref="_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildSExtERKNS_5DstOpERKNS_5SrcOpE">buildSExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGE" title='llvm::CmpInst::ICMP_UGE' data-ref="llvm::CmpInst::ICMP_UGE" data-ref-filename="llvm..CmpInst..ICMP_UGE">ICMP_UGE</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#743Sub2_Lo" title='Sub2_Lo' data-ref="743Sub2_Lo" data-ref-filename="743Sub2_Lo">Sub2_Lo</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#735DenomLo" title='DenomLo' data-ref="735DenomLo" data-ref-filename="735DenomLo">DenomLo</a>));</td></tr>
<tr><th id="2948">2948</th><td>  <em>auto</em> <dfn class="local col1 decl" id="751C6" title='C6' data-type='llvm::MachineInstrBuilder' data-ref="751C6" data-ref-filename="751C6">C6</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(</td></tr>
<tr><th id="2949">2949</th><td>      <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_EQ" title='llvm::CmpInst::ICMP_EQ' data-ref="llvm::CmpInst::ICMP_EQ" data-ref-filename="llvm..CmpInst..ICMP_EQ">ICMP_EQ</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#745Sub2_Hi" title='Sub2_Hi' data-ref="745Sub2_Hi" data-ref-filename="745Sub2_Hi">Sub2_Hi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#736DenomHi" title='DenomHi' data-ref="736DenomHi" data-ref-filename="736DenomHi">DenomHi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#750C5" title='C5' data-ref="750C5" data-ref-filename="750C5">C5</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#749C4" title='C4' data-ref="749C4" data-ref-filename="749C4">C4</a>);</td></tr>
<tr><th id="2950">2950</th><td></td></tr>
<tr><th id="2951">2951</th><td>  <i>// if (C6 != 0)</i></td></tr>
<tr><th id="2952">2952</th><td>  <em>auto</em> <dfn class="local col2 decl" id="752Add4" title='Add4' data-type='llvm::MachineInstrBuilder' data-ref="752Add4" data-ref-filename="752Add4">Add4</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAdd' data-ref="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#748Add3" title='Add3' data-ref="748Add3" data-ref-filename="748Add3">Add3</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#747One64" title='One64' data-ref="747One64" data-ref-filename="747One64">One64</a>);</td></tr>
<tr><th id="2953">2953</th><td>  <em>auto</em> <dfn class="local col3 decl" id="753Sub3_Lo" title='Sub3_Lo' data-type='llvm::MachineInstrBuilder' data-ref="753Sub3_Lo" data-ref-filename="753Sub3_Lo">Sub3_Lo</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUSuboERKNS_5DstOpES3_RKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildUSubo' data-ref="_ZN4llvm16MachineIRBuilder10buildUSuboERKNS_5DstOpES3_RKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUSuboERKNS_5DstOpES3_RKNS_5SrcOpES6_">buildUSubo</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#743Sub2_Lo" title='Sub2_Lo' data-ref="743Sub2_Lo" data-ref-filename="743Sub2_Lo">Sub2_Lo</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#735DenomLo" title='DenomLo' data-ref="735DenomLo" data-ref-filename="735DenomLo">DenomLo</a>);</td></tr>
<tr><th id="2954">2954</th><td></td></tr>
<tr><th id="2955">2955</th><td>  <em>auto</em> <dfn class="local col4 decl" id="754Sub3_Mi" title='Sub3_Mi' data-type='llvm::MachineInstrBuilder' data-ref="754Sub3_Mi" data-ref-filename="754Sub3_Mi">Sub3_Mi</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildUSube' data-ref="_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_">buildUSube</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#744Sub2_Mi" title='Sub2_Mi' data-ref="744Sub2_Mi" data-ref-filename="744Sub2_Mi">Sub2_Mi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#736DenomHi" title='DenomHi' data-ref="736DenomHi" data-ref-filename="736DenomHi">DenomHi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#743Sub2_Lo" title='Sub2_Lo' data-ref="743Sub2_Lo" data-ref-filename="743Sub2_Lo">Sub2_Lo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>));</td></tr>
<tr><th id="2956">2956</th><td>  <em>auto</em> <dfn class="local col5 decl" id="755Sub3_Hi" title='Sub3_Hi' data-type='llvm::MachineInstrBuilder' data-ref="755Sub3_Hi" data-ref-filename="755Sub3_Hi">Sub3_Hi</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" title='llvm::MachineIRBuilder::buildUSube' data-ref="_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUSubeERKNS_5DstOpES3_RKNS_5SrcOpES6_S6_">buildUSube</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#695S32" title='S32' data-ref="695S32" data-ref-filename="695S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#754Sub3_Mi" title='Sub3_Mi' data-ref="754Sub3_Mi" data-ref-filename="754Sub3_Mi">Sub3_Mi</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#717Zero32" title='Zero32' data-ref="717Zero32" data-ref-filename="717Zero32">Zero32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#753Sub3_Lo" title='Sub3_Lo' data-ref="753Sub3_Lo" data-ref-filename="753Sub3_Lo">Sub3_Lo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>));</td></tr>
<tr><th id="2957">2957</th><td>  <em>auto</em> <dfn class="local col6 decl" id="756Sub3" title='Sub3' data-type='llvm::MachineInstrBuilder' data-ref="756Sub3" data-ref-filename="756Sub3">Sub3</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, {<a class="local col3 ref" href="#753Sub3_Lo" title='Sub3_Lo' data-ref="753Sub3_Lo" data-ref-filename="753Sub3_Lo">Sub3_Lo</a>, <a class="local col5 ref" href="#755Sub3_Hi" title='Sub3_Hi' data-ref="755Sub3_Hi" data-ref-filename="755Sub3_Hi">Sub3_Hi</a>});</td></tr>
<tr><th id="2958">2958</th><td></td></tr>
<tr><th id="2959">2959</th><td>  <i>// endif C6</i></td></tr>
<tr><th id="2960">2960</th><td><i>  // endif C3</i></td></tr>
<tr><th id="2961">2961</th><td></td></tr>
<tr><th id="2962">2962</th><td>  <b>if</b> (<a class="local col4 ref" href="#694IsDiv" title='IsDiv' data-ref="694IsDiv" data-ref-filename="694IsDiv">IsDiv</a>) {</td></tr>
<tr><th id="2963">2963</th><td>    <em>auto</em> <dfn class="local col7 decl" id="757Sel1" title='Sel1' data-type='llvm::MachineInstrBuilder' data-ref="757Sel1" data-ref-filename="757Sel1">Sel1</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(</td></tr>
<tr><th id="2964">2964</th><td>        <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#751C6" title='C6' data-ref="751C6" data-ref-filename="751C6">C6</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#717Zero32" title='Zero32' data-ref="717Zero32" data-ref-filename="717Zero32">Zero32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#752Add4" title='Add4' data-ref="752Add4" data-ref-filename="752Add4">Add4</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#748Add3" title='Add3' data-ref="748Add3" data-ref-filename="748Add3">Add3</a>);</td></tr>
<tr><th id="2965">2965</th><td>    <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#691DstReg" title='DstReg' data-ref="691DstReg" data-ref-filename="691DstReg">DstReg</a>,</td></tr>
<tr><th id="2966">2966</th><td>                  <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#742C3" title='C3' data-ref="742C3" data-ref-filename="742C3">C3</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#717Zero32" title='Zero32' data-ref="717Zero32" data-ref-filename="717Zero32">Zero32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#757Sel1" title='Sel1' data-ref="757Sel1" data-ref-filename="757Sel1">Sel1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#725MulHi3" title='MulHi3' data-ref="725MulHi3" data-ref-filename="725MulHi3">MulHi3</a>);</td></tr>
<tr><th id="2967">2967</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2968">2968</th><td>    <em>auto</em> <dfn class="local col8 decl" id="758Sel2" title='Sel2' data-type='llvm::MachineInstrBuilder' data-ref="758Sel2" data-ref-filename="758Sel2">Sel2</dfn> = <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(</td></tr>
<tr><th id="2969">2969</th><td>        <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#696S64" title='S64' data-ref="696S64" data-ref-filename="696S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#751C6" title='C6' data-ref="751C6" data-ref-filename="751C6">C6</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#717Zero32" title='Zero32' data-ref="717Zero32" data-ref-filename="717Zero32">Zero32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#756Sub3" title='Sub3' data-ref="756Sub3" data-ref-filename="756Sub3">Sub3</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#746Sub2" title='Sub2' data-ref="746Sub2" data-ref-filename="746Sub2">Sub2</a>);</td></tr>
<tr><th id="2970">2970</th><td>    <a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#691DstReg" title='DstReg' data-ref="691DstReg" data-ref-filename="691DstReg">DstReg</a>,</td></tr>
<tr><th id="2971">2971</th><td>                  <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#690B" title='B' data-ref="690B" data-ref-filename="690B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#697S1" title='S1' data-ref="697S1" data-ref-filename="697S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#742C3" title='C3' data-ref="742C3" data-ref-filename="742C3">C3</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#717Zero32" title='Zero32' data-ref="717Zero32" data-ref-filename="717Zero32">Zero32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#758Sel2" title='Sel2' data-ref="758Sel2" data-ref-filename="758Sel2">Sel2</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#733Sub1" title='Sub1' data-ref="733Sub1" data-ref-filename="733Sub1">Sub1</a>);</td></tr>
<tr><th id="2972">2972</th><td>  }</td></tr>
<tr><th id="2973">2973</th><td>}</td></tr>
<tr><th id="2974">2974</th><td></td></tr>
<tr><th id="2975">2975</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo17legalizeUDIV_UREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM' data-ref="_ZNK4llvm19AMDGPULegalizerInfo17legalizeUDIV_UREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo17legalizeUDIV_UREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeUDIV_UREM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="759MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="759MI" data-ref-filename="759MI">MI</dfn>,</td></tr>
<tr><th id="2976">2976</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="760MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="760MRI" data-ref-filename="760MRI">MRI</dfn>,</td></tr>
<tr><th id="2977">2977</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="761B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="761B" data-ref-filename="761B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="2978">2978</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="762S64" title='S64' data-type='const llvm::LLT' data-ref="762S64" data-ref-filename="762S64">S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="2979">2979</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="763S32" title='S32' data-type='const llvm::LLT' data-ref="763S32" data-ref-filename="763S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="2980">2980</th><td>  <em>const</em> <em>bool</em> <dfn class="local col4 decl" id="764IsDiv" title='IsDiv' data-type='const bool' data-ref="764IsDiv" data-ref-filename="764IsDiv">IsDiv</dfn> = <a class="local col9 ref" href="#759MI" title='MI' data-ref="759MI" data-ref-filename="759MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_UDIV" title='llvm::AMDGPU::G_UDIV' data-ref="llvm::AMDGPU::G_UDIV" data-ref-filename="llvm..AMDGPU..G_UDIV">G_UDIV</a>;</td></tr>
<tr><th id="2981">2981</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="765DstReg" title='DstReg' data-type='llvm::Register' data-ref="765DstReg" data-ref-filename="765DstReg">DstReg</dfn> = <a class="local col9 ref" href="#759MI" title='MI' data-ref="759MI" data-ref-filename="759MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2982">2982</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="766Num" title='Num' data-type='llvm::Register' data-ref="766Num" data-ref-filename="766Num">Num</dfn> = <a class="local col9 ref" href="#759MI" title='MI' data-ref="759MI" data-ref-filename="759MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2983">2983</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="767Den" title='Den' data-type='llvm::Register' data-ref="767Den" data-ref-filename="767Den">Den</dfn> = <a class="local col9 ref" href="#759MI" title='MI' data-ref="759MI" data-ref-filename="759MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2984">2984</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="768Ty" title='Ty' data-type='llvm::LLT' data-ref="768Ty" data-ref-filename="768Ty">Ty</dfn> = <a class="local col0 ref" href="#760MRI" title='MRI' data-ref="760MRI" data-ref-filename="760MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#765DstReg" title='DstReg' data-ref="765DstReg" data-ref-filename="765DstReg">DstReg</a>);</td></tr>
<tr><th id="2985">2985</th><td></td></tr>
<tr><th id="2986">2986</th><td>  <b>if</b> (<a class="local col8 ref" href="#768Ty" title='Ty' data-ref="768Ty" data-ref-filename="768Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col3 ref" href="#763S32" title='S32' data-ref="763S32" data-ref-filename="763S32">S32</a>)</td></tr>
<tr><th id="2987">2987</th><td>    <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" title='llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM32Impl' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b">legalizeUDIV_UREM32Impl</a>(<span class='refarg'><a class="local col1 ref" href="#761B" title='B' data-ref="761B" data-ref-filename="761B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#765DstReg" title='DstReg' data-ref="765DstReg" data-ref-filename="765DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#766Num" title='Num' data-ref="766Num" data-ref-filename="766Num">Num</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#767Den" title='Den' data-ref="767Den" data-ref-filename="767Den">Den</a>, <a class="local col4 ref" href="#764IsDiv" title='IsDiv' data-ref="764IsDiv" data-ref-filename="764IsDiv">IsDiv</a>);</td></tr>
<tr><th id="2988">2988</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#768Ty" title='Ty' data-ref="768Ty" data-ref-filename="768Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col2 ref" href="#762S64" title='S64' data-ref="762S64" data-ref-filename="762S64">S64</a>)</td></tr>
<tr><th id="2989">2989</th><td>    <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" title='llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM64Impl' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b">legalizeUDIV_UREM64Impl</a>(<span class='refarg'><a class="local col1 ref" href="#761B" title='B' data-ref="761B" data-ref-filename="761B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#765DstReg" title='DstReg' data-ref="765DstReg" data-ref-filename="765DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#766Num" title='Num' data-ref="766Num" data-ref-filename="766Num">Num</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#767Den" title='Den' data-ref="767Den" data-ref-filename="767Den">Den</a>, <a class="local col4 ref" href="#764IsDiv" title='IsDiv' data-ref="764IsDiv" data-ref-filename="764IsDiv">IsDiv</a>);</td></tr>
<tr><th id="2990">2990</th><td>  <b>else</b></td></tr>
<tr><th id="2991">2991</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2992">2992</th><td></td></tr>
<tr><th id="2993">2993</th><td>  <a class="local col9 ref" href="#759MI" title='MI' data-ref="759MI" data-ref-filename="759MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2994">2994</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2995">2995</th><td></td></tr>
<tr><th id="2996">2996</th><td>}</td></tr>
<tr><th id="2997">2997</th><td></td></tr>
<tr><th id="2998">2998</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo17legalizeSDIV_SREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeSDIV_SREM' data-ref="_ZNK4llvm19AMDGPULegalizerInfo17legalizeSDIV_SREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo17legalizeSDIV_SREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeSDIV_SREM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="769MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="769MI" data-ref-filename="769MI">MI</dfn>,</td></tr>
<tr><th id="2999">2999</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="770MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="770MRI" data-ref-filename="770MRI">MRI</dfn>,</td></tr>
<tr><th id="3000">3000</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="771B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="771B" data-ref-filename="771B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="3001">3001</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="772S64" title='S64' data-type='const llvm::LLT' data-ref="772S64" data-ref-filename="772S64">S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="3002">3002</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="773S32" title='S32' data-type='const llvm::LLT' data-ref="773S32" data-ref-filename="773S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="3003">3003</th><td></td></tr>
<tr><th id="3004">3004</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="774DstReg" title='DstReg' data-type='llvm::Register' data-ref="774DstReg" data-ref-filename="774DstReg">DstReg</dfn> = <a class="local col9 ref" href="#769MI" title='MI' data-ref="769MI" data-ref-filename="769MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3005">3005</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="775Ty" title='Ty' data-type='const llvm::LLT' data-ref="775Ty" data-ref-filename="775Ty">Ty</dfn> = <a class="local col0 ref" href="#770MRI" title='MRI' data-ref="770MRI" data-ref-filename="770MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#774DstReg" title='DstReg' data-ref="774DstReg" data-ref-filename="774DstReg">DstReg</a>);</td></tr>
<tr><th id="3006">3006</th><td>  <b>if</b> (<a class="local col5 ref" href="#775Ty" title='Ty' data-ref="775Ty" data-ref-filename="775Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col3 ref" href="#773S32" title='S32' data-ref="773S32" data-ref-filename="773S32">S32</a> &amp;&amp; <a class="local col5 ref" href="#775Ty" title='Ty' data-ref="775Ty" data-ref-filename="775Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col2 ref" href="#772S64" title='S64' data-ref="772S64" data-ref-filename="772S64">S64</a>)</td></tr>
<tr><th id="3007">3007</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3008">3008</th><td></td></tr>
<tr><th id="3009">3009</th><td>  <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="776IsDiv" title='IsDiv' data-type='const bool' data-ref="776IsDiv" data-ref-filename="776IsDiv">IsDiv</dfn> = <a class="local col9 ref" href="#769MI" title='MI' data-ref="769MI" data-ref-filename="769MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_SDIV" title='llvm::AMDGPU::G_SDIV' data-ref="llvm::AMDGPU::G_SDIV" data-ref-filename="llvm..AMDGPU..G_SDIV">G_SDIV</a>;</td></tr>
<tr><th id="3010">3010</th><td></td></tr>
<tr><th id="3011">3011</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="777LHS" title='LHS' data-type='llvm::Register' data-ref="777LHS" data-ref-filename="777LHS">LHS</dfn> = <a class="local col9 ref" href="#769MI" title='MI' data-ref="769MI" data-ref-filename="769MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3012">3012</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="778RHS" title='RHS' data-type='llvm::Register' data-ref="778RHS" data-ref-filename="778RHS">RHS</dfn> = <a class="local col9 ref" href="#769MI" title='MI' data-ref="769MI" data-ref-filename="769MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3013">3013</th><td></td></tr>
<tr><th id="3014">3014</th><td>  <em>auto</em> <dfn class="local col9 decl" id="779SignBitOffset" title='SignBitOffset' data-type='llvm::MachineInstrBuilder' data-ref="779SignBitOffset" data-ref-filename="779SignBitOffset">SignBitOffset</dfn> = <a class="local col1 ref" href="#771B" title='B' data-ref="771B" data-ref-filename="771B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#773S32" title='S32' data-ref="773S32" data-ref-filename="773S32">S32</a>, <a class="local col5 ref" href="#775Ty" title='Ty' data-ref="775Ty" data-ref-filename="775Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() - <var>1</var>);</td></tr>
<tr><th id="3015">3015</th><td>  <em>auto</em> <dfn class="local col0 decl" id="780LHSign" title='LHSign' data-type='llvm::MachineInstrBuilder' data-ref="780LHSign" data-ref-filename="780LHSign">LHSign</dfn> = <a class="local col1 ref" href="#771B" title='B' data-ref="771B" data-ref-filename="771B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAShr' data-ref="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAShr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#775Ty" title='Ty' data-ref="775Ty" data-ref-filename="775Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#777LHS" title='LHS' data-ref="777LHS" data-ref-filename="777LHS">LHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#779SignBitOffset" title='SignBitOffset' data-ref="779SignBitOffset" data-ref-filename="779SignBitOffset">SignBitOffset</a>);</td></tr>
<tr><th id="3016">3016</th><td>  <em>auto</em> <dfn class="local col1 decl" id="781RHSign" title='RHSign' data-type='llvm::MachineInstrBuilder' data-ref="781RHSign" data-ref-filename="781RHSign">RHSign</dfn> = <a class="local col1 ref" href="#771B" title='B' data-ref="771B" data-ref-filename="771B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAShr' data-ref="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildAShrERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAShr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#775Ty" title='Ty' data-ref="775Ty" data-ref-filename="775Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#778RHS" title='RHS' data-ref="778RHS" data-ref-filename="778RHS">RHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#779SignBitOffset" title='SignBitOffset' data-ref="779SignBitOffset" data-ref-filename="779SignBitOffset">SignBitOffset</a>);</td></tr>
<tr><th id="3017">3017</th><td></td></tr>
<tr><th id="3018">3018</th><td>  <a class="local col7 ref" href="#777LHS" title='LHS' data-ref="777LHS" data-ref-filename="777LHS">LHS</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#771B" title='B' data-ref="771B" data-ref-filename="771B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAdd' data-ref="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#775Ty" title='Ty' data-ref="775Ty" data-ref-filename="775Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#777LHS" title='LHS' data-ref="777LHS" data-ref-filename="777LHS">LHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#780LHSign" title='LHSign' data-ref="780LHSign" data-ref-filename="780LHSign">LHSign</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3019">3019</th><td>  <a class="local col8 ref" href="#778RHS" title='RHS' data-ref="778RHS" data-ref-filename="778RHS">RHS</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#771B" title='B' data-ref="771B" data-ref-filename="771B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAdd' data-ref="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#775Ty" title='Ty' data-ref="775Ty" data-ref-filename="775Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#778RHS" title='RHS' data-ref="778RHS" data-ref-filename="778RHS">RHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#781RHSign" title='RHSign' data-ref="781RHSign" data-ref-filename="781RHSign">RHSign</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3020">3020</th><td></td></tr>
<tr><th id="3021">3021</th><td>  <a class="local col7 ref" href="#777LHS" title='LHS' data-ref="777LHS" data-ref-filename="777LHS">LHS</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#771B" title='B' data-ref="771B" data-ref-filename="771B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildXor' data-ref="_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_">buildXor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#775Ty" title='Ty' data-ref="775Ty" data-ref-filename="775Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#777LHS" title='LHS' data-ref="777LHS" data-ref-filename="777LHS">LHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#780LHSign" title='LHSign' data-ref="780LHSign" data-ref-filename="780LHSign">LHSign</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3022">3022</th><td>  <a class="local col8 ref" href="#778RHS" title='RHS' data-ref="778RHS" data-ref-filename="778RHS">RHS</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#771B" title='B' data-ref="771B" data-ref-filename="771B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildXor' data-ref="_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_">buildXor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#775Ty" title='Ty' data-ref="775Ty" data-ref-filename="775Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#778RHS" title='RHS' data-ref="778RHS" data-ref-filename="778RHS">RHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#781RHSign" title='RHSign' data-ref="781RHSign" data-ref-filename="781RHSign">RHSign</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3023">3023</th><td></td></tr>
<tr><th id="3024">3024</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="782UDivRem" title='UDivRem' data-type='llvm::Register' data-ref="782UDivRem" data-ref-filename="782UDivRem">UDivRem</dfn> = <a class="local col0 ref" href="#770MRI" title='MRI' data-ref="770MRI" data-ref-filename="770MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#775Ty" title='Ty' data-ref="775Ty" data-ref-filename="775Ty">Ty</a>);</td></tr>
<tr><th id="3025">3025</th><td>  <b>if</b> (<a class="local col5 ref" href="#775Ty" title='Ty' data-ref="775Ty" data-ref-filename="775Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col3 ref" href="#773S32" title='S32' data-ref="773S32" data-ref-filename="773S32">S32</a>)</td></tr>
<tr><th id="3026">3026</th><td>    <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" title='llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM32Impl' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b">legalizeUDIV_UREM32Impl</a>(<span class='refarg'><a class="local col1 ref" href="#771B" title='B' data-ref="771B" data-ref-filename="771B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#782UDivRem" title='UDivRem' data-ref="782UDivRem" data-ref-filename="782UDivRem">UDivRem</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#777LHS" title='LHS' data-ref="777LHS" data-ref-filename="777LHS">LHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#778RHS" title='RHS' data-ref="778RHS" data-ref-filename="778RHS">RHS</a>, <a class="local col6 ref" href="#776IsDiv" title='IsDiv' data-ref="776IsDiv" data-ref-filename="776IsDiv">IsDiv</a>);</td></tr>
<tr><th id="3027">3027</th><td>  <b>else</b></td></tr>
<tr><th id="3028">3028</th><td>    <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" title='llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM64Impl' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b">legalizeUDIV_UREM64Impl</a>(<span class='refarg'><a class="local col1 ref" href="#771B" title='B' data-ref="771B" data-ref-filename="771B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#782UDivRem" title='UDivRem' data-ref="782UDivRem" data-ref-filename="782UDivRem">UDivRem</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#777LHS" title='LHS' data-ref="777LHS" data-ref-filename="777LHS">LHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#778RHS" title='RHS' data-ref="778RHS" data-ref-filename="778RHS">RHS</a>, <a class="local col6 ref" href="#776IsDiv" title='IsDiv' data-ref="776IsDiv" data-ref-filename="776IsDiv">IsDiv</a>);</td></tr>
<tr><th id="3029">3029</th><td></td></tr>
<tr><th id="3030">3030</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="783Sign" title='Sign' data-type='llvm::Register' data-ref="783Sign" data-ref-filename="783Sign">Sign</dfn>;</td></tr>
<tr><th id="3031">3031</th><td>  <b>if</b> (<a class="local col6 ref" href="#776IsDiv" title='IsDiv' data-ref="776IsDiv" data-ref-filename="776IsDiv">IsDiv</a>)</td></tr>
<tr><th id="3032">3032</th><td>    <a class="local col3 ref" href="#783Sign" title='Sign' data-ref="783Sign" data-ref-filename="783Sign">Sign</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#771B" title='B' data-ref="771B" data-ref-filename="771B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildXor' data-ref="_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_">buildXor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#775Ty" title='Ty' data-ref="775Ty" data-ref-filename="775Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#780LHSign" title='LHSign' data-ref="780LHSign" data-ref-filename="780LHSign">LHSign</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#781RHSign" title='RHSign' data-ref="781RHSign" data-ref-filename="781RHSign">RHSign</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3033">3033</th><td>  <b>else</b></td></tr>
<tr><th id="3034">3034</th><td>    <a class="local col3 ref" href="#783Sign" title='Sign' data-ref="783Sign" data-ref-filename="783Sign">Sign</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#780LHSign" title='LHSign' data-ref="780LHSign" data-ref-filename="780LHSign">LHSign</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>); <i>// Remainder sign is the same as LHS</i></td></tr>
<tr><th id="3035">3035</th><td></td></tr>
<tr><th id="3036">3036</th><td>  <a class="local col2 ref" href="#782UDivRem" title='UDivRem' data-ref="782UDivRem" data-ref-filename="782UDivRem">UDivRem</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#771B" title='B' data-ref="771B" data-ref-filename="771B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildXor' data-ref="_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_">buildXor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#775Ty" title='Ty' data-ref="775Ty" data-ref-filename="775Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#782UDivRem" title='UDivRem' data-ref="782UDivRem" data-ref-filename="782UDivRem">UDivRem</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#783Sign" title='Sign' data-ref="783Sign" data-ref-filename="783Sign">Sign</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3037">3037</th><td>  <a class="local col1 ref" href="#771B" title='B' data-ref="771B" data-ref-filename="771B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSub' data-ref="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildSubERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildSub</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#774DstReg" title='DstReg' data-ref="774DstReg" data-ref-filename="774DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#782UDivRem" title='UDivRem' data-ref="782UDivRem" data-ref-filename="782UDivRem">UDivRem</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#783Sign" title='Sign' data-ref="783Sign" data-ref-filename="783Sign">Sign</a>);</td></tr>
<tr><th id="3038">3038</th><td></td></tr>
<tr><th id="3039">3039</th><td>  <a class="local col9 ref" href="#769MI" title='MI' data-ref="769MI" data-ref-filename="769MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3040">3040</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3041">3041</th><td>}</td></tr>
<tr><th id="3042">3042</th><td></td></tr>
<tr><th id="3043">3043</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFastUnsafeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFastUnsafeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFastUnsafeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFastUnsafeFDIV</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="784MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="784MI" data-ref-filename="784MI">MI</dfn>,</td></tr>
<tr><th id="3044">3044</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="785MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="785MRI" data-ref-filename="785MRI">MRI</dfn>,</td></tr>
<tr><th id="3045">3045</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="786B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="786B" data-ref-filename="786B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="3046">3046</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="787Res" title='Res' data-type='llvm::Register' data-ref="787Res" data-ref-filename="787Res">Res</dfn> = <a class="local col4 ref" href="#784MI" title='MI' data-ref="784MI" data-ref-filename="784MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3047">3047</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="788LHS" title='LHS' data-type='llvm::Register' data-ref="788LHS" data-ref-filename="788LHS">LHS</dfn> = <a class="local col4 ref" href="#784MI" title='MI' data-ref="784MI" data-ref-filename="784MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3048">3048</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="789RHS" title='RHS' data-type='llvm::Register' data-ref="789RHS" data-ref-filename="789RHS">RHS</dfn> = <a class="local col4 ref" href="#784MI" title='MI' data-ref="784MI" data-ref-filename="784MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3049">3049</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="790Flags" title='Flags' data-type='uint16_t' data-ref="790Flags" data-ref-filename="790Flags">Flags</dfn> = <a class="local col4 ref" href="#784MI" title='MI' data-ref="784MI" data-ref-filename="784MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="3050">3050</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="791ResTy" title='ResTy' data-type='llvm::LLT' data-ref="791ResTy" data-ref-filename="791ResTy">ResTy</dfn> = <a class="local col5 ref" href="#785MRI" title='MRI' data-ref="785MRI" data-ref-filename="785MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#787Res" title='Res' data-ref="787Res" data-ref-filename="787Res">Res</a>);</td></tr>
<tr><th id="3051">3051</th><td></td></tr>
<tr><th id="3052">3052</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="792MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="792MF" data-ref-filename="792MF">MF</dfn> = <a class="local col6 ref" href="#786B" title='B' data-ref="786B" data-ref-filename="786B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="3053">3053</th><td>  <em>bool</em> <dfn class="local col3 decl" id="793AllowInaccurateRcp" title='AllowInaccurateRcp' data-type='bool' data-ref="793AllowInaccurateRcp" data-ref-filename="793AllowInaccurateRcp">AllowInaccurateRcp</dfn> = <a class="local col2 ref" href="#792MF" title='MF' data-ref="792MF" data-ref-filename="792MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref field" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options" data-ref-filename="llvm..TargetMachine..Options">Options</a>.<a class="ref field" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::UnsafeFPMath" title='llvm::TargetOptions::UnsafeFPMath' data-ref="llvm::TargetOptions::UnsafeFPMath" data-ref-filename="llvm..TargetOptions..UnsafeFPMath">UnsafeFPMath</a> ||</td></tr>
<tr><th id="3054">3054</th><td>                            <a class="local col4 ref" href="#784MI" title='MI' data-ref="784MI" data-ref-filename="784MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FmAfn" title='llvm::MachineInstr::FmAfn' data-ref="llvm::MachineInstr::FmAfn" data-ref-filename="llvm..MachineInstr..FmAfn">FmAfn</a>);</td></tr>
<tr><th id="3055">3055</th><td></td></tr>
<tr><th id="3056">3056</th><td>  <b>if</b> (!<a class="local col3 ref" href="#793AllowInaccurateRcp" title='AllowInaccurateRcp' data-ref="793AllowInaccurateRcp" data-ref-filename="793AllowInaccurateRcp">AllowInaccurateRcp</a>)</td></tr>
<tr><th id="3057">3057</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3058">3058</th><td></td></tr>
<tr><th id="3059">3059</th><td>  <b>if</b> (<em>auto</em> <dfn class="local col4 decl" id="794CLHS" title='CLHS' data-type='const llvm::ConstantFP *' data-ref="794CLHS" data-ref-filename="794CLHS"><a class="local col4 ref" href="#794CLHS" title='CLHS' data-ref="794CLHS" data-ref-filename="794CLHS">CLHS</a></dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm20getConstantFPVRegValENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getConstantFPVRegVal' data-ref="_ZN4llvm20getConstantFPVRegValENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getConstantFPVRegValENS_8RegisterERKNS_19MachineRegisterInfoE">getConstantFPVRegVal</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#788LHS" title='LHS' data-ref="788LHS" data-ref-filename="788LHS">LHS</a>, <a class="local col5 ref" href="#785MRI" title='MRI' data-ref="785MRI" data-ref-filename="785MRI">MRI</a>)) {</td></tr>
<tr><th id="3060">3060</th><td>    <i>// 1 / x -&gt; RCP(x)</i></td></tr>
<tr><th id="3061">3061</th><td>    <b>if</b> (<a class="local col4 ref" href="#794CLHS" title='CLHS' data-ref="794CLHS" data-ref-filename="794CLHS">CLHS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP14isExactlyValueEd" title='llvm::ConstantFP::isExactlyValue' data-ref="_ZNK4llvm10ConstantFP14isExactlyValueEd" data-ref-filename="_ZNK4llvm10ConstantFP14isExactlyValueEd">isExactlyValue</a>(<var>1.0</var>)) {</td></tr>
<tr><th id="3062">3062</th><td>      <a class="local col6 ref" href="#786B" title='B' data-ref="786B" data-ref-filename="786B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_rcp" title='llvm::Intrinsic::amdgcn_rcp' data-ref="llvm::Intrinsic::amdgcn_rcp" data-ref-filename="llvm..Intrinsic..amdgcn_rcp">amdgcn_rcp</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col7 ref" href="#787Res" title='Res' data-ref="787Res" data-ref-filename="787Res">Res</a>, <b>false</b>)</td></tr>
<tr><th id="3063">3063</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#789RHS" title='RHS' data-ref="789RHS" data-ref-filename="789RHS">RHS</a>)</td></tr>
<tr><th id="3064">3064</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col0 ref" href="#790Flags" title='Flags' data-ref="790Flags" data-ref-filename="790Flags">Flags</a>);</td></tr>
<tr><th id="3065">3065</th><td></td></tr>
<tr><th id="3066">3066</th><td>      <a class="local col4 ref" href="#784MI" title='MI' data-ref="784MI" data-ref-filename="784MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3067">3067</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3068">3068</th><td>    }</td></tr>
<tr><th id="3069">3069</th><td></td></tr>
<tr><th id="3070">3070</th><td>    <i>// -1 / x -&gt; RCP( FNEG(x) )</i></td></tr>
<tr><th id="3071">3071</th><td>    <b>if</b> (<a class="local col4 ref" href="#794CLHS" title='CLHS' data-ref="794CLHS" data-ref-filename="794CLHS">CLHS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP14isExactlyValueEd" title='llvm::ConstantFP::isExactlyValue' data-ref="_ZNK4llvm10ConstantFP14isExactlyValueEd" data-ref-filename="_ZNK4llvm10ConstantFP14isExactlyValueEd">isExactlyValue</a>(-<var>1.0</var>)) {</td></tr>
<tr><th id="3072">3072</th><td>      <em>auto</em> <dfn class="local col5 decl" id="795FNeg" title='FNeg' data-type='llvm::MachineInstrBuilder' data-ref="795FNeg" data-ref-filename="795FNeg">FNeg</dfn> = <a class="local col6 ref" href="#786B" title='B' data-ref="786B" data-ref-filename="786B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFNeg' data-ref="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFNeg</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#791ResTy" title='ResTy' data-ref="791ResTy" data-ref-filename="791ResTy">ResTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#789RHS" title='RHS' data-ref="789RHS" data-ref-filename="789RHS">RHS</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col0 ref" href="#790Flags" title='Flags' data-ref="790Flags" data-ref-filename="790Flags">Flags</a>);</td></tr>
<tr><th id="3073">3073</th><td>      <a class="local col6 ref" href="#786B" title='B' data-ref="786B" data-ref-filename="786B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_rcp" title='llvm::Intrinsic::amdgcn_rcp' data-ref="llvm::Intrinsic::amdgcn_rcp" data-ref-filename="llvm..Intrinsic..amdgcn_rcp">amdgcn_rcp</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col7 ref" href="#787Res" title='Res' data-ref="787Res" data-ref-filename="787Res">Res</a>, <b>false</b>)</td></tr>
<tr><th id="3074">3074</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col5 ref" href="#795FNeg" title='FNeg' data-ref="795FNeg" data-ref-filename="795FNeg">FNeg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="3075">3075</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col0 ref" href="#790Flags" title='Flags' data-ref="790Flags" data-ref-filename="790Flags">Flags</a>);</td></tr>
<tr><th id="3076">3076</th><td></td></tr>
<tr><th id="3077">3077</th><td>      <a class="local col4 ref" href="#784MI" title='MI' data-ref="784MI" data-ref-filename="784MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3078">3078</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3079">3079</th><td>    }</td></tr>
<tr><th id="3080">3080</th><td>  }</td></tr>
<tr><th id="3081">3081</th><td></td></tr>
<tr><th id="3082">3082</th><td>  <i>// x / y -&gt; x * (1.0 / y)</i></td></tr>
<tr><th id="3083">3083</th><td>  <em>auto</em> <dfn class="local col6 decl" id="796RCP" title='RCP' data-type='llvm::MachineInstrBuilder' data-ref="796RCP" data-ref-filename="796RCP">RCP</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col6 ref" href="#786B" title='B' data-ref="786B" data-ref-filename="786B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_rcp" title='llvm::Intrinsic::amdgcn_rcp' data-ref="llvm::Intrinsic::amdgcn_rcp" data-ref-filename="llvm..Intrinsic..amdgcn_rcp">amdgcn_rcp</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#791ResTy" title='ResTy' data-ref="791ResTy" data-ref-filename="791ResTy">ResTy</a>}, <b>false</b>)</td></tr>
<tr><th id="3084">3084</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#789RHS" title='RHS' data-ref="789RHS" data-ref-filename="789RHS">RHS</a>)</td></tr>
<tr><th id="3085">3085</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col0 ref" href="#790Flags" title='Flags' data-ref="790Flags" data-ref-filename="790Flags">Flags</a>);</td></tr>
<tr><th id="3086">3086</th><td>  <a class="local col6 ref" href="#786B" title='B' data-ref="786B" data-ref-filename="786B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#787Res" title='Res' data-ref="787Res" data-ref-filename="787Res">Res</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#788LHS" title='LHS' data-ref="788LHS" data-ref-filename="788LHS">LHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#796RCP" title='RCP' data-ref="796RCP" data-ref-filename="796RCP">RCP</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col0 ref" href="#790Flags" title='Flags' data-ref="790Flags" data-ref-filename="790Flags">Flags</a>);</td></tr>
<tr><th id="3087">3087</th><td></td></tr>
<tr><th id="3088">3088</th><td>  <a class="local col4 ref" href="#784MI" title='MI' data-ref="784MI" data-ref-filename="784MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3089">3089</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3090">3090</th><td>}</td></tr>
<tr><th id="3091">3091</th><td></td></tr>
<tr><th id="3092">3092</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo24legalizeFastUnsafeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV64' data-ref="_ZNK4llvm19AMDGPULegalizerInfo24legalizeFastUnsafeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo24legalizeFastUnsafeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFastUnsafeFDIV64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="797MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="797MI" data-ref-filename="797MI">MI</dfn>,</td></tr>
<tr><th id="3093">3093</th><td>                                                   <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="798MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="798MRI" data-ref-filename="798MRI">MRI</dfn>,</td></tr>
<tr><th id="3094">3094</th><td>                                                   <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="799B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="799B" data-ref-filename="799B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="3095">3095</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="800Res" title='Res' data-type='llvm::Register' data-ref="800Res" data-ref-filename="800Res">Res</dfn> = <a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3096">3096</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="801X" title='X' data-type='llvm::Register' data-ref="801X" data-ref-filename="801X">X</dfn> = <a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3097">3097</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="802Y" title='Y' data-type='llvm::Register' data-ref="802Y" data-ref-filename="802Y">Y</dfn> = <a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3098">3098</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="803Flags" title='Flags' data-type='uint16_t' data-ref="803Flags" data-ref-filename="803Flags">Flags</dfn> = <a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="3099">3099</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="804ResTy" title='ResTy' data-type='llvm::LLT' data-ref="804ResTy" data-ref-filename="804ResTy">ResTy</dfn> = <a class="local col8 ref" href="#798MRI" title='MRI' data-ref="798MRI" data-ref-filename="798MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#800Res" title='Res' data-ref="800Res" data-ref-filename="800Res">Res</a>);</td></tr>
<tr><th id="3100">3100</th><td></td></tr>
<tr><th id="3101">3101</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="805MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="805MF" data-ref-filename="805MF">MF</dfn> = <a class="local col9 ref" href="#799B" title='B' data-ref="799B" data-ref-filename="799B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="3102">3102</th><td>  <em>bool</em> <dfn class="local col6 decl" id="806AllowInaccurateRcp" title='AllowInaccurateRcp' data-type='bool' data-ref="806AllowInaccurateRcp" data-ref-filename="806AllowInaccurateRcp">AllowInaccurateRcp</dfn> = <a class="local col5 ref" href="#805MF" title='MF' data-ref="805MF" data-ref-filename="805MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref field" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options" data-ref-filename="llvm..TargetMachine..Options">Options</a>.<a class="ref field" href="../../../include/llvm/Target/TargetOptions.h.html#llvm::TargetOptions::UnsafeFPMath" title='llvm::TargetOptions::UnsafeFPMath' data-ref="llvm::TargetOptions::UnsafeFPMath" data-ref-filename="llvm..TargetOptions..UnsafeFPMath">UnsafeFPMath</a> ||</td></tr>
<tr><th id="3103">3103</th><td>                            <a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FmAfn" title='llvm::MachineInstr::FmAfn' data-ref="llvm::MachineInstr::FmAfn" data-ref-filename="llvm..MachineInstr..FmAfn">FmAfn</a>);</td></tr>
<tr><th id="3104">3104</th><td></td></tr>
<tr><th id="3105">3105</th><td>  <b>if</b> (!<a class="local col6 ref" href="#806AllowInaccurateRcp" title='AllowInaccurateRcp' data-ref="806AllowInaccurateRcp" data-ref-filename="806AllowInaccurateRcp">AllowInaccurateRcp</a>)</td></tr>
<tr><th id="3106">3106</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3107">3107</th><td></td></tr>
<tr><th id="3108">3108</th><td>  <em>auto</em> <dfn class="local col7 decl" id="807NegY" title='NegY' data-type='llvm::MachineInstrBuilder' data-ref="807NegY" data-ref-filename="807NegY">NegY</dfn> = <a class="local col9 ref" href="#799B" title='B' data-ref="799B" data-ref-filename="799B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFNeg' data-ref="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFNeg</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#804ResTy" title='ResTy' data-ref="804ResTy" data-ref-filename="804ResTy">ResTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#802Y" title='Y' data-ref="802Y" data-ref-filename="802Y">Y</a>);</td></tr>
<tr><th id="3109">3109</th><td>  <em>auto</em> <dfn class="local col8 decl" id="808One" title='One' data-type='llvm::MachineInstrBuilder' data-ref="808One" data-ref-filename="808One">One</dfn> = <a class="local col9 ref" href="#799B" title='B' data-ref="799B" data-ref-filename="799B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#804ResTy" title='ResTy' data-ref="804ResTy" data-ref-filename="804ResTy">ResTy</a>, <var>1.0</var>);</td></tr>
<tr><th id="3110">3110</th><td></td></tr>
<tr><th id="3111">3111</th><td>  <em>auto</em> <dfn class="local col9 decl" id="809R" title='R' data-type='llvm::MachineInstrBuilder' data-ref="809R" data-ref-filename="809R">R</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col9 ref" href="#799B" title='B' data-ref="799B" data-ref-filename="799B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_rcp" title='llvm::Intrinsic::amdgcn_rcp' data-ref="llvm::Intrinsic::amdgcn_rcp" data-ref-filename="llvm..Intrinsic..amdgcn_rcp">amdgcn_rcp</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col4 ref" href="#804ResTy" title='ResTy' data-ref="804ResTy" data-ref-filename="804ResTy">ResTy</a>}, <b>false</b>)</td></tr>
<tr><th id="3112">3112</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#802Y" title='Y' data-ref="802Y" data-ref-filename="802Y">Y</a>)</td></tr>
<tr><th id="3113">3113</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col3 ref" href="#803Flags" title='Flags' data-ref="803Flags" data-ref-filename="803Flags">Flags</a>);</td></tr>
<tr><th id="3114">3114</th><td></td></tr>
<tr><th id="3115">3115</th><td>  <em>auto</em> <dfn class="local col0 decl" id="810Tmp0" title='Tmp0' data-type='llvm::MachineInstrBuilder' data-ref="810Tmp0" data-ref-filename="810Tmp0">Tmp0</dfn> = <a class="local col9 ref" href="#799B" title='B' data-ref="799B" data-ref-filename="799B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#804ResTy" title='ResTy' data-ref="804ResTy" data-ref-filename="804ResTy">ResTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#807NegY" title='NegY' data-ref="807NegY" data-ref-filename="807NegY">NegY</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#809R" title='R' data-ref="809R" data-ref-filename="809R">R</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#808One" title='One' data-ref="808One" data-ref-filename="808One">One</a>);</td></tr>
<tr><th id="3116">3116</th><td>  <a class="local col9 ref" href="#809R" title='R' data-ref="809R" data-ref-filename="809R">R</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="local col9 ref" href="#799B" title='B' data-ref="799B" data-ref-filename="799B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#804ResTy" title='ResTy' data-ref="804ResTy" data-ref-filename="804ResTy">ResTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#810Tmp0" title='Tmp0' data-ref="810Tmp0" data-ref-filename="810Tmp0">Tmp0</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#809R" title='R' data-ref="809R" data-ref-filename="809R">R</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#809R" title='R' data-ref="809R" data-ref-filename="809R">R</a>);</td></tr>
<tr><th id="3117">3117</th><td></td></tr>
<tr><th id="3118">3118</th><td>  <em>auto</em> <dfn class="local col1 decl" id="811Tmp1" title='Tmp1' data-type='llvm::MachineInstrBuilder' data-ref="811Tmp1" data-ref-filename="811Tmp1">Tmp1</dfn> = <a class="local col9 ref" href="#799B" title='B' data-ref="799B" data-ref-filename="799B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#804ResTy" title='ResTy' data-ref="804ResTy" data-ref-filename="804ResTy">ResTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#807NegY" title='NegY' data-ref="807NegY" data-ref-filename="807NegY">NegY</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#809R" title='R' data-ref="809R" data-ref-filename="809R">R</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#808One" title='One' data-ref="808One" data-ref-filename="808One">One</a>);</td></tr>
<tr><th id="3119">3119</th><td>  <a class="local col9 ref" href="#809R" title='R' data-ref="809R" data-ref-filename="809R">R</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="local col9 ref" href="#799B" title='B' data-ref="799B" data-ref-filename="799B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#804ResTy" title='ResTy' data-ref="804ResTy" data-ref-filename="804ResTy">ResTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#811Tmp1" title='Tmp1' data-ref="811Tmp1" data-ref-filename="811Tmp1">Tmp1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#809R" title='R' data-ref="809R" data-ref-filename="809R">R</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#809R" title='R' data-ref="809R" data-ref-filename="809R">R</a>);</td></tr>
<tr><th id="3120">3120</th><td></td></tr>
<tr><th id="3121">3121</th><td>  <em>auto</em> <dfn class="local col2 decl" id="812Ret" title='Ret' data-type='llvm::MachineInstrBuilder' data-ref="812Ret" data-ref-filename="812Ret">Ret</dfn> = <a class="local col9 ref" href="#799B" title='B' data-ref="799B" data-ref-filename="799B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#804ResTy" title='ResTy' data-ref="804ResTy" data-ref-filename="804ResTy">ResTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#801X" title='X' data-ref="801X" data-ref-filename="801X">X</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#809R" title='R' data-ref="809R" data-ref-filename="809R">R</a>);</td></tr>
<tr><th id="3122">3122</th><td>  <em>auto</em> <dfn class="local col3 decl" id="813Tmp2" title='Tmp2' data-type='llvm::MachineInstrBuilder' data-ref="813Tmp2" data-ref-filename="813Tmp2">Tmp2</dfn> = <a class="local col9 ref" href="#799B" title='B' data-ref="799B" data-ref-filename="799B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#804ResTy" title='ResTy' data-ref="804ResTy" data-ref-filename="804ResTy">ResTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#807NegY" title='NegY' data-ref="807NegY" data-ref-filename="807NegY">NegY</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#812Ret" title='Ret' data-ref="812Ret" data-ref-filename="812Ret">Ret</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#801X" title='X' data-ref="801X" data-ref-filename="801X">X</a>);</td></tr>
<tr><th id="3123">3123</th><td></td></tr>
<tr><th id="3124">3124</th><td>  <a class="local col9 ref" href="#799B" title='B' data-ref="799B" data-ref-filename="799B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#800Res" title='Res' data-ref="800Res" data-ref-filename="800Res">Res</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#813Tmp2" title='Tmp2' data-ref="813Tmp2" data-ref-filename="813Tmp2">Tmp2</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#809R" title='R' data-ref="809R" data-ref-filename="809R">R</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#812Ret" title='Ret' data-ref="812Ret" data-ref-filename="812Ret">Ret</a>);</td></tr>
<tr><th id="3125">3125</th><td>  <a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3126">3126</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3127">3127</th><td>}</td></tr>
<tr><th id="3128">3128</th><td></td></tr>
<tr><th id="3129">3129</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV16ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFDIV16' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV16ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV16ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFDIV16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="814MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="814MI" data-ref-filename="814MI">MI</dfn>,</td></tr>
<tr><th id="3130">3130</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="815MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="815MRI" data-ref-filename="815MRI">MRI</dfn>,</td></tr>
<tr><th id="3131">3131</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="816B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="816B" data-ref-filename="816B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="3132">3132</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo22legalizeFastUnsafeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFastUnsafeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFastUnsafeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFastUnsafeFDIV</a>(<span class='refarg'><a class="local col4 ref" href="#814MI" title='MI' data-ref="814MI" data-ref-filename="814MI">MI</a></span>, <span class='refarg'><a class="local col5 ref" href="#815MRI" title='MRI' data-ref="815MRI" data-ref-filename="815MRI">MRI</a></span>, <span class='refarg'><a class="local col6 ref" href="#816B" title='B' data-ref="816B" data-ref-filename="816B">B</a></span>))</td></tr>
<tr><th id="3133">3133</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3134">3134</th><td></td></tr>
<tr><th id="3135">3135</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="817Res" title='Res' data-type='llvm::Register' data-ref="817Res" data-ref-filename="817Res">Res</dfn> = <a class="local col4 ref" href="#814MI" title='MI' data-ref="814MI" data-ref-filename="814MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3136">3136</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="818LHS" title='LHS' data-type='llvm::Register' data-ref="818LHS" data-ref-filename="818LHS">LHS</dfn> = <a class="local col4 ref" href="#814MI" title='MI' data-ref="814MI" data-ref-filename="814MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3137">3137</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="819RHS" title='RHS' data-type='llvm::Register' data-ref="819RHS" data-ref-filename="819RHS">RHS</dfn> = <a class="local col4 ref" href="#814MI" title='MI' data-ref="814MI" data-ref-filename="814MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3138">3138</th><td></td></tr>
<tr><th id="3139">3139</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="820Flags" title='Flags' data-type='uint16_t' data-ref="820Flags" data-ref-filename="820Flags">Flags</dfn> = <a class="local col4 ref" href="#814MI" title='MI' data-ref="814MI" data-ref-filename="814MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="3140">3140</th><td></td></tr>
<tr><th id="3141">3141</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="821S16" title='S16' data-type='llvm::LLT' data-ref="821S16" data-ref-filename="821S16">S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>);</td></tr>
<tr><th id="3142">3142</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="822S32" title='S32' data-type='llvm::LLT' data-ref="822S32" data-ref-filename="822S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="3143">3143</th><td></td></tr>
<tr><th id="3144">3144</th><td>  <em>auto</em> <dfn class="local col3 decl" id="823LHSExt" title='LHSExt' data-type='llvm::MachineInstrBuilder' data-ref="823LHSExt" data-ref-filename="823LHSExt">LHSExt</dfn> = <a class="local col6 ref" href="#816B" title='B' data-ref="816B" data-ref-filename="816B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildFPExtERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFPExt' data-ref="_ZN4llvm16MachineIRBuilder10buildFPExtERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildFPExtERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFPExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#822S32" title='S32' data-ref="822S32" data-ref-filename="822S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#818LHS" title='LHS' data-ref="818LHS" data-ref-filename="818LHS">LHS</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col0 ref" href="#820Flags" title='Flags' data-ref="820Flags" data-ref-filename="820Flags">Flags</a>);</td></tr>
<tr><th id="3145">3145</th><td>  <em>auto</em> <dfn class="local col4 decl" id="824RHSExt" title='RHSExt' data-type='llvm::MachineInstrBuilder' data-ref="824RHSExt" data-ref-filename="824RHSExt">RHSExt</dfn> = <a class="local col6 ref" href="#816B" title='B' data-ref="816B" data-ref-filename="816B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildFPExtERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFPExt' data-ref="_ZN4llvm16MachineIRBuilder10buildFPExtERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildFPExtERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFPExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#822S32" title='S32' data-ref="822S32" data-ref-filename="822S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#819RHS" title='RHS' data-ref="819RHS" data-ref-filename="819RHS">RHS</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col0 ref" href="#820Flags" title='Flags' data-ref="820Flags" data-ref-filename="820Flags">Flags</a>);</td></tr>
<tr><th id="3146">3146</th><td></td></tr>
<tr><th id="3147">3147</th><td>  <em>auto</em> <dfn class="local col5 decl" id="825RCP" title='RCP' data-type='llvm::MachineInstrBuilder' data-ref="825RCP" data-ref-filename="825RCP">RCP</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col6 ref" href="#816B" title='B' data-ref="816B" data-ref-filename="816B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_rcp" title='llvm::Intrinsic::amdgcn_rcp' data-ref="llvm::Intrinsic::amdgcn_rcp" data-ref-filename="llvm..Intrinsic..amdgcn_rcp">amdgcn_rcp</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#822S32" title='S32' data-ref="822S32" data-ref-filename="822S32">S32</a>}, <b>false</b>)</td></tr>
<tr><th id="3148">3148</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col4 ref" href="#824RHSExt" title='RHSExt' data-ref="824RHSExt" data-ref-filename="824RHSExt">RHSExt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="3149">3149</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col0 ref" href="#820Flags" title='Flags' data-ref="820Flags" data-ref-filename="820Flags">Flags</a>);</td></tr>
<tr><th id="3150">3150</th><td></td></tr>
<tr><th id="3151">3151</th><td>  <em>auto</em> <dfn class="local col6 decl" id="826QUOT" title='QUOT' data-type='llvm::MachineInstrBuilder' data-ref="826QUOT" data-ref-filename="826QUOT">QUOT</dfn> = <a class="local col6 ref" href="#816B" title='B' data-ref="816B" data-ref-filename="816B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#822S32" title='S32' data-ref="822S32" data-ref-filename="822S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#823LHSExt" title='LHSExt' data-ref="823LHSExt" data-ref-filename="823LHSExt">LHSExt</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#825RCP" title='RCP' data-ref="825RCP" data-ref-filename="825RCP">RCP</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col0 ref" href="#820Flags" title='Flags' data-ref="820Flags" data-ref-filename="820Flags">Flags</a>);</td></tr>
<tr><th id="3152">3152</th><td>  <em>auto</em> <dfn class="local col7 decl" id="827RDst" title='RDst' data-type='llvm::MachineInstrBuilder' data-ref="827RDst" data-ref-filename="827RDst">RDst</dfn> = <a class="local col6 ref" href="#816B" title='B' data-ref="816B" data-ref-filename="816B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFPTrunc' data-ref="_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildFPTruncERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFPTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#821S16" title='S16' data-ref="821S16" data-ref-filename="821S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#826QUOT" title='QUOT' data-ref="826QUOT" data-ref-filename="826QUOT">QUOT</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col0 ref" href="#820Flags" title='Flags' data-ref="820Flags" data-ref-filename="820Flags">Flags</a>);</td></tr>
<tr><th id="3153">3153</th><td></td></tr>
<tr><th id="3154">3154</th><td>  <a class="local col6 ref" href="#816B" title='B' data-ref="816B" data-ref-filename="816B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_div_fixup" title='llvm::Intrinsic::amdgcn_div_fixup' data-ref="llvm::Intrinsic::amdgcn_div_fixup" data-ref-filename="llvm..Intrinsic..amdgcn_div_fixup">amdgcn_div_fixup</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col7 ref" href="#817Res" title='Res' data-ref="817Res" data-ref-filename="817Res">Res</a>, <b>false</b>)</td></tr>
<tr><th id="3155">3155</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col7 ref" href="#827RDst" title='RDst' data-ref="827RDst" data-ref-filename="827RDst">RDst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="3156">3156</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#819RHS" title='RHS' data-ref="819RHS" data-ref-filename="819RHS">RHS</a>)</td></tr>
<tr><th id="3157">3157</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#818LHS" title='LHS' data-ref="818LHS" data-ref-filename="818LHS">LHS</a>)</td></tr>
<tr><th id="3158">3158</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col0 ref" href="#820Flags" title='Flags' data-ref="820Flags" data-ref-filename="820Flags">Flags</a>);</td></tr>
<tr><th id="3159">3159</th><td></td></tr>
<tr><th id="3160">3160</th><td>  <a class="local col4 ref" href="#814MI" title='MI' data-ref="814MI" data-ref-filename="814MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3161">3161</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3162">3162</th><td>}</td></tr>
<tr><th id="3163">3163</th><td></td></tr>
<tr><th id="3164">3164</th><td><i  data-doc="_ZL18toggleSPDenormModebRN4llvm16MachineIRBuilderERKNS_12GCNSubtargetENS_6AMDGPU22SIModeRegisterDefaultsE">// Enable or disable FP32 denorm mode. When 'Enable' is true, emit instructions</i></td></tr>
<tr><th id="3165">3165</th><td><i  data-doc="_ZL18toggleSPDenormModebRN4llvm16MachineIRBuilderERKNS_12GCNSubtargetENS_6AMDGPU22SIModeRegisterDefaultsE">// to enable denorm mode. When 'Enable' is false, disable denorm mode.</i></td></tr>
<tr><th id="3166">3166</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL18toggleSPDenormModebRN4llvm16MachineIRBuilderERKNS_12GCNSubtargetENS_6AMDGPU22SIModeRegisterDefaultsE" title='toggleSPDenormMode' data-type='void toggleSPDenormMode(bool Enable, llvm::MachineIRBuilder &amp; B, const llvm::GCNSubtarget &amp; ST, AMDGPU::SIModeRegisterDefaults Mode)' data-ref="_ZL18toggleSPDenormModebRN4llvm16MachineIRBuilderERKNS_12GCNSubtargetENS_6AMDGPU22SIModeRegisterDefaultsE" data-ref-filename="_ZL18toggleSPDenormModebRN4llvm16MachineIRBuilderERKNS_12GCNSubtargetENS_6AMDGPU22SIModeRegisterDefaultsE">toggleSPDenormMode</dfn>(<em>bool</em> <dfn class="local col8 decl" id="828Enable" title='Enable' data-type='bool' data-ref="828Enable" data-ref-filename="828Enable">Enable</dfn>,</td></tr>
<tr><th id="3167">3167</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="829B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="829B" data-ref-filename="829B">B</dfn>,</td></tr>
<tr><th id="3168">3168</th><td>                               <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col0 decl" id="830ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="830ST" data-ref-filename="830ST">ST</dfn>,</td></tr>
<tr><th id="3169">3169</th><td>                               <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults">SIModeRegisterDefaults</a> <dfn class="local col1 decl" id="831Mode" title='Mode' data-type='AMDGPU::SIModeRegisterDefaults' data-ref="831Mode" data-ref-filename="831Mode">Mode</dfn>) {</td></tr>
<tr><th id="3170">3170</th><td>  <i>// Set SP denorm mode to this value.</i></td></tr>
<tr><th id="3171">3171</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="832SPDenormMode" title='SPDenormMode' data-type='unsigned int' data-ref="832SPDenormMode" data-ref-filename="832SPDenormMode">SPDenormMode</dfn> =</td></tr>
<tr><th id="3172">3172</th><td>    <a class="local col8 ref" href="#828Enable" title='Enable' data-ref="828Enable" data-ref-filename="828Enable">Enable</a> ? <a class="macro" href="SIDefines.h.html#844" title="3" data-ref="_M/FP_DENORM_FLUSH_NONE">FP_DENORM_FLUSH_NONE</a> : <a class="local col1 ref" href="#831Mode" title='Mode' data-ref="831Mode" data-ref-filename="831Mode">Mode</a>.<a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU22SIModeRegisterDefaults19fpDenormModeSPValueEv" title='llvm::AMDGPU::SIModeRegisterDefaults::fpDenormModeSPValue' data-ref="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults19fpDenormModeSPValueEv" data-ref-filename="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults19fpDenormModeSPValueEv">fpDenormModeSPValue</a>();</td></tr>
<tr><th id="3173">3173</th><td></td></tr>
<tr><th id="3174">3174</th><td>  <b>if</b> (<a class="local col0 ref" href="#830ST" title='ST' data-ref="830ST" data-ref-filename="830ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17hasDenormModeInstEv" title='llvm::GCNSubtarget::hasDenormModeInst' data-ref="_ZNK4llvm12GCNSubtarget17hasDenormModeInstEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17hasDenormModeInstEv">hasDenormModeInst</a>()) {</td></tr>
<tr><th id="3175">3175</th><td>    <i>// Preserve default FP64FP16 denorm mode while updating FP32 mode.</i></td></tr>
<tr><th id="3176">3176</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="833DPDenormModeDefault" title='DPDenormModeDefault' data-type='uint32_t' data-ref="833DPDenormModeDefault" data-ref-filename="833DPDenormModeDefault">DPDenormModeDefault</dfn> = <a class="local col1 ref" href="#831Mode" title='Mode' data-ref="831Mode" data-ref-filename="831Mode">Mode</a>.<a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU22SIModeRegisterDefaults19fpDenormModeDPValueEv" title='llvm::AMDGPU::SIModeRegisterDefaults::fpDenormModeDPValue' data-ref="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults19fpDenormModeDPValueEv" data-ref-filename="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults19fpDenormModeDPValueEv">fpDenormModeDPValue</a>();</td></tr>
<tr><th id="3177">3177</th><td></td></tr>
<tr><th id="3178">3178</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="834NewDenormModeValue" title='NewDenormModeValue' data-type='uint32_t' data-ref="834NewDenormModeValue" data-ref-filename="834NewDenormModeValue">NewDenormModeValue</dfn> = <a class="local col2 ref" href="#832SPDenormMode" title='SPDenormMode' data-ref="832SPDenormMode" data-ref-filename="832SPDenormMode">SPDenormMode</a> | (<a class="local col3 ref" href="#833DPDenormModeDefault" title='DPDenormModeDefault' data-ref="833DPDenormModeDefault" data-ref-filename="833DPDenormModeDefault">DPDenormModeDefault</a> &lt;&lt; <var>2</var>);</td></tr>
<tr><th id="3179">3179</th><td>    <a class="local col9 ref" href="#829B" title='B' data-ref="829B" data-ref-filename="829B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_DENORM_MODE" title='llvm::AMDGPU::S_DENORM_MODE' data-ref="llvm::AMDGPU::S_DENORM_MODE" data-ref-filename="llvm..AMDGPU..S_DENORM_MODE">S_DENORM_MODE</a>)</td></tr>
<tr><th id="3180">3180</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#834NewDenormModeValue" title='NewDenormModeValue' data-ref="834NewDenormModeValue" data-ref-filename="834NewDenormModeValue">NewDenormModeValue</a>);</td></tr>
<tr><th id="3181">3181</th><td></td></tr>
<tr><th id="3182">3182</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3183">3183</th><td>    <i>// Select FP32 bit field in mode register.</i></td></tr>
<tr><th id="3184">3184</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="835SPDenormModeBitField" title='SPDenormModeBitField' data-type='unsigned int' data-ref="835SPDenormModeBitField" data-ref-filename="835SPDenormModeBitField">SPDenormModeBitField</dfn> = <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::ID_MODE" title='llvm::AMDGPU::Hwreg::ID_MODE' data-ref="llvm::AMDGPU::Hwreg::ID_MODE" data-ref-filename="llvm..AMDGPU..Hwreg..ID_MODE">ID_MODE</a> |</td></tr>
<tr><th id="3185">3185</th><td>                                    (<var>4</var> &lt;&lt; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::OFFSET_SHIFT_" title='llvm::AMDGPU::Hwreg::OFFSET_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::OFFSET_SHIFT_" data-ref-filename="llvm..AMDGPU..Hwreg..OFFSET_SHIFT_">OFFSET_SHIFT_</a>) |</td></tr>
<tr><th id="3186">3186</th><td>                                    (<var>1</var> &lt;&lt; <span class="namespace">AMDGPU::Hwreg::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_" title='llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_' data-ref="llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_" data-ref-filename="llvm..AMDGPU..Hwreg..WIDTH_M1_SHIFT_">WIDTH_M1_SHIFT_</a>);</td></tr>
<tr><th id="3187">3187</th><td></td></tr>
<tr><th id="3188">3188</th><td>    <a class="local col9 ref" href="#829B" title='B' data-ref="829B" data-ref-filename="829B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_SETREG_IMM32_B32" title='llvm::AMDGPU::S_SETREG_IMM32_B32' data-ref="llvm::AMDGPU::S_SETREG_IMM32_B32" data-ref-filename="llvm..AMDGPU..S_SETREG_IMM32_B32">S_SETREG_IMM32_B32</a>)</td></tr>
<tr><th id="3189">3189</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#832SPDenormMode" title='SPDenormMode' data-ref="832SPDenormMode" data-ref-filename="832SPDenormMode">SPDenormMode</a>)</td></tr>
<tr><th id="3190">3190</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#835SPDenormModeBitField" title='SPDenormModeBitField' data-ref="835SPDenormModeBitField" data-ref-filename="835SPDenormModeBitField">SPDenormModeBitField</a>);</td></tr>
<tr><th id="3191">3191</th><td>  }</td></tr>
<tr><th id="3192">3192</th><td>}</td></tr>
<tr><th id="3193">3193</th><td></td></tr>
<tr><th id="3194">3194</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFDIV32' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFDIV32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="836MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="836MI" data-ref-filename="836MI">MI</dfn>,</td></tr>
<tr><th id="3195">3195</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="837MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="837MRI" data-ref-filename="837MRI">MRI</dfn>,</td></tr>
<tr><th id="3196">3196</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="838B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="838B" data-ref-filename="838B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="3197">3197</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo22legalizeFastUnsafeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFastUnsafeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFastUnsafeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFastUnsafeFDIV</a>(<span class='refarg'><a class="local col6 ref" href="#836MI" title='MI' data-ref="836MI" data-ref-filename="836MI">MI</a></span>, <span class='refarg'><a class="local col7 ref" href="#837MRI" title='MRI' data-ref="837MRI" data-ref-filename="837MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a></span>))</td></tr>
<tr><th id="3198">3198</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3199">3199</th><td></td></tr>
<tr><th id="3200">3200</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="839Res" title='Res' data-type='llvm::Register' data-ref="839Res" data-ref-filename="839Res">Res</dfn> = <a class="local col6 ref" href="#836MI" title='MI' data-ref="836MI" data-ref-filename="836MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3201">3201</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="840LHS" title='LHS' data-type='llvm::Register' data-ref="840LHS" data-ref-filename="840LHS">LHS</dfn> = <a class="local col6 ref" href="#836MI" title='MI' data-ref="836MI" data-ref-filename="836MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3202">3202</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="841RHS" title='RHS' data-type='llvm::Register' data-ref="841RHS" data-ref-filename="841RHS">RHS</dfn> = <a class="local col6 ref" href="#836MI" title='MI' data-ref="836MI" data-ref-filename="836MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3203">3203</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col2 decl" id="842MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="842MFI" data-ref-filename="842MFI">MFI</dfn> = <a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="3204">3204</th><td>  <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults" title='llvm::AMDGPU::SIModeRegisterDefaults' data-ref="llvm::AMDGPU::SIModeRegisterDefaults" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults">SIModeRegisterDefaults</a> <dfn class="local col3 decl" id="843Mode" title='Mode' data-type='AMDGPU::SIModeRegisterDefaults' data-ref="843Mode" data-ref-filename="843Mode">Mode</dfn> = <a class="local col2 ref" href="#842MFI" title='MFI' data-ref="842MFI" data-ref-filename="842MFI">MFI</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction7getModeEv" title='llvm::AMDGPUMachineFunction::getMode' data-ref="_ZNK4llvm21AMDGPUMachineFunction7getModeEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction7getModeEv">getMode</a>();</td></tr>
<tr><th id="3205">3205</th><td></td></tr>
<tr><th id="3206">3206</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="844Flags" title='Flags' data-type='uint16_t' data-ref="844Flags" data-ref-filename="844Flags">Flags</dfn> = <a class="local col6 ref" href="#836MI" title='MI' data-ref="836MI" data-ref-filename="836MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="3207">3207</th><td></td></tr>
<tr><th id="3208">3208</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="845S32" title='S32' data-type='llvm::LLT' data-ref="845S32" data-ref-filename="845S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="3209">3209</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="846S1" title='S1' data-type='llvm::LLT' data-ref="846S1" data-ref-filename="846S1">S1</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>);</td></tr>
<tr><th id="3210">3210</th><td></td></tr>
<tr><th id="3211">3211</th><td>  <em>auto</em> <dfn class="local col7 decl" id="847One" title='One' data-type='llvm::MachineInstrBuilder' data-ref="847One" data-ref-filename="847One">One</dfn> = <a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#845S32" title='S32' data-ref="845S32" data-ref-filename="845S32">S32</a>, <var>1.0f</var>);</td></tr>
<tr><th id="3212">3212</th><td></td></tr>
<tr><th id="3213">3213</th><td>  <em>auto</em> <dfn class="local col8 decl" id="848DenominatorScaled" title='DenominatorScaled' data-type='llvm::MachineInstrBuilder' data-ref="848DenominatorScaled" data-ref-filename="848DenominatorScaled">DenominatorScaled</dfn> =</td></tr>
<tr><th id="3214">3214</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_div_scale" title='llvm::Intrinsic::amdgcn_div_scale' data-ref="llvm::Intrinsic::amdgcn_div_scale" data-ref-filename="llvm..Intrinsic..amdgcn_div_scale">amdgcn_div_scale</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#845S32" title='S32' data-ref="845S32" data-ref-filename="845S32">S32</a>, <a class="local col6 ref" href="#846S1" title='S1' data-ref="846S1" data-ref-filename="846S1">S1</a>}, <b>false</b>)</td></tr>
<tr><th id="3215">3215</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#840LHS" title='LHS' data-ref="840LHS" data-ref-filename="840LHS">LHS</a>)</td></tr>
<tr><th id="3216">3216</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#841RHS" title='RHS' data-ref="841RHS" data-ref-filename="841RHS">RHS</a>)</td></tr>
<tr><th id="3217">3217</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="3218">3218</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col4 ref" href="#844Flags" title='Flags' data-ref="844Flags" data-ref-filename="844Flags">Flags</a>);</td></tr>
<tr><th id="3219">3219</th><td>  <em>auto</em> <dfn class="local col9 decl" id="849NumeratorScaled" title='NumeratorScaled' data-type='llvm::MachineInstrBuilder' data-ref="849NumeratorScaled" data-ref-filename="849NumeratorScaled">NumeratorScaled</dfn> =</td></tr>
<tr><th id="3220">3220</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_div_scale" title='llvm::Intrinsic::amdgcn_div_scale' data-ref="llvm::Intrinsic::amdgcn_div_scale" data-ref-filename="llvm..Intrinsic..amdgcn_div_scale">amdgcn_div_scale</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#845S32" title='S32' data-ref="845S32" data-ref-filename="845S32">S32</a>, <a class="local col6 ref" href="#846S1" title='S1' data-ref="846S1" data-ref-filename="846S1">S1</a>}, <b>false</b>)</td></tr>
<tr><th id="3221">3221</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#840LHS" title='LHS' data-ref="840LHS" data-ref-filename="840LHS">LHS</a>)</td></tr>
<tr><th id="3222">3222</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#841RHS" title='RHS' data-ref="841RHS" data-ref-filename="841RHS">RHS</a>)</td></tr>
<tr><th id="3223">3223</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)</td></tr>
<tr><th id="3224">3224</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col4 ref" href="#844Flags" title='Flags' data-ref="844Flags" data-ref-filename="844Flags">Flags</a>);</td></tr>
<tr><th id="3225">3225</th><td></td></tr>
<tr><th id="3226">3226</th><td>  <em>auto</em> <dfn class="local col0 decl" id="850ApproxRcp" title='ApproxRcp' data-type='llvm::MachineInstrBuilder' data-ref="850ApproxRcp" data-ref-filename="850ApproxRcp">ApproxRcp</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_rcp" title='llvm::Intrinsic::amdgcn_rcp' data-ref="llvm::Intrinsic::amdgcn_rcp" data-ref-filename="llvm..Intrinsic..amdgcn_rcp">amdgcn_rcp</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#845S32" title='S32' data-ref="845S32" data-ref-filename="845S32">S32</a>}, <b>false</b>)</td></tr>
<tr><th id="3227">3227</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col8 ref" href="#848DenominatorScaled" title='DenominatorScaled' data-ref="848DenominatorScaled" data-ref-filename="848DenominatorScaled">DenominatorScaled</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="3228">3228</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col4 ref" href="#844Flags" title='Flags' data-ref="844Flags" data-ref-filename="844Flags">Flags</a>);</td></tr>
<tr><th id="3229">3229</th><td>  <em>auto</em> <dfn class="local col1 decl" id="851NegDivScale0" title='NegDivScale0' data-type='llvm::MachineInstrBuilder' data-ref="851NegDivScale0" data-ref-filename="851NegDivScale0">NegDivScale0</dfn> = <a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFNeg' data-ref="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFNeg</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#845S32" title='S32' data-ref="845S32" data-ref-filename="845S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#848DenominatorScaled" title='DenominatorScaled' data-ref="848DenominatorScaled" data-ref-filename="848DenominatorScaled">DenominatorScaled</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col4 ref" href="#844Flags" title='Flags' data-ref="844Flags" data-ref-filename="844Flags">Flags</a>);</td></tr>
<tr><th id="3230">3230</th><td></td></tr>
<tr><th id="3231">3231</th><td>  <i>// FIXME: Doesn't correctly model the FP mode switch, and the FP operations</i></td></tr>
<tr><th id="3232">3232</th><td><i>  // aren't modeled as reading it.</i></td></tr>
<tr><th id="3233">3233</th><td>  <b>if</b> (!<a class="local col3 ref" href="#843Mode" title='Mode' data-ref="843Mode" data-ref-filename="843Mode">Mode</a>.<a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU22SIModeRegisterDefaults16allFP32DenormalsEv" title='llvm::AMDGPU::SIModeRegisterDefaults::allFP32Denormals' data-ref="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults16allFP32DenormalsEv" data-ref-filename="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults16allFP32DenormalsEv">allFP32Denormals</a>())</td></tr>
<tr><th id="3234">3234</th><td>    <a class="tu ref fn" href="#_ZL18toggleSPDenormModebRN4llvm16MachineIRBuilderERKNS_12GCNSubtargetENS_6AMDGPU22SIModeRegisterDefaultsE" title='toggleSPDenormMode' data-use='c' data-ref="_ZL18toggleSPDenormModebRN4llvm16MachineIRBuilderERKNS_12GCNSubtargetENS_6AMDGPU22SIModeRegisterDefaultsE" data-ref-filename="_ZL18toggleSPDenormModebRN4llvm16MachineIRBuilderERKNS_12GCNSubtargetENS_6AMDGPU22SIModeRegisterDefaultsE">toggleSPDenormMode</a>(<b>true</b>, <span class='refarg'><a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a></span>, <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>, <a class="ref fn fake" href="Utils/AMDGPUBaseInfo.h.html#854" title='llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKS1_" data-ref-filename="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKS1_"></a><a class="local col3 ref" href="#843Mode" title='Mode' data-ref="843Mode" data-ref-filename="843Mode">Mode</a>);</td></tr>
<tr><th id="3235">3235</th><td></td></tr>
<tr><th id="3236">3236</th><td>  <em>auto</em> <dfn class="local col2 decl" id="852Fma0" title='Fma0' data-type='llvm::MachineInstrBuilder' data-ref="852Fma0" data-ref-filename="852Fma0">Fma0</dfn> = <a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#845S32" title='S32' data-ref="845S32" data-ref-filename="845S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#851NegDivScale0" title='NegDivScale0' data-ref="851NegDivScale0" data-ref-filename="851NegDivScale0">NegDivScale0</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#850ApproxRcp" title='ApproxRcp' data-ref="850ApproxRcp" data-ref-filename="850ApproxRcp">ApproxRcp</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#847One" title='One' data-ref="847One" data-ref-filename="847One">One</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col4 ref" href="#844Flags" title='Flags' data-ref="844Flags" data-ref-filename="844Flags">Flags</a>);</td></tr>
<tr><th id="3237">3237</th><td>  <em>auto</em> <dfn class="local col3 decl" id="853Fma1" title='Fma1' data-type='llvm::MachineInstrBuilder' data-ref="853Fma1" data-ref-filename="853Fma1">Fma1</dfn> = <a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#845S32" title='S32' data-ref="845S32" data-ref-filename="845S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#852Fma0" title='Fma0' data-ref="852Fma0" data-ref-filename="852Fma0">Fma0</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#850ApproxRcp" title='ApproxRcp' data-ref="850ApproxRcp" data-ref-filename="850ApproxRcp">ApproxRcp</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#850ApproxRcp" title='ApproxRcp' data-ref="850ApproxRcp" data-ref-filename="850ApproxRcp">ApproxRcp</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col4 ref" href="#844Flags" title='Flags' data-ref="844Flags" data-ref-filename="844Flags">Flags</a>);</td></tr>
<tr><th id="3238">3238</th><td>  <em>auto</em> <dfn class="local col4 decl" id="854Mul" title='Mul' data-type='llvm::MachineInstrBuilder' data-ref="854Mul" data-ref-filename="854Mul">Mul</dfn> = <a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#845S32" title='S32' data-ref="845S32" data-ref-filename="845S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#849NumeratorScaled" title='NumeratorScaled' data-ref="849NumeratorScaled" data-ref-filename="849NumeratorScaled">NumeratorScaled</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#853Fma1" title='Fma1' data-ref="853Fma1" data-ref-filename="853Fma1">Fma1</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col4 ref" href="#844Flags" title='Flags' data-ref="844Flags" data-ref-filename="844Flags">Flags</a>);</td></tr>
<tr><th id="3239">3239</th><td>  <em>auto</em> <dfn class="local col5 decl" id="855Fma2" title='Fma2' data-type='llvm::MachineInstrBuilder' data-ref="855Fma2" data-ref-filename="855Fma2">Fma2</dfn> = <a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#845S32" title='S32' data-ref="845S32" data-ref-filename="845S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#851NegDivScale0" title='NegDivScale0' data-ref="851NegDivScale0" data-ref-filename="851NegDivScale0">NegDivScale0</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#854Mul" title='Mul' data-ref="854Mul" data-ref-filename="854Mul">Mul</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#849NumeratorScaled" title='NumeratorScaled' data-ref="849NumeratorScaled" data-ref-filename="849NumeratorScaled">NumeratorScaled</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col4 ref" href="#844Flags" title='Flags' data-ref="844Flags" data-ref-filename="844Flags">Flags</a>);</td></tr>
<tr><th id="3240">3240</th><td>  <em>auto</em> <dfn class="local col6 decl" id="856Fma3" title='Fma3' data-type='llvm::MachineInstrBuilder' data-ref="856Fma3" data-ref-filename="856Fma3">Fma3</dfn> = <a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#845S32" title='S32' data-ref="845S32" data-ref-filename="845S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#855Fma2" title='Fma2' data-ref="855Fma2" data-ref-filename="855Fma2">Fma2</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#853Fma1" title='Fma1' data-ref="853Fma1" data-ref-filename="853Fma1">Fma1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#854Mul" title='Mul' data-ref="854Mul" data-ref-filename="854Mul">Mul</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col4 ref" href="#844Flags" title='Flags' data-ref="844Flags" data-ref-filename="844Flags">Flags</a>);</td></tr>
<tr><th id="3241">3241</th><td>  <em>auto</em> <dfn class="local col7 decl" id="857Fma4" title='Fma4' data-type='llvm::MachineInstrBuilder' data-ref="857Fma4" data-ref-filename="857Fma4">Fma4</dfn> = <a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#845S32" title='S32' data-ref="845S32" data-ref-filename="845S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#851NegDivScale0" title='NegDivScale0' data-ref="851NegDivScale0" data-ref-filename="851NegDivScale0">NegDivScale0</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#856Fma3" title='Fma3' data-ref="856Fma3" data-ref-filename="856Fma3">Fma3</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#849NumeratorScaled" title='NumeratorScaled' data-ref="849NumeratorScaled" data-ref-filename="849NumeratorScaled">NumeratorScaled</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col4 ref" href="#844Flags" title='Flags' data-ref="844Flags" data-ref-filename="844Flags">Flags</a>);</td></tr>
<tr><th id="3242">3242</th><td></td></tr>
<tr><th id="3243">3243</th><td>  <b>if</b> (!<a class="local col3 ref" href="#843Mode" title='Mode' data-ref="843Mode" data-ref-filename="843Mode">Mode</a>.<a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZNK4llvm6AMDGPU22SIModeRegisterDefaults16allFP32DenormalsEv" title='llvm::AMDGPU::SIModeRegisterDefaults::allFP32Denormals' data-ref="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults16allFP32DenormalsEv" data-ref-filename="_ZNK4llvm6AMDGPU22SIModeRegisterDefaults16allFP32DenormalsEv">allFP32Denormals</a>())</td></tr>
<tr><th id="3244">3244</th><td>    <a class="tu ref fn" href="#_ZL18toggleSPDenormModebRN4llvm16MachineIRBuilderERKNS_12GCNSubtargetENS_6AMDGPU22SIModeRegisterDefaultsE" title='toggleSPDenormMode' data-use='c' data-ref="_ZL18toggleSPDenormModebRN4llvm16MachineIRBuilderERKNS_12GCNSubtargetENS_6AMDGPU22SIModeRegisterDefaultsE" data-ref-filename="_ZL18toggleSPDenormModebRN4llvm16MachineIRBuilderERKNS_12GCNSubtargetENS_6AMDGPU22SIModeRegisterDefaultsE">toggleSPDenormMode</a>(<b>false</b>, <span class='refarg'><a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a></span>, <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>, <a class="ref fn fake" href="Utils/AMDGPUBaseInfo.h.html#854" title='llvm::AMDGPU::SIModeRegisterDefaults::SIModeRegisterDefaults' data-ref="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKS1_" data-ref-filename="_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKS1_"></a><a class="local col3 ref" href="#843Mode" title='Mode' data-ref="843Mode" data-ref-filename="843Mode">Mode</a>);</td></tr>
<tr><th id="3245">3245</th><td></td></tr>
<tr><th id="3246">3246</th><td>  <em>auto</em> <dfn class="local col8 decl" id="858Fmas" title='Fmas' data-type='llvm::MachineInstrBuilder' data-ref="858Fmas" data-ref-filename="858Fmas">Fmas</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_div_fmas" title='llvm::Intrinsic::amdgcn_div_fmas' data-ref="llvm::Intrinsic::amdgcn_div_fmas" data-ref-filename="llvm..Intrinsic..amdgcn_div_fmas">amdgcn_div_fmas</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#845S32" title='S32' data-ref="845S32" data-ref-filename="845S32">S32</a>}, <b>false</b>)</td></tr>
<tr><th id="3247">3247</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col7 ref" href="#857Fma4" title='Fma4' data-ref="857Fma4" data-ref-filename="857Fma4">Fma4</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="3248">3248</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col3 ref" href="#853Fma1" title='Fma1' data-ref="853Fma1" data-ref-filename="853Fma1">Fma1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="3249">3249</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col6 ref" href="#856Fma3" title='Fma3' data-ref="856Fma3" data-ref-filename="856Fma3">Fma3</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="3250">3250</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col9 ref" href="#849NumeratorScaled" title='NumeratorScaled' data-ref="849NumeratorScaled" data-ref-filename="849NumeratorScaled">NumeratorScaled</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>))</td></tr>
<tr><th id="3251">3251</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col4 ref" href="#844Flags" title='Flags' data-ref="844Flags" data-ref-filename="844Flags">Flags</a>);</td></tr>
<tr><th id="3252">3252</th><td></td></tr>
<tr><th id="3253">3253</th><td>  <a class="local col8 ref" href="#838B" title='B' data-ref="838B" data-ref-filename="838B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_div_fixup" title='llvm::Intrinsic::amdgcn_div_fixup' data-ref="llvm::Intrinsic::amdgcn_div_fixup" data-ref-filename="llvm..Intrinsic..amdgcn_div_fixup">amdgcn_div_fixup</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="local col9 ref" href="#839Res" title='Res' data-ref="839Res" data-ref-filename="839Res">Res</a>, <b>false</b>)</td></tr>
<tr><th id="3254">3254</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col8 ref" href="#858Fmas" title='Fmas' data-ref="858Fmas" data-ref-filename="858Fmas">Fmas</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="3255">3255</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#841RHS" title='RHS' data-ref="841RHS" data-ref-filename="841RHS">RHS</a>)</td></tr>
<tr><th id="3256">3256</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#840LHS" title='LHS' data-ref="840LHS" data-ref-filename="840LHS">LHS</a>)</td></tr>
<tr><th id="3257">3257</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col4 ref" href="#844Flags" title='Flags' data-ref="844Flags" data-ref-filename="844Flags">Flags</a>);</td></tr>
<tr><th id="3258">3258</th><td></td></tr>
<tr><th id="3259">3259</th><td>  <a class="local col6 ref" href="#836MI" title='MI' data-ref="836MI" data-ref-filename="836MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3260">3260</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3261">3261</th><td>}</td></tr>
<tr><th id="3262">3262</th><td></td></tr>
<tr><th id="3263">3263</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFDIV64' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFDIV64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="859MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="859MI" data-ref-filename="859MI">MI</dfn>,</td></tr>
<tr><th id="3264">3264</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="860MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="860MRI" data-ref-filename="860MRI">MRI</dfn>,</td></tr>
<tr><th id="3265">3265</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="861B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="861B" data-ref-filename="861B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="3266">3266</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo24legalizeFastUnsafeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV64' data-ref="_ZNK4llvm19AMDGPULegalizerInfo24legalizeFastUnsafeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo24legalizeFastUnsafeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFastUnsafeFDIV64</a>(<span class='refarg'><a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a></span>, <span class='refarg'><a class="local col0 ref" href="#860MRI" title='MRI' data-ref="860MRI" data-ref-filename="860MRI">MRI</a></span>, <span class='refarg'><a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a></span>))</td></tr>
<tr><th id="3267">3267</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3268">3268</th><td></td></tr>
<tr><th id="3269">3269</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="862Res" title='Res' data-type='llvm::Register' data-ref="862Res" data-ref-filename="862Res">Res</dfn> = <a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3270">3270</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="863LHS" title='LHS' data-type='llvm::Register' data-ref="863LHS" data-ref-filename="863LHS">LHS</dfn> = <a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3271">3271</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="864RHS" title='RHS' data-type='llvm::Register' data-ref="864RHS" data-ref-filename="864RHS">RHS</dfn> = <a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3272">3272</th><td></td></tr>
<tr><th id="3273">3273</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="865Flags" title='Flags' data-type='uint16_t' data-ref="865Flags" data-ref-filename="865Flags">Flags</dfn> = <a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="3274">3274</th><td></td></tr>
<tr><th id="3275">3275</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="866S64" title='S64' data-type='llvm::LLT' data-ref="866S64" data-ref-filename="866S64">S64</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>);</td></tr>
<tr><th id="3276">3276</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="867S1" title='S1' data-type='llvm::LLT' data-ref="867S1" data-ref-filename="867S1">S1</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>);</td></tr>
<tr><th id="3277">3277</th><td></td></tr>
<tr><th id="3278">3278</th><td>  <em>auto</em> <dfn class="local col8 decl" id="868One" title='One' data-type='llvm::MachineInstrBuilder' data-ref="868One" data-ref-filename="868One">One</dfn> = <a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpEd">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#866S64" title='S64' data-ref="866S64" data-ref-filename="866S64">S64</a>, <var>1.0</var>);</td></tr>
<tr><th id="3279">3279</th><td></td></tr>
<tr><th id="3280">3280</th><td>  <em>auto</em> <dfn class="local col9 decl" id="869DivScale0" title='DivScale0' data-type='llvm::MachineInstrBuilder' data-ref="869DivScale0" data-ref-filename="869DivScale0">DivScale0</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_div_scale" title='llvm::Intrinsic::amdgcn_div_scale' data-ref="llvm::Intrinsic::amdgcn_div_scale" data-ref-filename="llvm..Intrinsic..amdgcn_div_scale">amdgcn_div_scale</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#866S64" title='S64' data-ref="866S64" data-ref-filename="866S64">S64</a>, <a class="local col7 ref" href="#867S1" title='S1' data-ref="867S1" data-ref-filename="867S1">S1</a>}, <b>false</b>)</td></tr>
<tr><th id="3281">3281</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#863LHS" title='LHS' data-ref="863LHS" data-ref-filename="863LHS">LHS</a>)</td></tr>
<tr><th id="3282">3282</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#864RHS" title='RHS' data-ref="864RHS" data-ref-filename="864RHS">RHS</a>)</td></tr>
<tr><th id="3283">3283</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="3284">3284</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col5 ref" href="#865Flags" title='Flags' data-ref="865Flags" data-ref-filename="865Flags">Flags</a>);</td></tr>
<tr><th id="3285">3285</th><td></td></tr>
<tr><th id="3286">3286</th><td>  <em>auto</em> <dfn class="local col0 decl" id="870NegDivScale0" title='NegDivScale0' data-type='llvm::MachineInstrBuilder' data-ref="870NegDivScale0" data-ref-filename="870NegDivScale0">NegDivScale0</dfn> = <a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFNeg' data-ref="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFNegERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFNeg</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#866S64" title='S64' data-ref="866S64" data-ref-filename="866S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#869DivScale0" title='DivScale0' data-ref="869DivScale0" data-ref-filename="869DivScale0">DivScale0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col5 ref" href="#865Flags" title='Flags' data-ref="865Flags" data-ref-filename="865Flags">Flags</a>);</td></tr>
<tr><th id="3287">3287</th><td></td></tr>
<tr><th id="3288">3288</th><td>  <em>auto</em> <dfn class="local col1 decl" id="871Rcp" title='Rcp' data-type='llvm::MachineInstrBuilder' data-ref="871Rcp" data-ref-filename="871Rcp">Rcp</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_rcp" title='llvm::Intrinsic::amdgcn_rcp' data-ref="llvm::Intrinsic::amdgcn_rcp" data-ref-filename="llvm..Intrinsic..amdgcn_rcp">amdgcn_rcp</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#866S64" title='S64' data-ref="866S64" data-ref-filename="866S64">S64</a>}, <b>false</b>)</td></tr>
<tr><th id="3289">3289</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col9 ref" href="#869DivScale0" title='DivScale0' data-ref="869DivScale0" data-ref-filename="869DivScale0">DivScale0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="3290">3290</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col5 ref" href="#865Flags" title='Flags' data-ref="865Flags" data-ref-filename="865Flags">Flags</a>);</td></tr>
<tr><th id="3291">3291</th><td></td></tr>
<tr><th id="3292">3292</th><td>  <em>auto</em> <dfn class="local col2 decl" id="872Fma0" title='Fma0' data-type='llvm::MachineInstrBuilder' data-ref="872Fma0" data-ref-filename="872Fma0">Fma0</dfn> = <a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#866S64" title='S64' data-ref="866S64" data-ref-filename="866S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#870NegDivScale0" title='NegDivScale0' data-ref="870NegDivScale0" data-ref-filename="870NegDivScale0">NegDivScale0</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#871Rcp" title='Rcp' data-ref="871Rcp" data-ref-filename="871Rcp">Rcp</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#868One" title='One' data-ref="868One" data-ref-filename="868One">One</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col5 ref" href="#865Flags" title='Flags' data-ref="865Flags" data-ref-filename="865Flags">Flags</a>);</td></tr>
<tr><th id="3293">3293</th><td>  <em>auto</em> <dfn class="local col3 decl" id="873Fma1" title='Fma1' data-type='llvm::MachineInstrBuilder' data-ref="873Fma1" data-ref-filename="873Fma1">Fma1</dfn> = <a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#866S64" title='S64' data-ref="866S64" data-ref-filename="866S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#871Rcp" title='Rcp' data-ref="871Rcp" data-ref-filename="871Rcp">Rcp</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#872Fma0" title='Fma0' data-ref="872Fma0" data-ref-filename="872Fma0">Fma0</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#871Rcp" title='Rcp' data-ref="871Rcp" data-ref-filename="871Rcp">Rcp</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col5 ref" href="#865Flags" title='Flags' data-ref="865Flags" data-ref-filename="865Flags">Flags</a>);</td></tr>
<tr><th id="3294">3294</th><td>  <em>auto</em> <dfn class="local col4 decl" id="874Fma2" title='Fma2' data-type='llvm::MachineInstrBuilder' data-ref="874Fma2" data-ref-filename="874Fma2">Fma2</dfn> = <a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#866S64" title='S64' data-ref="866S64" data-ref-filename="866S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#870NegDivScale0" title='NegDivScale0' data-ref="870NegDivScale0" data-ref-filename="870NegDivScale0">NegDivScale0</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#873Fma1" title='Fma1' data-ref="873Fma1" data-ref-filename="873Fma1">Fma1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#868One" title='One' data-ref="868One" data-ref-filename="868One">One</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col5 ref" href="#865Flags" title='Flags' data-ref="865Flags" data-ref-filename="865Flags">Flags</a>);</td></tr>
<tr><th id="3295">3295</th><td></td></tr>
<tr><th id="3296">3296</th><td>  <em>auto</em> <dfn class="local col5 decl" id="875DivScale1" title='DivScale1' data-type='llvm::MachineInstrBuilder' data-ref="875DivScale1" data-ref-filename="875DivScale1">DivScale1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_div_scale" title='llvm::Intrinsic::amdgcn_div_scale' data-ref="llvm::Intrinsic::amdgcn_div_scale" data-ref-filename="llvm..Intrinsic..amdgcn_div_scale">amdgcn_div_scale</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#866S64" title='S64' data-ref="866S64" data-ref-filename="866S64">S64</a>, <a class="local col7 ref" href="#867S1" title='S1' data-ref="867S1" data-ref-filename="867S1">S1</a>}, <b>false</b>)</td></tr>
<tr><th id="3297">3297</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#863LHS" title='LHS' data-ref="863LHS" data-ref-filename="863LHS">LHS</a>)</td></tr>
<tr><th id="3298">3298</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#864RHS" title='RHS' data-ref="864RHS" data-ref-filename="864RHS">RHS</a>)</td></tr>
<tr><th id="3299">3299</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)</td></tr>
<tr><th id="3300">3300</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col5 ref" href="#865Flags" title='Flags' data-ref="865Flags" data-ref-filename="865Flags">Flags</a>);</td></tr>
<tr><th id="3301">3301</th><td></td></tr>
<tr><th id="3302">3302</th><td>  <em>auto</em> <dfn class="local col6 decl" id="876Fma3" title='Fma3' data-type='llvm::MachineInstrBuilder' data-ref="876Fma3" data-ref-filename="876Fma3">Fma3</dfn> = <a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#866S64" title='S64' data-ref="866S64" data-ref-filename="866S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#873Fma1" title='Fma1' data-ref="873Fma1" data-ref-filename="873Fma1">Fma1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#874Fma2" title='Fma2' data-ref="874Fma2" data-ref-filename="874Fma2">Fma2</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#873Fma1" title='Fma1' data-ref="873Fma1" data-ref-filename="873Fma1">Fma1</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col5 ref" href="#865Flags" title='Flags' data-ref="865Flags" data-ref-filename="865Flags">Flags</a>);</td></tr>
<tr><th id="3303">3303</th><td>  <em>auto</em> <dfn class="local col7 decl" id="877Mul" title='Mul' data-type='llvm::MachineInstrBuilder' data-ref="877Mul" data-ref-filename="877Mul">Mul</dfn> = <a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#866S64" title='S64' data-ref="866S64" data-ref-filename="866S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#875DivScale1" title='DivScale1' data-ref="875DivScale1" data-ref-filename="875DivScale1">DivScale1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#876Fma3" title='Fma3' data-ref="876Fma3" data-ref-filename="876Fma3">Fma3</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col5 ref" href="#865Flags" title='Flags' data-ref="865Flags" data-ref-filename="865Flags">Flags</a>);</td></tr>
<tr><th id="3304">3304</th><td>  <em>auto</em> <dfn class="local col8 decl" id="878Fma4" title='Fma4' data-type='llvm::MachineInstrBuilder' data-ref="878Fma4" data-ref-filename="878Fma4">Fma4</dfn> = <a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMA' data-ref="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildFMAERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildFMA</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#866S64" title='S64' data-ref="866S64" data-ref-filename="866S64">S64</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#870NegDivScale0" title='NegDivScale0' data-ref="870NegDivScale0" data-ref-filename="870NegDivScale0">NegDivScale0</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#877Mul" title='Mul' data-ref="877Mul" data-ref-filename="877Mul">Mul</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#875DivScale1" title='DivScale1' data-ref="875DivScale1" data-ref-filename="875DivScale1">DivScale1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col5 ref" href="#865Flags" title='Flags' data-ref="865Flags" data-ref-filename="865Flags">Flags</a>);</td></tr>
<tr><th id="3305">3305</th><td></td></tr>
<tr><th id="3306">3306</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="879Scale" title='Scale' data-type='llvm::Register' data-ref="879Scale" data-ref-filename="879Scale">Scale</dfn>;</td></tr>
<tr><th id="3307">3307</th><td>  <b>if</b> (!<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget32hasUsableDivScaleConditionOutputEv" title='llvm::GCNSubtarget::hasUsableDivScaleConditionOutput' data-ref="_ZNK4llvm12GCNSubtarget32hasUsableDivScaleConditionOutputEv" data-ref-filename="_ZNK4llvm12GCNSubtarget32hasUsableDivScaleConditionOutputEv">hasUsableDivScaleConditionOutput</a>()) {</td></tr>
<tr><th id="3308">3308</th><td>    <i>// Workaround a hardware bug on SI where the condition output from div_scale</i></td></tr>
<tr><th id="3309">3309</th><td><i>    // is not usable.</i></td></tr>
<tr><th id="3310">3310</th><td></td></tr>
<tr><th id="3311">3311</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="880S32" title='S32' data-type='llvm::LLT' data-ref="880S32" data-ref-filename="880S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="3312">3312</th><td></td></tr>
<tr><th id="3313">3313</th><td>    <em>auto</em> <dfn class="local col1 decl" id="881NumUnmerge" title='NumUnmerge' data-type='llvm::MachineInstrBuilder' data-ref="881NumUnmerge" data-ref-filename="881NumUnmerge">NumUnmerge</dfn> = <a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#880S32" title='S32' data-ref="880S32" data-ref-filename="880S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#863LHS" title='LHS' data-ref="863LHS" data-ref-filename="863LHS">LHS</a>);</td></tr>
<tr><th id="3314">3314</th><td>    <em>auto</em> <dfn class="local col2 decl" id="882DenUnmerge" title='DenUnmerge' data-type='llvm::MachineInstrBuilder' data-ref="882DenUnmerge" data-ref-filename="882DenUnmerge">DenUnmerge</dfn> = <a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#880S32" title='S32' data-ref="880S32" data-ref-filename="880S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#864RHS" title='RHS' data-ref="864RHS" data-ref-filename="864RHS">RHS</a>);</td></tr>
<tr><th id="3315">3315</th><td>    <em>auto</em> <dfn class="local col3 decl" id="883Scale0Unmerge" title='Scale0Unmerge' data-type='llvm::MachineInstrBuilder' data-ref="883Scale0Unmerge" data-ref-filename="883Scale0Unmerge">Scale0Unmerge</dfn> = <a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#880S32" title='S32' data-ref="880S32" data-ref-filename="880S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#869DivScale0" title='DivScale0' data-ref="869DivScale0" data-ref-filename="869DivScale0">DivScale0</a>);</td></tr>
<tr><th id="3316">3316</th><td>    <em>auto</em> <dfn class="local col4 decl" id="884Scale1Unmerge" title='Scale1Unmerge' data-type='llvm::MachineInstrBuilder' data-ref="884Scale1Unmerge" data-ref-filename="884Scale1Unmerge">Scale1Unmerge</dfn> = <a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#880S32" title='S32' data-ref="880S32" data-ref-filename="880S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#875DivScale1" title='DivScale1' data-ref="875DivScale1" data-ref-filename="875DivScale1">DivScale1</a>);</td></tr>
<tr><th id="3317">3317</th><td></td></tr>
<tr><th id="3318">3318</th><td>    <em>auto</em> <dfn class="local col5 decl" id="885CmpNum" title='CmpNum' data-type='llvm::MachineInstrBuilder' data-ref="885CmpNum" data-ref-filename="885CmpNum">CmpNum</dfn> = <a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ICmpInst" title='llvm::ICmpInst' data-ref="llvm::ICmpInst" data-ref-filename="llvm..ICmpInst">ICmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_EQ" title='llvm::CmpInst::ICMP_EQ' data-ref="llvm::CmpInst::ICMP_EQ" data-ref-filename="llvm..CmpInst..ICMP_EQ">ICMP_EQ</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#867S1" title='S1' data-ref="867S1" data-ref-filename="867S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#881NumUnmerge" title='NumUnmerge' data-ref="881NumUnmerge" data-ref-filename="881NumUnmerge">NumUnmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>),</td></tr>
<tr><th id="3319">3319</th><td>                              <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col4 ref" href="#884Scale1Unmerge" title='Scale1Unmerge' data-ref="884Scale1Unmerge" data-ref-filename="884Scale1Unmerge">Scale1Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>));</td></tr>
<tr><th id="3320">3320</th><td>    <em>auto</em> <dfn class="local col6 decl" id="886CmpDen" title='CmpDen' data-type='llvm::MachineInstrBuilder' data-ref="886CmpDen" data-ref-filename="886CmpDen">CmpDen</dfn> = <a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ICmpInst" title='llvm::ICmpInst' data-ref="llvm::ICmpInst" data-ref-filename="llvm..ICmpInst">ICmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_EQ" title='llvm::CmpInst::ICMP_EQ' data-ref="llvm::CmpInst::ICMP_EQ" data-ref-filename="llvm..CmpInst..ICMP_EQ">ICMP_EQ</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#867S1" title='S1' data-ref="867S1" data-ref-filename="867S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#882DenUnmerge" title='DenUnmerge' data-ref="882DenUnmerge" data-ref-filename="882DenUnmerge">DenUnmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>),</td></tr>
<tr><th id="3321">3321</th><td>                              <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#883Scale0Unmerge" title='Scale0Unmerge' data-ref="883Scale0Unmerge" data-ref-filename="883Scale0Unmerge">Scale0Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>));</td></tr>
<tr><th id="3322">3322</th><td>    <a class="local col9 ref" href="#879Scale" title='Scale' data-ref="879Scale" data-ref-filename="879Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildXor' data-ref="_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildXorERKNS_5DstOpERKNS_5SrcOpES6_">buildXor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col7 ref" href="#867S1" title='S1' data-ref="867S1" data-ref-filename="867S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#885CmpNum" title='CmpNum' data-ref="885CmpNum" data-ref-filename="885CmpNum">CmpNum</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#886CmpDen" title='CmpDen' data-ref="886CmpDen" data-ref-filename="886CmpDen">CmpDen</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3323">3323</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3324">3324</th><td>    <a class="local col9 ref" href="#879Scale" title='Scale' data-ref="879Scale" data-ref-filename="879Scale">Scale</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#875DivScale1" title='DivScale1' data-ref="875DivScale1" data-ref-filename="875DivScale1">DivScale1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>);</td></tr>
<tr><th id="3325">3325</th><td>  }</td></tr>
<tr><th id="3326">3326</th><td></td></tr>
<tr><th id="3327">3327</th><td>  <em>auto</em> <dfn class="local col7 decl" id="887Fmas" title='Fmas' data-type='llvm::MachineInstrBuilder' data-ref="887Fmas" data-ref-filename="887Fmas">Fmas</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_div_fmas" title='llvm::Intrinsic::amdgcn_div_fmas' data-ref="llvm::Intrinsic::amdgcn_div_fmas" data-ref-filename="llvm..Intrinsic..amdgcn_div_fmas">amdgcn_div_fmas</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#866S64" title='S64' data-ref="866S64" data-ref-filename="866S64">S64</a>}, <b>false</b>)</td></tr>
<tr><th id="3328">3328</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col8 ref" href="#878Fma4" title='Fma4' data-ref="878Fma4" data-ref-filename="878Fma4">Fma4</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="3329">3329</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col6 ref" href="#876Fma3" title='Fma3' data-ref="876Fma3" data-ref-filename="876Fma3">Fma3</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="3330">3330</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col7 ref" href="#877Mul" title='Mul' data-ref="877Mul" data-ref-filename="877Mul">Mul</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="3331">3331</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#879Scale" title='Scale' data-ref="879Scale" data-ref-filename="879Scale">Scale</a>)</td></tr>
<tr><th id="3332">3332</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col5 ref" href="#865Flags" title='Flags' data-ref="865Flags" data-ref-filename="865Flags">Flags</a>);</td></tr>
<tr><th id="3333">3333</th><td></td></tr>
<tr><th id="3334">3334</th><td>  <a class="local col1 ref" href="#861B" title='B' data-ref="861B" data-ref-filename="861B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_8RegisterEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_div_fixup" title='llvm::Intrinsic::amdgcn_div_fixup' data-ref="llvm::Intrinsic::amdgcn_div_fixup" data-ref-filename="llvm..Intrinsic..amdgcn_div_fixup">amdgcn_div_fixup</a>, <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERKT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERKT_" data-ref-filename="_ZN4llvm12makeArrayRefERKT_">makeArrayRef</a>(<a class="local col2 ref" href="#862Res" title='Res' data-ref="862Res" data-ref-filename="862Res">Res</a>), <b>false</b>)</td></tr>
<tr><th id="3335">3335</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col7 ref" href="#887Fmas" title='Fmas' data-ref="887Fmas" data-ref-filename="887Fmas">Fmas</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="3336">3336</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#864RHS" title='RHS' data-ref="864RHS" data-ref-filename="864RHS">RHS</a>)</td></tr>
<tr><th id="3337">3337</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#863LHS" title='LHS' data-ref="863LHS" data-ref-filename="863LHS">LHS</a>)</td></tr>
<tr><th id="3338">3338</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col5 ref" href="#865Flags" title='Flags' data-ref="865Flags" data-ref-filename="865Flags">Flags</a>);</td></tr>
<tr><th id="3339">3339</th><td></td></tr>
<tr><th id="3340">3340</th><td>  <a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3341">3341</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3342">3342</th><td>}</td></tr>
<tr><th id="3343">3343</th><td></td></tr>
<tr><th id="3344">3344</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFDIVFastIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFDIVFastIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFDIVFastIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFDIVFastIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFDIVFastIntrin</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="888MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="888MI" data-ref-filename="888MI">MI</dfn>,</td></tr>
<tr><th id="3345">3345</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="889MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="889MRI" data-ref-filename="889MRI">MRI</dfn>,</td></tr>
<tr><th id="3346">3346</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="890B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="890B" data-ref-filename="890B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="3347">3347</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="891Res" title='Res' data-type='llvm::Register' data-ref="891Res" data-ref-filename="891Res">Res</dfn> = <a class="local col8 ref" href="#888MI" title='MI' data-ref="888MI" data-ref-filename="888MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3348">3348</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="892LHS" title='LHS' data-type='llvm::Register' data-ref="892LHS" data-ref-filename="892LHS">LHS</dfn> = <a class="local col8 ref" href="#888MI" title='MI' data-ref="888MI" data-ref-filename="888MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3349">3349</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="893RHS" title='RHS' data-type='llvm::Register' data-ref="893RHS" data-ref-filename="893RHS">RHS</dfn> = <a class="local col8 ref" href="#888MI" title='MI' data-ref="888MI" data-ref-filename="888MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3350">3350</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="894Flags" title='Flags' data-type='uint16_t' data-ref="894Flags" data-ref-filename="894Flags">Flags</dfn> = <a class="local col8 ref" href="#888MI" title='MI' data-ref="888MI" data-ref-filename="888MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="3351">3351</th><td></td></tr>
<tr><th id="3352">3352</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="895S32" title='S32' data-type='llvm::LLT' data-ref="895S32" data-ref-filename="895S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="3353">3353</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="896S1" title='S1' data-type='llvm::LLT' data-ref="896S1" data-ref-filename="896S1">S1</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>1</var>);</td></tr>
<tr><th id="3354">3354</th><td></td></tr>
<tr><th id="3355">3355</th><td>  <em>auto</em> <dfn class="local col7 decl" id="897Abs" title='Abs' data-type='llvm::MachineInstrBuilder' data-ref="897Abs" data-ref-filename="897Abs">Abs</dfn> = <a class="local col0 ref" href="#890B" title='B' data-ref="890B" data-ref-filename="890B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFAbsERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFAbs' data-ref="_ZN4llvm16MachineIRBuilder9buildFAbsERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFAbsERKNS_5DstOpERKNS_5SrcOpENS_8OptionalIjEE">buildFAbs</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#895S32" title='S32' data-ref="895S32" data-ref-filename="895S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#893RHS" title='RHS' data-ref="893RHS" data-ref-filename="893RHS">RHS</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col4 ref" href="#894Flags" title='Flags' data-ref="894Flags" data-ref-filename="894Flags">Flags</a>);</td></tr>
<tr><th id="3356">3356</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a> <dfn class="local col8 decl" id="898C0Val" title='C0Val' data-type='const llvm::APFloat' data-ref="898C0Val" data-ref-filename="898C0Val">C0Val</dfn><a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1Ef" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1Ef" data-ref-filename="_ZN4llvm7APFloatC1Ef">(</a><var>1.0f</var>);</td></tr>
<tr><th id="3357">3357</th><td></td></tr>
<tr><th id="3358">3358</th><td>  <em>auto</em> <dfn class="local col9 decl" id="899C0" title='C0' data-type='llvm::MachineInstrBuilder' data-ref="899C0" data-ref-filename="899C0">C0</dfn> = <a class="local col0 ref" href="#890B" title='B' data-ref="890B" data-ref-filename="890B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#895S32" title='S32' data-ref="895S32" data-ref-filename="895S32">S32</a>, <var>0x6f800000</var>);</td></tr>
<tr><th id="3359">3359</th><td>  <em>auto</em> <dfn class="local col0 decl" id="900C1" title='C1' data-type='llvm::MachineInstrBuilder' data-ref="900C1" data-ref-filename="900C1">C1</dfn> = <a class="local col0 ref" href="#890B" title='B' data-ref="890B" data-ref-filename="890B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#895S32" title='S32' data-ref="895S32" data-ref-filename="895S32">S32</a>, <var>0x2f800000</var>);</td></tr>
<tr><th id="3360">3360</th><td>  <em>auto</em> <dfn class="local col1 decl" id="901C2" title='C2' data-type='llvm::MachineInstrBuilder' data-ref="901C2" data-ref-filename="901C2">C2</dfn> = <a class="local col0 ref" href="#890B" title='B' data-ref="890B" data-ref-filename="890B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#895S32" title='S32' data-ref="895S32" data-ref-filename="895S32">S32</a>, <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf" data-ref-filename="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>1.0f</var>));</td></tr>
<tr><th id="3361">3361</th><td></td></tr>
<tr><th id="3362">3362</th><td>  <em>auto</em> <dfn class="local col2 decl" id="902CmpRes" title='CmpRes' data-type='llvm::MachineInstrBuilder' data-ref="902CmpRes" data-ref-filename="902CmpRes">CmpRes</dfn> = <a class="local col0 ref" href="#890B" title='B' data-ref="890B" data-ref-filename="890B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFCmp' data-ref="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFCmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_NS_8OptionalIjEE">buildFCmp</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OGT" title='llvm::CmpInst::FCMP_OGT' data-ref="llvm::CmpInst::FCMP_OGT" data-ref-filename="llvm..CmpInst..FCMP_OGT">FCMP_OGT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#896S1" title='S1' data-ref="896S1" data-ref-filename="896S1">S1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col7 ref" href="#897Abs" title='Abs' data-ref="897Abs" data-ref-filename="897Abs">Abs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#899C0" title='C0' data-ref="899C0" data-ref-filename="899C0">C0</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col4 ref" href="#894Flags" title='Flags' data-ref="894Flags" data-ref-filename="894Flags">Flags</a>);</td></tr>
<tr><th id="3363">3363</th><td>  <em>auto</em> <dfn class="local col3 decl" id="903Sel" title='Sel' data-type='llvm::MachineInstrBuilder' data-ref="903Sel" data-ref-filename="903Sel">Sel</dfn> = <a class="local col0 ref" href="#890B" title='B' data-ref="890B" data-ref-filename="890B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildSelect' data-ref="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildSelectERKNS_5DstOpERKNS_5SrcOpES6_S6_NS_8OptionalIjEE">buildSelect</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#895S32" title='S32' data-ref="895S32" data-ref-filename="895S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col2 ref" href="#902CmpRes" title='CmpRes' data-ref="902CmpRes" data-ref-filename="902CmpRes">CmpRes</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#900C1" title='C1' data-ref="900C1" data-ref-filename="900C1">C1</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col1 ref" href="#901C2" title='C2' data-ref="901C2" data-ref-filename="901C2">C2</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col4 ref" href="#894Flags" title='Flags' data-ref="894Flags" data-ref-filename="894Flags">Flags</a>);</td></tr>
<tr><th id="3364">3364</th><td></td></tr>
<tr><th id="3365">3365</th><td>  <em>auto</em> <dfn class="local col4 decl" id="904Mul0" title='Mul0' data-type='llvm::MachineInstrBuilder' data-ref="904Mul0" data-ref-filename="904Mul0">Mul0</dfn> = <a class="local col0 ref" href="#890B" title='B' data-ref="890B" data-ref-filename="890B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#895S32" title='S32' data-ref="895S32" data-ref-filename="895S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#893RHS" title='RHS' data-ref="893RHS" data-ref-filename="893RHS">RHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#903Sel" title='Sel' data-ref="903Sel" data-ref-filename="903Sel">Sel</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col4 ref" href="#894Flags" title='Flags' data-ref="894Flags" data-ref-filename="894Flags">Flags</a>);</td></tr>
<tr><th id="3366">3366</th><td></td></tr>
<tr><th id="3367">3367</th><td>  <em>auto</em> <dfn class="local col5 decl" id="905RCP" title='RCP' data-type='llvm::MachineInstrBuilder' data-ref="905RCP" data-ref-filename="905RCP">RCP</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col0 ref" href="#890B" title='B' data-ref="890B" data-ref-filename="890B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_rcp" title='llvm::Intrinsic::amdgcn_rcp' data-ref="llvm::Intrinsic::amdgcn_rcp" data-ref-filename="llvm..Intrinsic..amdgcn_rcp">amdgcn_rcp</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col5 ref" href="#895S32" title='S32' data-ref="895S32" data-ref-filename="895S32">S32</a>}, <b>false</b>)</td></tr>
<tr><th id="3368">3368</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col4 ref" href="#904Mul0" title='Mul0' data-ref="904Mul0" data-ref-filename="904Mul0">Mul0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>))</td></tr>
<tr><th id="3369">3369</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col4 ref" href="#894Flags" title='Flags' data-ref="894Flags" data-ref-filename="894Flags">Flags</a>);</td></tr>
<tr><th id="3370">3370</th><td></td></tr>
<tr><th id="3371">3371</th><td>  <em>auto</em> <dfn class="local col6 decl" id="906Mul1" title='Mul1' data-type='llvm::MachineInstrBuilder' data-ref="906Mul1" data-ref-filename="906Mul1">Mul1</dfn> = <a class="local col0 ref" href="#890B" title='B' data-ref="890B" data-ref-filename="890B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#895S32" title='S32' data-ref="895S32" data-ref-filename="895S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#892LHS" title='LHS' data-ref="892LHS" data-ref-filename="892LHS">LHS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#905RCP" title='RCP' data-ref="905RCP" data-ref-filename="905RCP">RCP</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col4 ref" href="#894Flags" title='Flags' data-ref="894Flags" data-ref-filename="894Flags">Flags</a>);</td></tr>
<tr><th id="3372">3372</th><td></td></tr>
<tr><th id="3373">3373</th><td>  <a class="local col0 ref" href="#890B" title='B' data-ref="890B" data-ref-filename="890B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMul' data-ref="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildFMulERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMul</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#891Res" title='Res' data-ref="891Res" data-ref-filename="891Res">Res</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col3 ref" href="#903Sel" title='Sel' data-ref="903Sel" data-ref-filename="903Sel">Sel</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#906Mul1" title='Mul1' data-ref="906Mul1" data-ref-filename="906Mul1">Mul1</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col4 ref" href="#894Flags" title='Flags' data-ref="894Flags" data-ref-filename="894Flags">Flags</a>);</td></tr>
<tr><th id="3374">3374</th><td></td></tr>
<tr><th id="3375">3375</th><td>  <a class="local col8 ref" href="#888MI" title='MI' data-ref="888MI" data-ref-filename="888MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3376">3376</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3377">3377</th><td>}</td></tr>
<tr><th id="3378">3378</th><td></td></tr>
<tr><th id="3379">3379</th><td><i>// Expand llvm.amdgcn.rsq.clamp on targets that don't support the instruction.</i></td></tr>
<tr><th id="3380">3380</th><td><i>// FIXME: Why do we handle this one but not other removed instructions?</i></td></tr>
<tr><th id="3381">3381</th><td><i>//</i></td></tr>
<tr><th id="3382">3382</th><td><i>// Reciprocal square root.  The clamp prevents infinite results, clamping</i></td></tr>
<tr><th id="3383">3383</th><td><i>// infinities to max_float.  D.f = 1.0 / sqrt(S0.f), result clamped to</i></td></tr>
<tr><th id="3384">3384</th><td><i>// +-max_float.</i></td></tr>
<tr><th id="3385">3385</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo25legalizeRsqClampIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeRsqClampIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo25legalizeRsqClampIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo25legalizeRsqClampIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeRsqClampIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="907MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="907MI" data-ref-filename="907MI">MI</dfn>,</td></tr>
<tr><th id="3386">3386</th><td>                                                    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="908MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="908MRI" data-ref-filename="908MRI">MRI</dfn>,</td></tr>
<tr><th id="3387">3387</th><td>                                                    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="909B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="909B" data-ref-filename="909B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="3388">3388</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13getGenerationEv" title='llvm::GCNSubtarget::getGeneration' data-ref="_ZNK4llvm12GCNSubtarget13getGenerationEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13getGenerationEv">getGeneration</a>() &lt; <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS" title='llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS' data-ref="llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS" data-ref-filename="llvm..AMDGPUSubtarget..VOLCANIC_ISLANDS">VOLCANIC_ISLANDS</a>)</td></tr>
<tr><th id="3389">3389</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3390">3390</th><td></td></tr>
<tr><th id="3391">3391</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="910Dst" title='Dst' data-type='llvm::Register' data-ref="910Dst" data-ref-filename="910Dst">Dst</dfn> = <a class="local col7 ref" href="#907MI" title='MI' data-ref="907MI" data-ref-filename="907MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3392">3392</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="911Src" title='Src' data-type='llvm::Register' data-ref="911Src" data-ref-filename="911Src">Src</dfn> = <a class="local col7 ref" href="#907MI" title='MI' data-ref="907MI" data-ref-filename="907MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3393">3393</th><td>  <em>auto</em> <dfn class="local col2 decl" id="912Flags" title='Flags' data-type='unsigned short' data-ref="912Flags" data-ref-filename="912Flags">Flags</dfn> = <a class="local col7 ref" href="#907MI" title='MI' data-ref="907MI" data-ref-filename="907MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="3394">3394</th><td></td></tr>
<tr><th id="3395">3395</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="913Ty" title='Ty' data-type='llvm::LLT' data-ref="913Ty" data-ref-filename="913Ty">Ty</dfn> = <a class="local col8 ref" href="#908MRI" title='MRI' data-ref="908MRI" data-ref-filename="908MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#910Dst" title='Dst' data-ref="910Dst" data-ref-filename="910Dst">Dst</a>);</td></tr>
<tr><th id="3396">3396</th><td></td></tr>
<tr><th id="3397">3397</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::fltSemantics" title='llvm::fltSemantics' data-ref="llvm::fltSemantics" data-ref-filename="llvm..fltSemantics">fltSemantics</a> *<dfn class="local col4 decl" id="914FltSemantics" title='FltSemantics' data-type='const llvm::fltSemantics *' data-ref="914FltSemantics" data-ref-filename="914FltSemantics">FltSemantics</dfn>;</td></tr>
<tr><th id="3398">3398</th><td>  <b>if</b> (<a class="local col3 ref" href="#913Ty" title='Ty' data-ref="913Ty" data-ref-filename="913Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>))</td></tr>
<tr><th id="3399">3399</th><td>    <a class="local col4 ref" href="#914FltSemantics" title='FltSemantics' data-ref="914FltSemantics" data-ref-filename="914FltSemantics">FltSemantics</a> = &amp;<a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a>::<a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm11APFloatBase10IEEEsingleEv" title='llvm::APFloatBase::IEEEsingle' data-ref="_ZN4llvm11APFloatBase10IEEEsingleEv" data-ref-filename="_ZN4llvm11APFloatBase10IEEEsingleEv">IEEEsingle</a>();</td></tr>
<tr><th id="3400">3400</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#913Ty" title='Ty' data-ref="913Ty" data-ref-filename="913Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>))</td></tr>
<tr><th id="3401">3401</th><td>    <a class="local col4 ref" href="#914FltSemantics" title='FltSemantics' data-ref="914FltSemantics" data-ref-filename="914FltSemantics">FltSemantics</a> = &amp;<a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a>::<a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm11APFloatBase10IEEEdoubleEv" title='llvm::APFloatBase::IEEEdouble' data-ref="_ZN4llvm11APFloatBase10IEEEdoubleEv" data-ref-filename="_ZN4llvm11APFloatBase10IEEEdoubleEv">IEEEdouble</a>();</td></tr>
<tr><th id="3402">3402</th><td>  <b>else</b></td></tr>
<tr><th id="3403">3403</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3404">3404</th><td></td></tr>
<tr><th id="3405">3405</th><td>  <em>auto</em> <dfn class="local col5 decl" id="915Rsq" title='Rsq' data-type='llvm::MachineInstrBuilder' data-ref="915Rsq" data-ref-filename="915Rsq">Rsq</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col9 ref" href="#909B" title='B' data-ref="909B" data-ref-filename="909B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" title='llvm::MachineIRBuilder::buildIntrinsic' data-ref="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildIntrinsicEjNS_8ArrayRefINS_5DstOpEEEb">buildIntrinsic</a>(<span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_rsq" title='llvm::Intrinsic::amdgcn_rsq' data-ref="llvm::Intrinsic::amdgcn_rsq" data-ref-filename="llvm..Intrinsic..amdgcn_rsq">amdgcn_rsq</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#913Ty" title='Ty' data-ref="913Ty" data-ref-filename="913Ty">Ty</a>}, <b>false</b>)</td></tr>
<tr><th id="3406">3406</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#911Src" title='Src' data-ref="911Src" data-ref-filename="911Src">Src</a>)</td></tr>
<tr><th id="3407">3407</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col2 ref" href="#912Flags" title='Flags' data-ref="912Flags" data-ref-filename="912Flags">Flags</a>);</td></tr>
<tr><th id="3408">3408</th><td></td></tr>
<tr><th id="3409">3409</th><td>  <i>// We don't need to concern ourselves with the snan handling difference, since</i></td></tr>
<tr><th id="3410">3410</th><td><i>  // the rsq quieted (or not) so use the one which will directly select.</i></td></tr>
<tr><th id="3411">3411</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col6 decl" id="916MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="916MFI" data-ref-filename="916MFI">MFI</dfn> = <a class="local col9 ref" href="#909B" title='B' data-ref="909B" data-ref-filename="909B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="3412">3412</th><td>  <em>const</em> <em>bool</em> <dfn class="local col7 decl" id="917UseIEEE" title='UseIEEE' data-type='const bool' data-ref="917UseIEEE" data-ref-filename="917UseIEEE">UseIEEE</dfn> = <a class="local col6 ref" href="#916MFI" title='MFI' data-ref="916MFI" data-ref-filename="916MFI">MFI</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction7getModeEv" title='llvm::AMDGPUMachineFunction::getMode' data-ref="_ZNK4llvm21AMDGPUMachineFunction7getModeEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction7getModeEv">getMode</a>().<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::SIModeRegisterDefaults::IEEE" title='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' data-ref="llvm::AMDGPU::SIModeRegisterDefaults::IEEE" data-ref-filename="llvm..AMDGPU..SIModeRegisterDefaults..IEEE">IEEE</a>;</td></tr>
<tr><th id="3413">3413</th><td></td></tr>
<tr><th id="3414">3414</th><td>  <em>auto</em> <dfn class="local col8 decl" id="918MaxFlt" title='MaxFlt' data-type='llvm::MachineInstrBuilder' data-ref="918MaxFlt" data-ref-filename="918MaxFlt">MaxFlt</dfn> = <a class="local col9 ref" href="#909B" title='B' data-ref="909B" data-ref-filename="909B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#913Ty" title='Ty' data-ref="913Ty" data-ref-filename="913Ty">Ty</a>, <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a>::<a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloat10getLargestERKNS_12fltSemanticsEb" title='llvm::APFloat::getLargest' data-ref="_ZN4llvm7APFloat10getLargestERKNS_12fltSemanticsEb" data-ref-filename="_ZN4llvm7APFloat10getLargestERKNS_12fltSemanticsEb">getLargest</a>(*<a class="local col4 ref" href="#914FltSemantics" title='FltSemantics' data-ref="914FltSemantics" data-ref-filename="914FltSemantics">FltSemantics</a>));</td></tr>
<tr><th id="3415">3415</th><td>  <em>auto</em> <dfn class="local col9 decl" id="919ClampMax" title='ClampMax' data-type='llvm::MachineInstrBuilder' data-ref="919ClampMax" data-ref-filename="919ClampMax">ClampMax</dfn> = <a class="local col7 ref" href="#917UseIEEE" title='UseIEEE' data-ref="917UseIEEE" data-ref-filename="917UseIEEE">UseIEEE</a> ? <a class="local col9 ref" href="#909B" title='B' data-ref="909B" data-ref-filename="909B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildFMinNumIEEEERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMinNumIEEE' data-ref="_ZN4llvm16MachineIRBuilder16buildFMinNumIEEEERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildFMinNumIEEEERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMinNumIEEE</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#913Ty" title='Ty' data-ref="913Ty" data-ref-filename="913Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#915Rsq" title='Rsq' data-ref="915Rsq" data-ref-filename="915Rsq">Rsq</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#918MaxFlt" title='MaxFlt' data-ref="918MaxFlt" data-ref-filename="918MaxFlt">MaxFlt</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col2 ref" href="#912Flags" title='Flags' data-ref="912Flags" data-ref-filename="912Flags">Flags</a>) :</td></tr>
<tr><th id="3416">3416</th><td>                            <a class="local col9 ref" href="#909B" title='B' data-ref="909B" data-ref-filename="909B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildFMinNumERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMinNum' data-ref="_ZN4llvm16MachineIRBuilder12buildFMinNumERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildFMinNumERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMinNum</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#913Ty" title='Ty' data-ref="913Ty" data-ref-filename="913Ty">Ty</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col5 ref" href="#915Rsq" title='Rsq' data-ref="915Rsq" data-ref-filename="915Rsq">Rsq</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col8 ref" href="#918MaxFlt" title='MaxFlt' data-ref="918MaxFlt" data-ref-filename="918MaxFlt">MaxFlt</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col2 ref" href="#912Flags" title='Flags' data-ref="912Flags" data-ref-filename="912Flags">Flags</a>);</td></tr>
<tr><th id="3417">3417</th><td></td></tr>
<tr><th id="3418">3418</th><td>  <em>auto</em> <dfn class="local col0 decl" id="920MinFlt" title='MinFlt' data-type='llvm::MachineInstrBuilder' data-ref="920MinFlt" data-ref-filename="920MinFlt">MinFlt</dfn> = <a class="local col9 ref" href="#909B" title='B' data-ref="909B" data-ref-filename="909B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE" title='llvm::MachineIRBuilder::buildFConstant' data-ref="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE" data-ref-filename="_ZN4llvm16MachineIRBuilder14buildFConstantERKNS_5DstOpERKNS_7APFloatE">buildFConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#913Ty" title='Ty' data-ref="913Ty" data-ref-filename="913Ty">Ty</a>, <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a>::<a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloat10getLargestERKNS_12fltSemanticsEb" title='llvm::APFloat::getLargest' data-ref="_ZN4llvm7APFloat10getLargestERKNS_12fltSemanticsEb" data-ref-filename="_ZN4llvm7APFloat10getLargestERKNS_12fltSemanticsEb">getLargest</a>(*<a class="local col4 ref" href="#914FltSemantics" title='FltSemantics' data-ref="914FltSemantics" data-ref-filename="914FltSemantics">FltSemantics</a>, <b>true</b>));</td></tr>
<tr><th id="3419">3419</th><td></td></tr>
<tr><th id="3420">3420</th><td>  <b>if</b> (<a class="local col7 ref" href="#917UseIEEE" title='UseIEEE' data-ref="917UseIEEE" data-ref-filename="917UseIEEE">UseIEEE</a>)</td></tr>
<tr><th id="3421">3421</th><td>    <a class="local col9 ref" href="#909B" title='B' data-ref="909B" data-ref-filename="909B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildFMaxNumIEEEERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMaxNumIEEE' data-ref="_ZN4llvm16MachineIRBuilder16buildFMaxNumIEEEERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildFMaxNumIEEEERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMaxNumIEEE</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#910Dst" title='Dst' data-ref="910Dst" data-ref-filename="910Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#919ClampMax" title='ClampMax' data-ref="919ClampMax" data-ref-filename="919ClampMax">ClampMax</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#920MinFlt" title='MinFlt' data-ref="920MinFlt" data-ref-filename="920MinFlt">MinFlt</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col2 ref" href="#912Flags" title='Flags' data-ref="912Flags" data-ref-filename="912Flags">Flags</a>);</td></tr>
<tr><th id="3422">3422</th><td>  <b>else</b></td></tr>
<tr><th id="3423">3423</th><td>    <a class="local col9 ref" href="#909B" title='B' data-ref="909B" data-ref-filename="909B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildFMaxNumERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildFMaxNum' data-ref="_ZN4llvm16MachineIRBuilder12buildFMaxNumERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildFMaxNumERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildFMaxNum</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col0 ref" href="#910Dst" title='Dst' data-ref="910Dst" data-ref-filename="910Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col9 ref" href="#919ClampMax" title='ClampMax' data-ref="919ClampMax" data-ref-filename="919ClampMax">ClampMax</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col0 ref" href="#920MinFlt" title='MinFlt' data-ref="920MinFlt" data-ref-filename="920MinFlt">MinFlt</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col2 ref" href="#912Flags" title='Flags' data-ref="912Flags" data-ref-filename="912Flags">Flags</a>);</td></tr>
<tr><th id="3424">3424</th><td>  <a class="local col7 ref" href="#907MI" title='MI' data-ref="907MI" data-ref-filename="907MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3425">3425</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3426">3426</th><td>}</td></tr>
<tr><th id="3427">3427</th><td></td></tr>
<tr><th id="3428">3428</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL19getDSFPAtomicOpcodej" title='getDSFPAtomicOpcode' data-type='unsigned int getDSFPAtomicOpcode(Intrinsic::ID IID)' data-ref="_ZL19getDSFPAtomicOpcodej" data-ref-filename="_ZL19getDSFPAtomicOpcodej">getDSFPAtomicOpcode</dfn>(<span class="namespace">Intrinsic::</span><a class="typedef" href="../../../include/llvm/IR/Intrinsics.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-type='unsigned int' data-ref="llvm::Intrinsic::ID" data-ref-filename="llvm..Intrinsic..ID">ID</a> <dfn class="local col1 decl" id="921IID" title='IID' data-type='Intrinsic::ID' data-ref="921IID" data-ref-filename="921IID">IID</dfn>) {</td></tr>
<tr><th id="3429">3429</th><td>  <b>switch</b> (<a class="local col1 ref" href="#921IID" title='IID' data-ref="921IID" data-ref-filename="921IID">IID</a>) {</td></tr>
<tr><th id="3430">3430</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_fadd" title='llvm::Intrinsic::amdgcn_ds_fadd' data-ref="llvm::Intrinsic::amdgcn_ds_fadd" data-ref-filename="llvm..Intrinsic..amdgcn_ds_fadd">amdgcn_ds_fadd</a>:</td></tr>
<tr><th id="3431">3431</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_ATOMICRMW_FADD" title='llvm::AMDGPU::G_ATOMICRMW_FADD' data-ref="llvm::AMDGPU::G_ATOMICRMW_FADD" data-ref-filename="llvm..AMDGPU..G_ATOMICRMW_FADD">G_ATOMICRMW_FADD</a>;</td></tr>
<tr><th id="3432">3432</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_fmin" title='llvm::Intrinsic::amdgcn_ds_fmin' data-ref="llvm::Intrinsic::amdgcn_ds_fmin" data-ref-filename="llvm..Intrinsic..amdgcn_ds_fmin">amdgcn_ds_fmin</a>:</td></tr>
<tr><th id="3433">3433</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_ATOMIC_FMIN" title='llvm::AMDGPU::G_AMDGPU_ATOMIC_FMIN' data-ref="llvm::AMDGPU::G_AMDGPU_ATOMIC_FMIN" data-ref-filename="llvm..AMDGPU..G_AMDGPU_ATOMIC_FMIN">G_AMDGPU_ATOMIC_FMIN</a>;</td></tr>
<tr><th id="3434">3434</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_fmax" title='llvm::Intrinsic::amdgcn_ds_fmax' data-ref="llvm::Intrinsic::amdgcn_ds_fmax" data-ref-filename="llvm..Intrinsic..amdgcn_ds_fmax">amdgcn_ds_fmax</a>:</td></tr>
<tr><th id="3435">3435</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_ATOMIC_FMAX" title='llvm::AMDGPU::G_AMDGPU_ATOMIC_FMAX' data-ref="llvm::AMDGPU::G_AMDGPU_ATOMIC_FMAX" data-ref-filename="llvm..AMDGPU..G_AMDGPU_ATOMIC_FMAX">G_AMDGPU_ATOMIC_FMAX</a>;</td></tr>
<tr><th id="3436">3436</th><td>  <b>default</b>:</td></tr>
<tr><th id="3437">3437</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"not a DS FP intrinsic"</q>);</td></tr>
<tr><th id="3438">3438</th><td>  }</td></tr>
<tr><th id="3439">3439</th><td>}</td></tr>
<tr><th id="3440">3440</th><td></td></tr>
<tr><th id="3441">3441</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo27legalizeDSAtomicFPIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrEj" title='llvm::AMDGPULegalizerInfo::legalizeDSAtomicFPIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo27legalizeDSAtomicFPIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo27legalizeDSAtomicFPIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrEj">legalizeDSAtomicFPIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> &amp;<dfn class="local col2 decl" id="922Helper" title='Helper' data-type='llvm::LegalizerHelper &amp;' data-ref="922Helper" data-ref-filename="922Helper">Helper</dfn>,</td></tr>
<tr><th id="3442">3442</th><td>                                                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="923MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="923MI" data-ref-filename="923MI">MI</dfn>,</td></tr>
<tr><th id="3443">3443</th><td>                                                      <span class="namespace">Intrinsic::</span><a class="typedef" href="../../../include/llvm/IR/Intrinsics.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-type='unsigned int' data-ref="llvm::Intrinsic::ID" data-ref-filename="llvm..Intrinsic..ID">ID</a> <dfn class="local col4 decl" id="924IID" title='IID' data-type='Intrinsic::ID' data-ref="924IID" data-ref-filename="924IID">IID</dfn>) <em>const</em> {</td></tr>
<tr><th id="3444">3444</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col5 decl" id="925Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="925Observer" data-ref-filename="925Observer">Observer</dfn> = <a class="local col2 ref" href="#922Helper" title='Helper' data-ref="922Helper" data-ref-filename="922Helper">Helper</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::Observer" title='llvm::LegalizerHelper::Observer' data-ref="llvm::LegalizerHelper::Observer" data-ref-filename="llvm..LegalizerHelper..Observer">Observer</a>;</td></tr>
<tr><th id="3445">3445</th><td>  <a class="local col5 ref" href="#925Observer" title='Observer' data-ref="925Observer" data-ref-filename="925Observer">Observer</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE" title='llvm::GISelChangeObserver::changingInstr' data-ref="_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE">changingInstr</a>(<span class='refarg'><a class="local col3 ref" href="#923MI" title='MI' data-ref="923MI" data-ref-filename="923MI">MI</a></span>);</td></tr>
<tr><th id="3446">3446</th><td></td></tr>
<tr><th id="3447">3447</th><td>  <a class="local col3 ref" href="#923MI" title='MI' data-ref="923MI" data-ref-filename="923MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu ref fn" href="#_ZL19getDSFPAtomicOpcodej" title='getDSFPAtomicOpcode' data-use='c' data-ref="_ZL19getDSFPAtomicOpcodej" data-ref-filename="_ZL19getDSFPAtomicOpcodej">getDSFPAtomicOpcode</a>(<a class="local col4 ref" href="#924IID" title='IID' data-ref="924IID" data-ref-filename="924IID">IID</a>)));</td></tr>
<tr><th id="3448">3448</th><td></td></tr>
<tr><th id="3449">3449</th><td>  <i>// The remaining operands were used to set fields in the MemOperand on</i></td></tr>
<tr><th id="3450">3450</th><td><i>  // construction.</i></td></tr>
<tr><th id="3451">3451</th><td>  <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="926I" title='I' data-type='int' data-ref="926I" data-ref-filename="926I">I</dfn> = <var>6</var>; <a class="local col6 ref" href="#926I" title='I' data-ref="926I" data-ref-filename="926I">I</a> &gt; <var>3</var>; --<a class="local col6 ref" href="#926I" title='I' data-ref="926I" data-ref-filename="926I">I</a>)</td></tr>
<tr><th id="3452">3452</th><td>    <a class="local col3 ref" href="#923MI" title='MI' data-ref="923MI" data-ref-filename="923MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col6 ref" href="#926I" title='I' data-ref="926I" data-ref-filename="926I">I</a>);</td></tr>
<tr><th id="3453">3453</th><td></td></tr>
<tr><th id="3454">3454</th><td>  <a class="local col3 ref" href="#923MI" title='MI' data-ref="923MI" data-ref-filename="923MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>); <i>// Remove the intrinsic ID.</i></td></tr>
<tr><th id="3455">3455</th><td>  <a class="local col5 ref" href="#925Observer" title='Observer' data-ref="925Observer" data-ref-filename="925Observer">Observer</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE" title='llvm::GISelChangeObserver::changedInstr' data-ref="_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE">changedInstr</a>(<span class='refarg'><a class="local col3 ref" href="#923MI" title='MI' data-ref="923MI" data-ref-filename="923MI">MI</a></span>);</td></tr>
<tr><th id="3456">3456</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3457">3457</th><td>}</td></tr>
<tr><th id="3458">3458</th><td></td></tr>
<tr><th id="3459">3459</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo17getImplicitArgPtrENS_8RegisterERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::getImplicitArgPtr' data-ref="_ZNK4llvm19AMDGPULegalizerInfo17getImplicitArgPtrENS_8RegisterERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo17getImplicitArgPtrENS_8RegisterERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">getImplicitArgPtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="927DstReg" title='DstReg' data-type='llvm::Register' data-ref="927DstReg" data-ref-filename="927DstReg">DstReg</dfn>,</td></tr>
<tr><th id="3460">3460</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="928MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="928MRI" data-ref-filename="928MRI">MRI</dfn>,</td></tr>
<tr><th id="3461">3461</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="929B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="929B" data-ref-filename="929B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="3462">3462</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="930Offset" title='Offset' data-type='uint64_t' data-ref="930Offset" data-ref-filename="930Offset">Offset</dfn> =</td></tr>
<tr><th id="3463">3463</th><td>    <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17getTargetLoweringEv" title='llvm::GCNSubtarget::getTargetLowering' data-ref="_ZNK4llvm12GCNSubtarget17getTargetLoweringEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17getTargetLoweringEv">getTargetLowering</a>()-&gt;<a class="ref fn" href="AMDGPUISelLowering.h.html#_ZNK4llvm20AMDGPUTargetLowering26getImplicitParameterOffsetERKNS_15MachineFunctionENS0_17ImplicitParameterE" title='llvm::AMDGPUTargetLowering::getImplicitParameterOffset' data-ref="_ZNK4llvm20AMDGPUTargetLowering26getImplicitParameterOffsetERKNS_15MachineFunctionENS0_17ImplicitParameterE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering26getImplicitParameterOffsetERKNS_15MachineFunctionENS0_17ImplicitParameterE">getImplicitParameterOffset</a>(</td></tr>
<tr><th id="3464">3464</th><td>      <a class="local col9 ref" href="#929B" title='B' data-ref="929B" data-ref-filename="929B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>(), <a class="type" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering" data-ref-filename="llvm..AMDGPUTargetLowering">AMDGPUTargetLowering</a>::<a class="enum" href="AMDGPUISelLowering.h.html#llvm::AMDGPUTargetLowering::FIRST_IMPLICIT" title='llvm::AMDGPUTargetLowering::FIRST_IMPLICIT' data-ref="llvm::AMDGPUTargetLowering::FIRST_IMPLICIT" data-ref-filename="llvm..AMDGPUTargetLowering..FIRST_IMPLICIT">FIRST_IMPLICIT</a>);</td></tr>
<tr><th id="3465">3465</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="931DstTy" title='DstTy' data-type='llvm::LLT' data-ref="931DstTy" data-ref-filename="931DstTy">DstTy</dfn> = <a class="local col8 ref" href="#928MRI" title='MRI' data-ref="928MRI" data-ref-filename="928MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#927DstReg" title='DstReg' data-ref="927DstReg" data-ref-filename="927DstReg">DstReg</a>);</td></tr>
<tr><th id="3466">3466</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="932IdxTy" title='IdxTy' data-type='llvm::LLT' data-ref="932IdxTy" data-ref-filename="932IdxTy">IdxTy</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<a class="local col1 ref" href="#931DstTy" title='DstTy' data-ref="931DstTy" data-ref-filename="931DstTy">DstTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>());</td></tr>
<tr><th id="3467">3467</th><td></td></tr>
<tr><th id="3468">3468</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="933KernargPtrReg" title='KernargPtrReg' data-type='llvm::Register' data-ref="933KernargPtrReg" data-ref-filename="933KernargPtrReg">KernargPtrReg</dfn> = <a class="local col8 ref" href="#928MRI" title='MRI' data-ref="928MRI" data-ref-filename="928MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col1 ref" href="#931DstTy" title='DstTy' data-ref="931DstTy" data-ref-filename="931DstTy">DstTy</a>);</td></tr>
<tr><th id="3469">3469</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::loadInputValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">loadInputValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#933KernargPtrReg" title='KernargPtrReg' data-ref="933KernargPtrReg" data-ref-filename="933KernargPtrReg">KernargPtrReg</a>, <span class='refarg'><a class="local col9 ref" href="#929B" title='B' data-ref="929B" data-ref-filename="929B">B</a></span>,</td></tr>
<tr><th id="3470">3470</th><td>                      <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR" title='llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR" data-ref-filename="llvm..AMDGPUFunctionArgInfo..KERNARG_SEGMENT_PTR">KERNARG_SEGMENT_PTR</a>))</td></tr>
<tr><th id="3471">3471</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3472">3472</th><td></td></tr>
<tr><th id="3473">3473</th><td>  <i>// FIXME: This should be nuw</i></td></tr>
<tr><th id="3474">3474</th><td>  <a class="local col9 ref" href="#929B" title='B' data-ref="929B" data-ref-filename="929B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_" title='llvm::MachineIRBuilder::buildPtrAdd' data-ref="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildPtrAddERKNS_5DstOpERKNS_5SrcOpES6_">buildPtrAdd</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#927DstReg" title='DstReg' data-ref="927DstReg" data-ref-filename="927DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#933KernargPtrReg" title='KernargPtrReg' data-ref="933KernargPtrReg" data-ref-filename="933KernargPtrReg">KernargPtrReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#929B" title='B' data-ref="929B" data-ref-filename="929B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#932IdxTy" title='IdxTy' data-ref="932IdxTy" data-ref-filename="932IdxTy">IdxTy</a>, <a class="local col0 ref" href="#930Offset" title='Offset' data-ref="930Offset" data-ref-filename="930Offset">Offset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="3475">3475</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3476">3476</th><td>}</td></tr>
<tr><th id="3477">3477</th><td></td></tr>
<tr><th id="3478">3478</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo22legalizeImplicitArgPtrERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeImplicitArgPtrERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeImplicitArgPtrERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeImplicitArgPtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="934MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="934MI" data-ref-filename="934MI">MI</dfn>,</td></tr>
<tr><th id="3479">3479</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="935MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="935MRI" data-ref-filename="935MRI">MRI</dfn>,</td></tr>
<tr><th id="3480">3480</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="936B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="936B" data-ref-filename="936B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="3481">3481</th><td>  <em>const</em> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col7 decl" id="937MFI" title='MFI' data-type='const llvm::SIMachineFunctionInfo *' data-ref="937MFI" data-ref-filename="937MFI">MFI</dfn> = <a class="local col6 ref" href="#936B" title='B' data-ref="936B" data-ref-filename="936B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="3482">3482</th><td>  <b>if</b> (!<a class="local col7 ref" href="#937MFI" title='MFI' data-ref="937MFI" data-ref-filename="937MFI">MFI</a>-&gt;<a class="ref fn" href="AMDGPUMachineFunction.h.html#_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" title='llvm::AMDGPUMachineFunction::isEntryFunction' data-ref="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv" data-ref-filename="_ZNK4llvm21AMDGPUMachineFunction15isEntryFunctionEv">isEntryFunction</a>()) {</td></tr>
<tr><th id="3483">3483</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">legalizePreloadedArgIntrin</a>(<span class='refarg'><a class="local col4 ref" href="#934MI" title='MI' data-ref="934MI" data-ref-filename="934MI">MI</a></span>, <span class='refarg'><a class="local col5 ref" href="#935MRI" title='MRI' data-ref="935MRI" data-ref-filename="935MRI">MRI</a></span>, <span class='refarg'><a class="local col6 ref" href="#936B" title='B' data-ref="936B" data-ref-filename="936B">B</a></span>,</td></tr>
<tr><th id="3484">3484</th><td>                                      <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR" title='llvm::AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR" data-ref-filename="llvm..AMDGPUFunctionArgInfo..IMPLICIT_ARG_PTR">IMPLICIT_ARG_PTR</a>);</td></tr>
<tr><th id="3485">3485</th><td>  }</td></tr>
<tr><th id="3486">3486</th><td></td></tr>
<tr><th id="3487">3487</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="938DstReg" title='DstReg' data-type='llvm::Register' data-ref="938DstReg" data-ref-filename="938DstReg">DstReg</dfn> = <a class="local col4 ref" href="#934MI" title='MI' data-ref="934MI" data-ref-filename="934MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3488">3488</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo17getImplicitArgPtrENS_8RegisterERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::getImplicitArgPtr' data-ref="_ZNK4llvm19AMDGPULegalizerInfo17getImplicitArgPtrENS_8RegisterERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo17getImplicitArgPtrENS_8RegisterERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">getImplicitArgPtr</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#938DstReg" title='DstReg' data-ref="938DstReg" data-ref-filename="938DstReg">DstReg</a>, <span class='refarg'><a class="local col5 ref" href="#935MRI" title='MRI' data-ref="935MRI" data-ref-filename="935MRI">MRI</a></span>, <span class='refarg'><a class="local col6 ref" href="#936B" title='B' data-ref="936B" data-ref-filename="936B">B</a></span>))</td></tr>
<tr><th id="3489">3489</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3490">3490</th><td></td></tr>
<tr><th id="3491">3491</th><td>  <a class="local col4 ref" href="#934MI" title='MI' data-ref="934MI" data-ref-filename="934MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3492">3492</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3493">3493</th><td>}</td></tr>
<tr><th id="3494">3494</th><td></td></tr>
<tr><th id="3495">3495</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo19legalizeIsAddrSpaceERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEj" title='llvm::AMDGPULegalizerInfo::legalizeIsAddrSpace' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeIsAddrSpaceERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEj" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeIsAddrSpaceERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEj">legalizeIsAddrSpace</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="939MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="939MI" data-ref-filename="939MI">MI</dfn>,</td></tr>
<tr><th id="3496">3496</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="940MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="940MRI" data-ref-filename="940MRI">MRI</dfn>,</td></tr>
<tr><th id="3497">3497</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="941B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="941B" data-ref-filename="941B">B</dfn>,</td></tr>
<tr><th id="3498">3498</th><td>                                              <em>unsigned</em> <dfn class="local col2 decl" id="942AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="942AddrSpace" data-ref-filename="942AddrSpace">AddrSpace</dfn>) <em>const</em> {</td></tr>
<tr><th id="3499">3499</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="943ApertureReg" title='ApertureReg' data-type='llvm::Register' data-ref="943ApertureReg" data-ref-filename="943ApertureReg">ApertureReg</dfn> = <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::getSegmentAperture' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">getSegmentAperture</a>(<a class="local col2 ref" href="#942AddrSpace" title='AddrSpace' data-ref="942AddrSpace" data-ref-filename="942AddrSpace">AddrSpace</a>, <span class='refarg'><a class="local col0 ref" href="#940MRI" title='MRI' data-ref="940MRI" data-ref-filename="940MRI">MRI</a></span>, <span class='refarg'><a class="local col1 ref" href="#941B" title='B' data-ref="941B" data-ref-filename="941B">B</a></span>);</td></tr>
<tr><th id="3500">3500</th><td>  <em>auto</em> <dfn class="local col4 decl" id="944Unmerge" title='Unmerge' data-type='llvm::MachineInstrBuilder' data-ref="944Unmerge" data-ref-filename="944Unmerge">Unmerge</dfn> = <a class="local col1 ref" href="#941B" title='B' data-ref="941B" data-ref-filename="941B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#939MI" title='MI' data-ref="939MI" data-ref-filename="939MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3501">3501</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="945Hi32" title='Hi32' data-type='llvm::Register' data-ref="945Hi32" data-ref-filename="945Hi32">Hi32</dfn> = <a class="local col4 ref" href="#944Unmerge" title='Unmerge' data-ref="944Unmerge" data-ref-filename="944Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>);</td></tr>
<tr><th id="3502">3502</th><td></td></tr>
<tr><th id="3503">3503</th><td>  <a class="local col1 ref" href="#941B" title='B' data-ref="941B" data-ref-filename="941B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" title='llvm::MachineIRBuilder::buildICmp' data-ref="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildICmpENS_7CmpInst9PredicateERKNS_5DstOpERKNS_5SrcOpES8_">buildICmp</a>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ICmpInst" title='llvm::ICmpInst' data-ref="llvm::ICmpInst" data-ref-filename="llvm..ICmpInst">ICmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_EQ" title='llvm::CmpInst::ICMP_EQ' data-ref="llvm::CmpInst::ICMP_EQ" data-ref-filename="llvm..CmpInst..ICMP_EQ">ICMP_EQ</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE"></a><a class="local col9 ref" href="#939MI" title='MI' data-ref="939MI" data-ref-filename="939MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#945Hi32" title='Hi32' data-ref="945Hi32" data-ref-filename="945Hi32">Hi32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#943ApertureReg" title='ApertureReg' data-ref="943ApertureReg" data-ref-filename="943ApertureReg">ApertureReg</a>);</td></tr>
<tr><th id="3504">3504</th><td>  <a class="local col9 ref" href="#939MI" title='MI' data-ref="939MI" data-ref-filename="939MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3505">3505</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3506">3506</th><td>}</td></tr>
<tr><th id="3507">3507</th><td></td></tr>
<tr><th id="3508">3508</th><td><i>// The raw.(t)buffer and struct.(t)buffer intrinsics have two offset args:</i></td></tr>
<tr><th id="3509">3509</th><td><i>// offset (the offset that is included in bounds checking and swizzling, to be</i></td></tr>
<tr><th id="3510">3510</th><td><i>// split between the instruction's voffset and immoffset fields) and soffset</i></td></tr>
<tr><th id="3511">3511</th><td><i>// (the offset that is excluded from bounds checking and swizzling, to go in</i></td></tr>
<tr><th id="3512">3512</th><td><i>// the instruction's soffset field).  This function takes the first kind of</i></td></tr>
<tr><th id="3513">3513</th><td><i>// offset and figures out how to split it between voffset and immoffset.</i></td></tr>
<tr><th id="3514">3514</th><td><span class="namespace">std::</span><span class='type' title='std::tuple' data-ref="std::tuple" data-ref-filename="std..tuple">tuple</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="3515">3515</th><td><a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE" title='llvm::AMDGPULegalizerInfo::splitBufferOffsets' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE">splitBufferOffsets</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="946B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="946B" data-ref-filename="946B">B</dfn>,</td></tr>
<tr><th id="3516">3516</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="947OrigOffset" title='OrigOffset' data-type='llvm::Register' data-ref="947OrigOffset" data-ref-filename="947OrigOffset">OrigOffset</dfn>) <em>const</em> {</td></tr>
<tr><th id="3517">3517</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="948MaxImm" title='MaxImm' data-type='const unsigned int' data-ref="948MaxImm" data-ref-filename="948MaxImm">MaxImm</dfn> = <var>4095</var>;</td></tr>
<tr><th id="3518">3518</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="949BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="949BaseReg" data-ref-filename="949BaseReg">BaseReg</dfn>;</td></tr>
<tr><th id="3519">3519</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="950TotalConstOffset" title='TotalConstOffset' data-type='unsigned int' data-ref="950TotalConstOffset" data-ref-filename="950TotalConstOffset">TotalConstOffset</dfn>;</td></tr>
<tr><th id="3520">3520</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="951S32" title='S32' data-type='const llvm::LLT' data-ref="951S32" data-ref-filename="951S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="3521">3521</th><td></td></tr>
<tr><th id="3522">3522</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col9 ref" href="#949BaseReg" title='BaseReg' data-ref="949BaseReg" data-ref-filename="949BaseReg">BaseReg</a></span>, <span class='refarg'><a class="local col0 ref" href="#950TotalConstOffset" title='TotalConstOffset' data-ref="950TotalConstOffset" data-ref-filename="950TotalConstOffset">TotalConstOffset</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span></td></tr>
<tr><th id="3523">3523</th><td>      <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUGlobalISelUtils.h.html#_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::AMDGPU::getBaseWithConstantOffset' data-ref="_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZN4llvm6AMDGPU25getBaseWithConstantOffsetERNS_19MachineRegisterInfoENS_8RegisterE">getBaseWithConstantOffset</a>(<span class='refarg'>*<a class="local col6 ref" href="#946B" title='B' data-ref="946B" data-ref-filename="946B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#947OrigOffset" title='OrigOffset' data-ref="947OrigOffset" data-ref-filename="947OrigOffset">OrigOffset</a>);</td></tr>
<tr><th id="3524">3524</th><td></td></tr>
<tr><th id="3525">3525</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="952ImmOffset" title='ImmOffset' data-type='unsigned int' data-ref="952ImmOffset" data-ref-filename="952ImmOffset">ImmOffset</dfn> = <a class="local col0 ref" href="#950TotalConstOffset" title='TotalConstOffset' data-ref="950TotalConstOffset" data-ref-filename="950TotalConstOffset">TotalConstOffset</a>;</td></tr>
<tr><th id="3526">3526</th><td></td></tr>
<tr><th id="3527">3527</th><td>  <i>// If the immediate value is too big for the immoffset field, put the value</i></td></tr>
<tr><th id="3528">3528</th><td><i>  // and -4096 into the immoffset field so that the value that is copied/added</i></td></tr>
<tr><th id="3529">3529</th><td><i>  // for the voffset field is a multiple of 4096, and it stands more chance</i></td></tr>
<tr><th id="3530">3530</th><td><i>  // of being CSEd with the copy/add for another similar load/store.</i></td></tr>
<tr><th id="3531">3531</th><td><i>  // However, do not do that rounding down to a multiple of 4096 if that is a</i></td></tr>
<tr><th id="3532">3532</th><td><i>  // negative number, as it appears to be illegal to have a negative offset</i></td></tr>
<tr><th id="3533">3533</th><td><i>  // in the vgpr, even if adding the immediate offset makes it positive.</i></td></tr>
<tr><th id="3534">3534</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="953Overflow" title='Overflow' data-type='unsigned int' data-ref="953Overflow" data-ref-filename="953Overflow">Overflow</dfn> = <a class="local col2 ref" href="#952ImmOffset" title='ImmOffset' data-ref="952ImmOffset" data-ref-filename="952ImmOffset">ImmOffset</a> &amp; ~<a class="local col8 ref" href="#948MaxImm" title='MaxImm' data-ref="948MaxImm" data-ref-filename="948MaxImm">MaxImm</a>;</td></tr>
<tr><th id="3535">3535</th><td>  <a class="local col2 ref" href="#952ImmOffset" title='ImmOffset' data-ref="952ImmOffset" data-ref-filename="952ImmOffset">ImmOffset</a> -= <a class="local col3 ref" href="#953Overflow" title='Overflow' data-ref="953Overflow" data-ref-filename="953Overflow">Overflow</a>;</td></tr>
<tr><th id="3536">3536</th><td>  <b>if</b> ((<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a>)<a class="local col3 ref" href="#953Overflow" title='Overflow' data-ref="953Overflow" data-ref-filename="953Overflow">Overflow</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="3537">3537</th><td>    <a class="local col3 ref" href="#953Overflow" title='Overflow' data-ref="953Overflow" data-ref-filename="953Overflow">Overflow</a> += <a class="local col2 ref" href="#952ImmOffset" title='ImmOffset' data-ref="952ImmOffset" data-ref-filename="952ImmOffset">ImmOffset</a>;</td></tr>
<tr><th id="3538">3538</th><td>    <a class="local col2 ref" href="#952ImmOffset" title='ImmOffset' data-ref="952ImmOffset" data-ref-filename="952ImmOffset">ImmOffset</a> = <var>0</var>;</td></tr>
<tr><th id="3539">3539</th><td>  }</td></tr>
<tr><th id="3540">3540</th><td></td></tr>
<tr><th id="3541">3541</th><td>  <b>if</b> (<a class="local col3 ref" href="#953Overflow" title='Overflow' data-ref="953Overflow" data-ref-filename="953Overflow">Overflow</a> != <var>0</var>) {</td></tr>
<tr><th id="3542">3542</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#949BaseReg" title='BaseReg' data-ref="949BaseReg" data-ref-filename="949BaseReg">BaseReg</a>) {</td></tr>
<tr><th id="3543">3543</th><td>      <a class="local col9 ref" href="#949BaseReg" title='BaseReg' data-ref="949BaseReg" data-ref-filename="949BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#946B" title='B' data-ref="946B" data-ref-filename="946B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#951S32" title='S32' data-ref="951S32" data-ref-filename="951S32">S32</a>, <a class="local col3 ref" href="#953Overflow" title='Overflow' data-ref="953Overflow" data-ref-filename="953Overflow">Overflow</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3544">3544</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3545">3545</th><td>      <em>auto</em> <dfn class="local col4 decl" id="954OverflowVal" title='OverflowVal' data-type='llvm::MachineInstrBuilder' data-ref="954OverflowVal" data-ref-filename="954OverflowVal">OverflowVal</dfn> = <a class="local col6 ref" href="#946B" title='B' data-ref="946B" data-ref-filename="946B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#951S32" title='S32' data-ref="951S32" data-ref-filename="951S32">S32</a>, <a class="local col3 ref" href="#953Overflow" title='Overflow' data-ref="953Overflow" data-ref-filename="953Overflow">Overflow</a>);</td></tr>
<tr><th id="3546">3546</th><td>      <a class="local col9 ref" href="#949BaseReg" title='BaseReg' data-ref="949BaseReg" data-ref-filename="949BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#946B" title='B' data-ref="946B" data-ref-filename="946B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildAdd' data-ref="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder8buildAddERKNS_5DstOpERKNS_5SrcOpES6_NS_8OptionalIjEE">buildAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#951S32" title='S32' data-ref="951S32" data-ref-filename="951S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#949BaseReg" title='BaseReg' data-ref="949BaseReg" data-ref-filename="949BaseReg">BaseReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col4 ref" href="#954OverflowVal" title='OverflowVal' data-ref="954OverflowVal" data-ref-filename="954OverflowVal">OverflowVal</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3547">3547</th><td>    }</td></tr>
<tr><th id="3548">3548</th><td>  }</td></tr>
<tr><th id="3549">3549</th><td></td></tr>
<tr><th id="3550">3550</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#949BaseReg" title='BaseReg' data-ref="949BaseReg" data-ref-filename="949BaseReg">BaseReg</a>)</td></tr>
<tr><th id="3551">3551</th><td>    <a class="local col9 ref" href="#949BaseReg" title='BaseReg' data-ref="949BaseReg" data-ref-filename="949BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#946B" title='B' data-ref="946B" data-ref-filename="946B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#951S32" title='S32' data-ref="951S32" data-ref-filename="951S32">S32</a>, <var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3552">3552</th><td></td></tr>
<tr><th id="3553">3553</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_tuple' data-ref="_ZSt10make_tupleDpOT_" data-ref-filename="_ZSt10make_tupleDpOT_">make_tuple</span>(<span class='refarg'><a class="local col9 ref" href="#949BaseReg" title='BaseReg' data-ref="949BaseReg" data-ref-filename="949BaseReg">BaseReg</a></span>, <span class='refarg'><a class="local col2 ref" href="#952ImmOffset" title='ImmOffset' data-ref="952ImmOffset" data-ref-filename="952ImmOffset">ImmOffset</a></span>, <span class='refarg'><a class="local col0 ref" href="#950TotalConstOffset" title='TotalConstOffset' data-ref="950TotalConstOffset" data-ref-filename="950TotalConstOffset">TotalConstOffset</a></span>);</td></tr>
<tr><th id="3554">3554</th><td>}</td></tr>
<tr><th id="3555">3555</th><td></td></tr>
<tr><th id="3556">3556</th><td><i class="doc">/// Handle register layout difference for f16 images for some subtargets.</i></td></tr>
<tr><th id="3557">3557</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb" title='llvm::AMDGPULegalizerInfo::handleD16VData' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb">handleD16VData</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="955B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="955B" data-ref-filename="955B">B</dfn>,</td></tr>
<tr><th id="3558">3558</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="956MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="956MRI" data-ref-filename="956MRI">MRI</dfn>,</td></tr>
<tr><th id="3559">3559</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="957Reg" title='Reg' data-type='llvm::Register' data-ref="957Reg" data-ref-filename="957Reg">Reg</dfn>,</td></tr>
<tr><th id="3560">3560</th><td>                                             <em>bool</em> <dfn class="local col8 decl" id="958ImageStore" title='ImageStore' data-type='bool' data-ref="958ImageStore" data-ref-filename="958ImageStore">ImageStore</dfn>) <em>const</em> {</td></tr>
<tr><th id="3561">3561</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="959S16" title='S16' data-type='const llvm::LLT' data-ref="959S16" data-ref-filename="959S16">S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>);</td></tr>
<tr><th id="3562">3562</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="960S32" title='S32' data-type='const llvm::LLT' data-ref="960S32" data-ref-filename="960S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="3563">3563</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="961StoreVT" title='StoreVT' data-type='llvm::LLT' data-ref="961StoreVT" data-ref-filename="961StoreVT">StoreVT</dfn> = <a class="local col6 ref" href="#956MRI" title='MRI' data-ref="956MRI" data-ref-filename="956MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#957Reg" title='Reg' data-ref="957Reg" data-ref-filename="957Reg">Reg</a>);</td></tr>
<tr><th id="3564">3564</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(StoreVT.isVector() &amp;&amp; StoreVT.getElementType() == S16);</td></tr>
<tr><th id="3565">3565</th><td></td></tr>
<tr><th id="3566">3566</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" data-ref-filename="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</a>()) {</td></tr>
<tr><th id="3567">3567</th><td>    <em>auto</em> <dfn class="local col2 decl" id="962Unmerge" title='Unmerge' data-type='llvm::MachineInstrBuilder' data-ref="962Unmerge" data-ref-filename="962Unmerge">Unmerge</dfn> = <a class="local col5 ref" href="#955B" title='B' data-ref="955B" data-ref-filename="955B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#959S16" title='S16' data-ref="959S16" data-ref-filename="959S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#957Reg" title='Reg' data-ref="957Reg" data-ref-filename="957Reg">Reg</a>);</td></tr>
<tr><th id="3568">3568</th><td></td></tr>
<tr><th id="3569">3569</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="963WideRegs" title='WideRegs' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="963WideRegs" data-ref-filename="963WideRegs">WideRegs</dfn>;</td></tr>
<tr><th id="3570">3570</th><td>    <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="964I" title='I' data-type='int' data-ref="964I" data-ref-filename="964I">I</dfn> = <var>0</var>, <dfn class="local col5 decl" id="965E" title='E' data-type='int' data-ref="965E" data-ref-filename="965E">E</dfn> = <a class="local col2 ref" href="#962Unmerge" title='Unmerge' data-ref="962Unmerge" data-ref-filename="962Unmerge">Unmerge</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col4 ref" href="#964I" title='I' data-ref="964I" data-ref-filename="964I">I</a> != <a class="local col5 ref" href="#965E" title='E' data-ref="965E" data-ref-filename="965E">E</a>; ++<a class="local col4 ref" href="#964I" title='I' data-ref="964I" data-ref-filename="964I">I</a>)</td></tr>
<tr><th id="3571">3571</th><td>      <a class="local col3 ref" href="#963WideRegs" title='WideRegs' data-ref="963WideRegs" data-ref-filename="963WideRegs">WideRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#955B" title='B' data-ref="955B" data-ref-filename="955B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExt' data-ref="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE">buildAnyExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#960S32" title='S32' data-ref="960S32" data-ref-filename="960S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#962Unmerge" title='Unmerge' data-ref="962Unmerge" data-ref-filename="962Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<a class="local col4 ref" href="#964I" title='I' data-ref="964I" data-ref-filename="964I">I</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="3572">3572</th><td></td></tr>
<tr><th id="3573">3573</th><td>    <em>int</em> <dfn class="local col6 decl" id="966NumElts" title='NumElts' data-type='int' data-ref="966NumElts" data-ref-filename="966NumElts">NumElts</dfn> = <a class="local col1 ref" href="#961StoreVT" title='StoreVT' data-ref="961StoreVT" data-ref-filename="961StoreVT">StoreVT</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="3574">3574</th><td></td></tr>
<tr><th id="3575">3575</th><td>    <b>return</b> <a class="local col5 ref" href="#955B" title='B' data-ref="955B" data-ref-filename="955B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<a class="local col6 ref" href="#966NumElts" title='NumElts' data-ref="966NumElts" data-ref-filename="966NumElts">NumElts</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#960S32" title='S32' data-ref="960S32" data-ref-filename="960S32">S32</a>), <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col3 ref" href="#963WideRegs" title='WideRegs' data-ref="963WideRegs" data-ref-filename="963WideRegs">WideRegs</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3576">3576</th><td>  }</td></tr>
<tr><th id="3577">3577</th><td></td></tr>
<tr><th id="3578">3578</th><td>  <b>if</b> (<a class="local col8 ref" href="#958ImageStore" title='ImageStore' data-ref="958ImageStore" data-ref-filename="958ImageStore">ImageStore</a> &amp;&amp; <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget19hasImageStoreD16BugEv" title='llvm::GCNSubtarget::hasImageStoreD16Bug' data-ref="_ZNK4llvm12GCNSubtarget19hasImageStoreD16BugEv" data-ref-filename="_ZNK4llvm12GCNSubtarget19hasImageStoreD16BugEv">hasImageStoreD16Bug</a>()) {</td></tr>
<tr><th id="3579">3579</th><td>    <b>if</b> (<a class="local col1 ref" href="#961StoreVT" title='StoreVT' data-ref="961StoreVT" data-ref-filename="961StoreVT">StoreVT</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() == <var>2</var>) {</td></tr>
<tr><th id="3580">3580</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="967PackedRegs" title='PackedRegs' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="967PackedRegs" data-ref-filename="967PackedRegs">PackedRegs</dfn>;</td></tr>
<tr><th id="3581">3581</th><td>      <a class="local col7 ref" href="#957Reg" title='Reg' data-ref="957Reg" data-ref-filename="957Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#955B" title='B' data-ref="955B" data-ref-filename="955B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBitcast' data-ref="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE">buildBitcast</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#960S32" title='S32' data-ref="960S32" data-ref-filename="960S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#957Reg" title='Reg' data-ref="957Reg" data-ref-filename="957Reg">Reg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3582">3582</th><td>      <a class="local col7 ref" href="#967PackedRegs" title='PackedRegs' data-ref="967PackedRegs" data-ref-filename="967PackedRegs">PackedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#957Reg" title='Reg' data-ref="957Reg" data-ref-filename="957Reg">Reg</a>);</td></tr>
<tr><th id="3583">3583</th><td>      <a class="local col7 ref" href="#967PackedRegs" title='PackedRegs' data-ref="967PackedRegs" data-ref-filename="967PackedRegs">PackedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl10346149" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl10346149" data-ref-filename="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl10346149">resize</a>(<var>2</var>, <a class="local col5 ref" href="#955B" title='B' data-ref="955B" data-ref-filename="955B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#960S32" title='S32' data-ref="960S32" data-ref-filename="960S32">S32</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="3584">3584</th><td>      <b>return</b> <a class="local col5 ref" href="#955B" title='B' data-ref="955B" data-ref-filename="955B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<var>2</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#960S32" title='S32' data-ref="960S32" data-ref-filename="960S32">S32</a>), <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col7 ref" href="#967PackedRegs" title='PackedRegs' data-ref="967PackedRegs" data-ref-filename="967PackedRegs">PackedRegs</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3585">3585</th><td>    }</td></tr>
<tr><th id="3586">3586</th><td></td></tr>
<tr><th id="3587">3587</th><td>    <b>if</b> (<a class="local col1 ref" href="#961StoreVT" title='StoreVT' data-ref="961StoreVT" data-ref-filename="961StoreVT">StoreVT</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() == <var>3</var>) {</td></tr>
<tr><th id="3588">3588</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="968PackedRegs" title='PackedRegs' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="968PackedRegs" data-ref-filename="968PackedRegs">PackedRegs</dfn>;</td></tr>
<tr><th id="3589">3589</th><td>      <em>auto</em> <dfn class="local col9 decl" id="969Unmerge" title='Unmerge' data-type='llvm::MachineInstrBuilder' data-ref="969Unmerge" data-ref-filename="969Unmerge">Unmerge</dfn> = <a class="local col5 ref" href="#955B" title='B' data-ref="955B" data-ref-filename="955B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#959S16" title='S16' data-ref="959S16" data-ref-filename="959S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#957Reg" title='Reg' data-ref="957Reg" data-ref-filename="957Reg">Reg</a>);</td></tr>
<tr><th id="3590">3590</th><td>      <b>for</b> (<em>int</em> <dfn class="local col0 decl" id="970I" title='I' data-type='int' data-ref="970I" data-ref-filename="970I">I</dfn> = <var>0</var>, <dfn class="local col1 decl" id="971E" title='E' data-type='int' data-ref="971E" data-ref-filename="971E">E</dfn> = <a class="local col9 ref" href="#969Unmerge" title='Unmerge' data-ref="969Unmerge" data-ref-filename="969Unmerge">Unmerge</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col0 ref" href="#970I" title='I' data-ref="970I" data-ref-filename="970I">I</a> != <a class="local col1 ref" href="#971E" title='E' data-ref="971E" data-ref-filename="971E">E</a>; ++<a class="local col0 ref" href="#970I" title='I' data-ref="970I" data-ref-filename="970I">I</a>)</td></tr>
<tr><th id="3591">3591</th><td>        <a class="local col8 ref" href="#968PackedRegs" title='PackedRegs' data-ref="968PackedRegs" data-ref-filename="968PackedRegs">PackedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col9 ref" href="#969Unmerge" title='Unmerge' data-ref="969Unmerge" data-ref-filename="969Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<a class="local col0 ref" href="#970I" title='I' data-ref="970I" data-ref-filename="970I">I</a>));</td></tr>
<tr><th id="3592">3592</th><td>      <a class="local col8 ref" href="#968PackedRegs" title='PackedRegs' data-ref="968PackedRegs" data-ref-filename="968PackedRegs">PackedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl10346149" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl10346149" data-ref-filename="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl10346149">resize</a>(<var>6</var>, <a class="local col5 ref" href="#955B" title='B' data-ref="955B" data-ref-filename="955B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#959S16" title='S16' data-ref="959S16" data-ref-filename="959S16">S16</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="3593">3593</th><td>      <a class="local col7 ref" href="#957Reg" title='Reg' data-ref="957Reg" data-ref-filename="957Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#955B" title='B' data-ref="955B" data-ref-filename="955B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<var>6</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col9 ref" href="#959S16" title='S16' data-ref="959S16" data-ref-filename="959S16">S16</a>), <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col8 ref" href="#968PackedRegs" title='PackedRegs' data-ref="968PackedRegs" data-ref-filename="968PackedRegs">PackedRegs</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3594">3594</th><td>      <b>return</b> <a class="local col5 ref" href="#955B" title='B' data-ref="955B" data-ref-filename="955B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBitcast' data-ref="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE">buildBitcast</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<var>3</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#960S32" title='S32' data-ref="960S32" data-ref-filename="960S32">S32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#957Reg" title='Reg' data-ref="957Reg" data-ref-filename="957Reg">Reg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3595">3595</th><td>    }</td></tr>
<tr><th id="3596">3596</th><td></td></tr>
<tr><th id="3597">3597</th><td>    <b>if</b> (<a class="local col1 ref" href="#961StoreVT" title='StoreVT' data-ref="961StoreVT" data-ref-filename="961StoreVT">StoreVT</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() == <var>4</var>) {</td></tr>
<tr><th id="3598">3598</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="972PackedRegs" title='PackedRegs' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="972PackedRegs" data-ref-filename="972PackedRegs">PackedRegs</dfn>;</td></tr>
<tr><th id="3599">3599</th><td>      <a class="local col7 ref" href="#957Reg" title='Reg' data-ref="957Reg" data-ref-filename="957Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#955B" title='B' data-ref="955B" data-ref-filename="955B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBitcast' data-ref="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE">buildBitcast</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<var>2</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#960S32" title='S32' data-ref="960S32" data-ref-filename="960S32">S32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#957Reg" title='Reg' data-ref="957Reg" data-ref-filename="957Reg">Reg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3600">3600</th><td>      <em>auto</em> <dfn class="local col3 decl" id="973Unmerge" title='Unmerge' data-type='llvm::MachineInstrBuilder' data-ref="973Unmerge" data-ref-filename="973Unmerge">Unmerge</dfn> = <a class="local col5 ref" href="#955B" title='B' data-ref="955B" data-ref-filename="955B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#960S32" title='S32' data-ref="960S32" data-ref-filename="960S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#957Reg" title='Reg' data-ref="957Reg" data-ref-filename="957Reg">Reg</a>);</td></tr>
<tr><th id="3601">3601</th><td>      <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="974I" title='I' data-type='int' data-ref="974I" data-ref-filename="974I">I</dfn> = <var>0</var>, <dfn class="local col5 decl" id="975E" title='E' data-type='int' data-ref="975E" data-ref-filename="975E">E</dfn> = <a class="local col3 ref" href="#973Unmerge" title='Unmerge' data-ref="973Unmerge" data-ref-filename="973Unmerge">Unmerge</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col4 ref" href="#974I" title='I' data-ref="974I" data-ref-filename="974I">I</a> != <a class="local col5 ref" href="#975E" title='E' data-ref="975E" data-ref-filename="975E">E</a>; ++<a class="local col4 ref" href="#974I" title='I' data-ref="974I" data-ref-filename="974I">I</a>)</td></tr>
<tr><th id="3602">3602</th><td>        <a class="local col2 ref" href="#972PackedRegs" title='PackedRegs' data-ref="972PackedRegs" data-ref-filename="972PackedRegs">PackedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col3 ref" href="#973Unmerge" title='Unmerge' data-ref="973Unmerge" data-ref-filename="973Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<a class="local col4 ref" href="#974I" title='I' data-ref="974I" data-ref-filename="974I">I</a>));</td></tr>
<tr><th id="3603">3603</th><td>      <a class="local col2 ref" href="#972PackedRegs" title='PackedRegs' data-ref="972PackedRegs" data-ref-filename="972PackedRegs">PackedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl10346149" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl10346149" data-ref-filename="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl10346149">resize</a>(<var>4</var>, <a class="local col5 ref" href="#955B" title='B' data-ref="955B" data-ref-filename="955B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col0 ref" href="#960S32" title='S32' data-ref="960S32" data-ref-filename="960S32">S32</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="3604">3604</th><td>      <b>return</b> <a class="local col5 ref" href="#955B" title='B' data-ref="955B" data-ref-filename="955B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<var>4</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#960S32" title='S32' data-ref="960S32" data-ref-filename="960S32">S32</a>), <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col2 ref" href="#972PackedRegs" title='PackedRegs' data-ref="972PackedRegs" data-ref-filename="972PackedRegs">PackedRegs</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3605">3605</th><td>    }</td></tr>
<tr><th id="3606">3606</th><td></td></tr>
<tr><th id="3607">3607</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid data type"</q>);</td></tr>
<tr><th id="3608">3608</th><td>  }</td></tr>
<tr><th id="3609">3609</th><td></td></tr>
<tr><th id="3610">3610</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1EOS0_" data-ref-filename="_ZN4llvm8RegisterC1EOS0_"></a><a class="local col7 ref" href="#957Reg" title='Reg' data-ref="957Reg" data-ref-filename="957Reg">Reg</a>;</td></tr>
<tr><th id="3611">3611</th><td>}</td></tr>
<tr><th id="3612">3612</th><td></td></tr>
<tr><th id="3613">3613</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo18fixStoreSourceTypeERNS_16MachineIRBuilderENS_8RegisterEb" title='llvm::AMDGPULegalizerInfo::fixStoreSourceType' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18fixStoreSourceTypeERNS_16MachineIRBuilderENS_8RegisterEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18fixStoreSourceTypeERNS_16MachineIRBuilderENS_8RegisterEb">fixStoreSourceType</dfn>(</td></tr>
<tr><th id="3614">3614</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="976B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="976B" data-ref-filename="976B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="977VData" title='VData' data-type='llvm::Register' data-ref="977VData" data-ref-filename="977VData">VData</dfn>, <em>bool</em> <dfn class="local col8 decl" id="978IsFormat" title='IsFormat' data-type='bool' data-ref="978IsFormat" data-ref-filename="978IsFormat">IsFormat</dfn>) <em>const</em> {</td></tr>
<tr><th id="3615">3615</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="979MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="979MRI" data-ref-filename="979MRI">MRI</dfn> = <a class="local col6 ref" href="#976B" title='B' data-ref="976B" data-ref-filename="976B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="3616">3616</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="980Ty" title='Ty' data-type='llvm::LLT' data-ref="980Ty" data-ref-filename="980Ty">Ty</dfn> = <a class="local col9 ref" href="#979MRI" title='MRI' data-ref="979MRI" data-ref-filename="979MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#977VData" title='VData' data-ref="977VData" data-ref-filename="977VData">VData</a>);</td></tr>
<tr><th id="3617">3617</th><td></td></tr>
<tr><th id="3618">3618</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="981S16" title='S16' data-type='const llvm::LLT' data-ref="981S16" data-ref-filename="981S16">S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>);</td></tr>
<tr><th id="3619">3619</th><td></td></tr>
<tr><th id="3620">3620</th><td>  <i>// Fixup illegal register types for i8 stores.</i></td></tr>
<tr><th id="3621">3621</th><td>  <b>if</b> (<a class="local col0 ref" href="#980Ty" title='Ty' data-ref="980Ty" data-ref-filename="980Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>8</var>) || <a class="local col0 ref" href="#980Ty" title='Ty' data-ref="980Ty" data-ref-filename="980Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col1 ref" href="#981S16" title='S16' data-ref="981S16" data-ref-filename="981S16">S16</a>) {</td></tr>
<tr><th id="3622">3622</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="982AnyExt" title='AnyExt' data-type='llvm::Register' data-ref="982AnyExt" data-ref-filename="982AnyExt">AnyExt</dfn> = <a class="local col6 ref" href="#976B" title='B' data-ref="976B" data-ref-filename="976B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildAnyExt' data-ref="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder11buildAnyExtERKNS_5DstOpERKNS_5SrcOpE">buildAnyExt</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#977VData" title='VData' data-ref="977VData" data-ref-filename="977VData">VData</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3623">3623</th><td>    <b>return</b> <a class="local col2 ref" href="#982AnyExt" title='AnyExt' data-ref="982AnyExt" data-ref-filename="982AnyExt">AnyExt</a>;</td></tr>
<tr><th id="3624">3624</th><td>  }</td></tr>
<tr><th id="3625">3625</th><td></td></tr>
<tr><th id="3626">3626</th><td>  <b>if</b> (<a class="local col0 ref" href="#980Ty" title='Ty' data-ref="980Ty" data-ref-filename="980Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="3627">3627</th><td>    <b>if</b> (<a class="local col0 ref" href="#980Ty" title='Ty' data-ref="980Ty" data-ref-filename="980Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>() <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col1 ref" href="#981S16" title='S16' data-ref="981S16" data-ref-filename="981S16">S16</a> &amp;&amp; <a class="local col0 ref" href="#980Ty" title='Ty' data-ref="980Ty" data-ref-filename="980Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() &lt;= <var>4</var>) {</td></tr>
<tr><th id="3628">3628</th><td>      <b>if</b> (<a class="local col8 ref" href="#978IsFormat" title='IsFormat' data-ref="978IsFormat" data-ref-filename="978IsFormat">IsFormat</a>)</td></tr>
<tr><th id="3629">3629</th><td>        <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb" title='llvm::AMDGPULegalizerInfo::handleD16VData' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb">handleD16VData</a>(<span class='refarg'><a class="local col6 ref" href="#976B" title='B' data-ref="976B" data-ref-filename="976B">B</a></span>, <span class='refarg'>*<a class="local col9 ref" href="#979MRI" title='MRI' data-ref="979MRI" data-ref-filename="979MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#977VData" title='VData' data-ref="977VData" data-ref-filename="977VData">VData</a>);</td></tr>
<tr><th id="3630">3630</th><td>    }</td></tr>
<tr><th id="3631">3631</th><td>  }</td></tr>
<tr><th id="3632">3632</th><td></td></tr>
<tr><th id="3633">3633</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1EOS0_" data-ref-filename="_ZN4llvm8RegisterC1EOS0_"></a><a class="local col7 ref" href="#977VData" title='VData' data-ref="977VData" data-ref-filename="977VData">VData</a>;</td></tr>
<tr><th id="3634">3634</th><td>}</td></tr>
<tr><th id="3635">3635</th><td></td></tr>
<tr><th id="3636">3636</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" title='llvm::AMDGPULegalizerInfo::legalizeBufferStore' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb">legalizeBufferStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="983MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="983MI" data-ref-filename="983MI">MI</dfn>,</td></tr>
<tr><th id="3637">3637</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="984MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="984MRI" data-ref-filename="984MRI">MRI</dfn>,</td></tr>
<tr><th id="3638">3638</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="985B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="985B" data-ref-filename="985B">B</dfn>,</td></tr>
<tr><th id="3639">3639</th><td>                                              <em>bool</em> <dfn class="local col6 decl" id="986IsTyped" title='IsTyped' data-type='bool' data-ref="986IsTyped" data-ref-filename="986IsTyped">IsTyped</dfn>,</td></tr>
<tr><th id="3640">3640</th><td>                                              <em>bool</em> <dfn class="local col7 decl" id="987IsFormat" title='IsFormat' data-type='bool' data-ref="987IsFormat" data-ref-filename="987IsFormat">IsFormat</dfn>) <em>const</em> {</td></tr>
<tr><th id="3641">3641</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="988VData" title='VData' data-type='llvm::Register' data-ref="988VData" data-ref-filename="988VData">VData</dfn> = <a class="local col3 ref" href="#983MI" title='MI' data-ref="983MI" data-ref-filename="983MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3642">3642</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="989Ty" title='Ty' data-type='llvm::LLT' data-ref="989Ty" data-ref-filename="989Ty">Ty</dfn> = <a class="local col4 ref" href="#984MRI" title='MRI' data-ref="984MRI" data-ref-filename="984MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#988VData" title='VData' data-ref="988VData" data-ref-filename="988VData">VData</a>);</td></tr>
<tr><th id="3643">3643</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="990EltTy" title='EltTy' data-type='llvm::LLT' data-ref="990EltTy" data-ref-filename="990EltTy">EltTy</dfn> = <a class="local col9 ref" href="#989Ty" title='Ty' data-ref="989Ty" data-ref-filename="989Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getScalarTypeEv" title='llvm::LLT::getScalarType' data-ref="_ZNK4llvm3LLT13getScalarTypeEv" data-ref-filename="_ZNK4llvm3LLT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="3644">3644</th><td>  <em>const</em> <em>bool</em> <dfn class="local col1 decl" id="991IsD16" title='IsD16' data-type='const bool' data-ref="991IsD16" data-ref-filename="991IsD16">IsD16</dfn> = <a class="local col7 ref" href="#987IsFormat" title='IsFormat' data-ref="987IsFormat" data-ref-filename="987IsFormat">IsFormat</a> &amp;&amp; (<a class="local col0 ref" href="#990EltTy" title='EltTy' data-ref="990EltTy" data-ref-filename="990EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>16</var>);</td></tr>
<tr><th id="3645">3645</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="992S32" title='S32' data-type='const llvm::LLT' data-ref="992S32" data-ref-filename="992S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="3646">3646</th><td></td></tr>
<tr><th id="3647">3647</th><td>  <a class="local col8 ref" href="#988VData" title='VData' data-ref="988VData" data-ref-filename="988VData">VData</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo18fixStoreSourceTypeERNS_16MachineIRBuilderENS_8RegisterEb" title='llvm::AMDGPULegalizerInfo::fixStoreSourceType' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18fixStoreSourceTypeERNS_16MachineIRBuilderENS_8RegisterEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18fixStoreSourceTypeERNS_16MachineIRBuilderENS_8RegisterEb">fixStoreSourceType</a>(<span class='refarg'><a class="local col5 ref" href="#985B" title='B' data-ref="985B" data-ref-filename="985B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#988VData" title='VData' data-ref="988VData" data-ref-filename="988VData">VData</a>, <a class="local col7 ref" href="#987IsFormat" title='IsFormat' data-ref="987IsFormat" data-ref-filename="987IsFormat">IsFormat</a>);</td></tr>
<tr><th id="3648">3648</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="993RSrc" title='RSrc' data-type='llvm::Register' data-ref="993RSrc" data-ref-filename="993RSrc">RSrc</dfn> = <a class="local col3 ref" href="#983MI" title='MI' data-ref="983MI" data-ref-filename="983MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3649">3649</th><td></td></tr>
<tr><th id="3650">3650</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="994MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="994MMO" data-ref-filename="994MMO">MMO</dfn> = *<a class="local col3 ref" href="#983MI" title='MI' data-ref="983MI" data-ref-filename="983MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="3651">3651</th><td>  <em>const</em> <em>int</em> <dfn class="local col5 decl" id="995MemSize" title='MemSize' data-type='const int' data-ref="995MemSize" data-ref-filename="995MemSize">MemSize</dfn> = <a class="local col4 ref" href="#994MMO" title='MMO' data-ref="994MMO" data-ref-filename="994MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="3652">3652</th><td></td></tr>
<tr><th id="3653">3653</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="996ImmOffset" title='ImmOffset' data-type='unsigned int' data-ref="996ImmOffset" data-ref-filename="996ImmOffset">ImmOffset</dfn>;</td></tr>
<tr><th id="3654">3654</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="997TotalOffset" title='TotalOffset' data-type='unsigned int' data-ref="997TotalOffset" data-ref-filename="997TotalOffset">TotalOffset</dfn>;</td></tr>
<tr><th id="3655">3655</th><td></td></tr>
<tr><th id="3656">3656</th><td>  <i>// The typed intrinsics add an immediate after the registers.</i></td></tr>
<tr><th id="3657">3657</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="998NumVIndexOps" title='NumVIndexOps' data-type='const unsigned int' data-ref="998NumVIndexOps" data-ref-filename="998NumVIndexOps">NumVIndexOps</dfn> = <a class="local col6 ref" href="#986IsTyped" title='IsTyped' data-ref="986IsTyped" data-ref-filename="986IsTyped">IsTyped</a> ? <var>8</var> : <var>7</var>;</td></tr>
<tr><th id="3658">3658</th><td></td></tr>
<tr><th id="3659">3659</th><td>  <i>// The struct intrinsic variants add one additional operand over raw.</i></td></tr>
<tr><th id="3660">3660</th><td>  <em>const</em> <em>bool</em> <dfn class="local col9 decl" id="999HasVIndex" title='HasVIndex' data-type='const bool' data-ref="999HasVIndex" data-ref-filename="999HasVIndex">HasVIndex</dfn> = <a class="local col3 ref" href="#983MI" title='MI' data-ref="983MI" data-ref-filename="983MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <a class="local col8 ref" href="#998NumVIndexOps" title='NumVIndexOps' data-ref="998NumVIndexOps" data-ref-filename="998NumVIndexOps">NumVIndexOps</a>;</td></tr>
<tr><th id="3661">3661</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="1000VIndex" title='VIndex' data-type='llvm::Register' data-ref="1000VIndex" data-ref-filename="1000VIndex">VIndex</dfn>;</td></tr>
<tr><th id="3662">3662</th><td>  <em>int</em> <dfn class="local col1 decl" id="1001OpOffset" title='OpOffset' data-type='int' data-ref="1001OpOffset" data-ref-filename="1001OpOffset">OpOffset</dfn> = <var>0</var>;</td></tr>
<tr><th id="3663">3663</th><td>  <b>if</b> (<a class="local col9 ref" href="#999HasVIndex" title='HasVIndex' data-ref="999HasVIndex" data-ref-filename="999HasVIndex">HasVIndex</a>) {</td></tr>
<tr><th id="3664">3664</th><td>    <a class="local col0 ref" href="#1000VIndex" title='VIndex' data-ref="1000VIndex" data-ref-filename="1000VIndex">VIndex</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col3 ref" href="#983MI" title='MI' data-ref="983MI" data-ref-filename="983MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3665">3665</th><td>    <a class="local col1 ref" href="#1001OpOffset" title='OpOffset' data-ref="1001OpOffset" data-ref-filename="1001OpOffset">OpOffset</a> = <var>1</var>;</td></tr>
<tr><th id="3666">3666</th><td>  }</td></tr>
<tr><th id="3667">3667</th><td></td></tr>
<tr><th id="3668">3668</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1002VOffset" title='VOffset' data-type='llvm::Register' data-ref="1002VOffset" data-ref-filename="1002VOffset">VOffset</dfn> = <a class="local col3 ref" href="#983MI" title='MI' data-ref="983MI" data-ref-filename="983MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var> + <a class="local col1 ref" href="#1001OpOffset" title='OpOffset' data-ref="1001OpOffset" data-ref-filename="1001OpOffset">OpOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3669">3669</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1003SOffset" title='SOffset' data-type='llvm::Register' data-ref="1003SOffset" data-ref-filename="1003SOffset">SOffset</dfn> = <a class="local col3 ref" href="#983MI" title='MI' data-ref="983MI" data-ref-filename="983MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var> + <a class="local col1 ref" href="#1001OpOffset" title='OpOffset' data-ref="1001OpOffset" data-ref-filename="1001OpOffset">OpOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3670">3670</th><td></td></tr>
<tr><th id="3671">3671</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1004Format" title='Format' data-type='unsigned int' data-ref="1004Format" data-ref-filename="1004Format">Format</dfn> = <var>0</var>;</td></tr>
<tr><th id="3672">3672</th><td>  <b>if</b> (<a class="local col6 ref" href="#986IsTyped" title='IsTyped' data-ref="986IsTyped" data-ref-filename="986IsTyped">IsTyped</a>) {</td></tr>
<tr><th id="3673">3673</th><td>    <a class="local col4 ref" href="#1004Format" title='Format' data-ref="1004Format" data-ref-filename="1004Format">Format</a> = <a class="local col3 ref" href="#983MI" title='MI' data-ref="983MI" data-ref-filename="983MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var> + <a class="local col1 ref" href="#1001OpOffset" title='OpOffset' data-ref="1001OpOffset" data-ref-filename="1001OpOffset">OpOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3674">3674</th><td>    ++<a class="local col1 ref" href="#1001OpOffset" title='OpOffset' data-ref="1001OpOffset" data-ref-filename="1001OpOffset">OpOffset</a>;</td></tr>
<tr><th id="3675">3675</th><td>  }</td></tr>
<tr><th id="3676">3676</th><td></td></tr>
<tr><th id="3677">3677</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1005AuxiliaryData" title='AuxiliaryData' data-type='unsigned int' data-ref="1005AuxiliaryData" data-ref-filename="1005AuxiliaryData">AuxiliaryData</dfn> = <a class="local col3 ref" href="#983MI" title='MI' data-ref="983MI" data-ref-filename="983MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var> + <a class="local col1 ref" href="#1001OpOffset" title='OpOffset' data-ref="1001OpOffset" data-ref-filename="1001OpOffset">OpOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3678">3678</th><td></td></tr>
<tr><th id="3679">3679</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col2 ref" href="#1002VOffset" title='VOffset' data-ref="1002VOffset" data-ref-filename="1002VOffset">VOffset</a></span>, <span class='refarg'><a class="local col6 ref" href="#996ImmOffset" title='ImmOffset' data-ref="996ImmOffset" data-ref-filename="996ImmOffset">ImmOffset</a></span>, <span class='refarg'><a class="local col7 ref" href="#997TotalOffset" title='TotalOffset' data-ref="997TotalOffset" data-ref-filename="997TotalOffset">TotalOffset</a></span>) <span class='ref fn' title='std::tuple::operator=' data-ref="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE" data-ref-filename="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE">=</span> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE" title='llvm::AMDGPULegalizerInfo::splitBufferOffsets' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE">splitBufferOffsets</a>(<span class='refarg'><a class="local col5 ref" href="#985B" title='B' data-ref="985B" data-ref-filename="985B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1002VOffset" title='VOffset' data-ref="1002VOffset" data-ref-filename="1002VOffset">VOffset</a>);</td></tr>
<tr><th id="3680">3680</th><td>  <b>if</b> (<a class="local col7 ref" href="#997TotalOffset" title='TotalOffset' data-ref="997TotalOffset" data-ref-filename="997TotalOffset">TotalOffset</a> != <var>0</var>)</td></tr>
<tr><th id="3681">3681</th><td>    <a class="local col4 ref" href="#994MMO" title='MMO' data-ref="994MMO" data-ref-filename="994MMO">MMO</a> = <a class="local col5 ref" href="#985B" title='B' data-ref="985B" data-ref-filename="985B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm">getMachineMemOperand</a>(<a class="local col4 ref" href="#994MMO" title='MMO' data-ref="994MMO" data-ref-filename="994MMO">MMO</a>, <a class="local col7 ref" href="#997TotalOffset" title='TotalOffset' data-ref="997TotalOffset" data-ref-filename="997TotalOffset">TotalOffset</a>, <a class="local col5 ref" href="#995MemSize" title='MemSize' data-ref="995MemSize" data-ref-filename="995MemSize">MemSize</a>);</td></tr>
<tr><th id="3682">3682</th><td></td></tr>
<tr><th id="3683">3683</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1006Opc" title='Opc' data-type='unsigned int' data-ref="1006Opc" data-ref-filename="1006Opc">Opc</dfn>;</td></tr>
<tr><th id="3684">3684</th><td>  <b>if</b> (<a class="local col6 ref" href="#986IsTyped" title='IsTyped' data-ref="986IsTyped" data-ref-filename="986IsTyped">IsTyped</a>) {</td></tr>
<tr><th id="3685">3685</th><td>    <a class="local col6 ref" href="#1006Opc" title='Opc' data-ref="1006Opc" data-ref-filename="1006Opc">Opc</a> = <a class="local col1 ref" href="#991IsD16" title='IsD16' data-ref="991IsD16" data-ref-filename="991IsD16">IsD16</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT_D16" title='llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT_D16' data-ref="llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT_D16" data-ref-filename="llvm..AMDGPU..G_AMDGPU_TBUFFER_STORE_FORMAT_D16">G_AMDGPU_TBUFFER_STORE_FORMAT_D16</a> :</td></tr>
<tr><th id="3686">3686</th><td>                  <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT" title='llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT' data-ref="llvm::AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_TBUFFER_STORE_FORMAT">G_AMDGPU_TBUFFER_STORE_FORMAT</a>;</td></tr>
<tr><th id="3687">3687</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#987IsFormat" title='IsFormat' data-ref="987IsFormat" data-ref-filename="987IsFormat">IsFormat</a>) {</td></tr>
<tr><th id="3688">3688</th><td>    <a class="local col6 ref" href="#1006Opc" title='Opc' data-ref="1006Opc" data-ref-filename="1006Opc">Opc</a> = <a class="local col1 ref" href="#991IsD16" title='IsD16' data-ref="991IsD16" data-ref-filename="991IsD16">IsD16</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT_D16" title='llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT_D16' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT_D16" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_STORE_FORMAT_D16">G_AMDGPU_BUFFER_STORE_FORMAT_D16</a> :</td></tr>
<tr><th id="3689">3689</th><td>                  <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT" title='llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_STORE_FORMAT">G_AMDGPU_BUFFER_STORE_FORMAT</a>;</td></tr>
<tr><th id="3690">3690</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3691">3691</th><td>    <b>switch</b> (<a class="local col5 ref" href="#995MemSize" title='MemSize' data-ref="995MemSize" data-ref-filename="995MemSize">MemSize</a>) {</td></tr>
<tr><th id="3692">3692</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="3693">3693</th><td>      <a class="local col6 ref" href="#1006Opc" title='Opc' data-ref="1006Opc" data-ref-filename="1006Opc">Opc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_BYTE" title='llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_BYTE' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_BYTE" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_STORE_BYTE">G_AMDGPU_BUFFER_STORE_BYTE</a>;</td></tr>
<tr><th id="3694">3694</th><td>      <b>break</b>;</td></tr>
<tr><th id="3695">3695</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="3696">3696</th><td>      <a class="local col6 ref" href="#1006Opc" title='Opc' data-ref="1006Opc" data-ref-filename="1006Opc">Opc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_SHORT" title='llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_SHORT' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_STORE_SHORT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_STORE_SHORT">G_AMDGPU_BUFFER_STORE_SHORT</a>;</td></tr>
<tr><th id="3697">3697</th><td>      <b>break</b>;</td></tr>
<tr><th id="3698">3698</th><td>    <b>default</b>:</td></tr>
<tr><th id="3699">3699</th><td>      <a class="local col6 ref" href="#1006Opc" title='Opc' data-ref="1006Opc" data-ref-filename="1006Opc">Opc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_STORE" title='llvm::AMDGPU::G_AMDGPU_BUFFER_STORE' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_STORE" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_STORE">G_AMDGPU_BUFFER_STORE</a>;</td></tr>
<tr><th id="3700">3700</th><td>      <b>break</b>;</td></tr>
<tr><th id="3701">3701</th><td>    }</td></tr>
<tr><th id="3702">3702</th><td>  }</td></tr>
<tr><th id="3703">3703</th><td></td></tr>
<tr><th id="3704">3704</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#1000VIndex" title='VIndex' data-ref="1000VIndex" data-ref-filename="1000VIndex">VIndex</a>)</td></tr>
<tr><th id="3705">3705</th><td>    <a class="local col0 ref" href="#1000VIndex" title='VIndex' data-ref="1000VIndex" data-ref-filename="1000VIndex">VIndex</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#985B" title='B' data-ref="985B" data-ref-filename="985B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#992S32" title='S32' data-ref="992S32" data-ref-filename="992S32">S32</a>, <var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3706">3706</th><td></td></tr>
<tr><th id="3707">3707</th><td>  <em>auto</em> <dfn class="local col7 decl" id="1007MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="1007MIB" data-ref-filename="1007MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col5 ref" href="#985B" title='B' data-ref="985B" data-ref-filename="985B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col6 ref" href="#1006Opc" title='Opc' data-ref="1006Opc" data-ref-filename="1006Opc">Opc</a>)</td></tr>
<tr><th id="3708">3708</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#988VData" title='VData' data-ref="988VData" data-ref-filename="988VData">VData</a>)              <i>// vdata</i></td></tr>
<tr><th id="3709">3709</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#993RSrc" title='RSrc' data-ref="993RSrc" data-ref-filename="993RSrc">RSrc</a>)               <i>// rsrc</i></td></tr>
<tr><th id="3710">3710</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1000VIndex" title='VIndex' data-ref="1000VIndex" data-ref-filename="1000VIndex">VIndex</a>)             <i>// vindex</i></td></tr>
<tr><th id="3711">3711</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1002VOffset" title='VOffset' data-ref="1002VOffset" data-ref-filename="1002VOffset">VOffset</a>)            <i>// voffset</i></td></tr>
<tr><th id="3712">3712</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1003SOffset" title='SOffset' data-ref="1003SOffset" data-ref-filename="1003SOffset">SOffset</a>)            <i>// soffset</i></td></tr>
<tr><th id="3713">3713</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#996ImmOffset" title='ImmOffset' data-ref="996ImmOffset" data-ref-filename="996ImmOffset">ImmOffset</a>);         <i>// offset(imm)</i></td></tr>
<tr><th id="3714">3714</th><td></td></tr>
<tr><th id="3715">3715</th><td>  <b>if</b> (<a class="local col6 ref" href="#986IsTyped" title='IsTyped' data-ref="986IsTyped" data-ref-filename="986IsTyped">IsTyped</a>)</td></tr>
<tr><th id="3716">3716</th><td>    <a class="local col7 ref" href="#1007MIB" title='MIB' data-ref="1007MIB" data-ref-filename="1007MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#1004Format" title='Format' data-ref="1004Format" data-ref-filename="1004Format">Format</a>);</td></tr>
<tr><th id="3717">3717</th><td></td></tr>
<tr><th id="3718">3718</th><td>  <a class="local col7 ref" href="#1007MIB" title='MIB' data-ref="1007MIB" data-ref-filename="1007MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#1005AuxiliaryData" title='AuxiliaryData' data-ref="1005AuxiliaryData" data-ref-filename="1005AuxiliaryData">AuxiliaryData</a>)      <i>// cachepolicy, swizzled buffer(imm)</i></td></tr>
<tr><th id="3719">3719</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#999HasVIndex" title='HasVIndex' data-ref="999HasVIndex" data-ref-filename="999HasVIndex">HasVIndex</a> ? -<var>1</var> : <var>0</var>) <i>// idxen(imm)</i></td></tr>
<tr><th id="3720">3720</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col4 ref" href="#994MMO" title='MMO' data-ref="994MMO" data-ref-filename="994MMO">MMO</a>);</td></tr>
<tr><th id="3721">3721</th><td></td></tr>
<tr><th id="3722">3722</th><td>  <a class="local col3 ref" href="#983MI" title='MI' data-ref="983MI" data-ref-filename="983MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3723">3723</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3724">3724</th><td>}</td></tr>
<tr><th id="3725">3725</th><td></td></tr>
<tr><th id="3726">3726</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" title='llvm::AMDGPULegalizerInfo::legalizeBufferLoad' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb">legalizeBufferLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1008MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1008MI" data-ref-filename="1008MI">MI</dfn>,</td></tr>
<tr><th id="3727">3727</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="1009MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1009MRI" data-ref-filename="1009MRI">MRI</dfn>,</td></tr>
<tr><th id="3728">3728</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="1010B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="1010B" data-ref-filename="1010B">B</dfn>,</td></tr>
<tr><th id="3729">3729</th><td>                                             <em>bool</em> <dfn class="local col1 decl" id="1011IsFormat" title='IsFormat' data-type='bool' data-ref="1011IsFormat" data-ref-filename="1011IsFormat">IsFormat</dfn>,</td></tr>
<tr><th id="3730">3730</th><td>                                             <em>bool</em> <dfn class="local col2 decl" id="1012IsTyped" title='IsTyped' data-type='bool' data-ref="1012IsTyped" data-ref-filename="1012IsTyped">IsTyped</dfn>) <em>const</em> {</td></tr>
<tr><th id="3731">3731</th><td>  <i>// FIXME: Verifier should enforce 1 MMO for these intrinsics.</i></td></tr>
<tr><th id="3732">3732</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col3 decl" id="1013MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="1013MMO" data-ref-filename="1013MMO">MMO</dfn> = *<a class="local col8 ref" href="#1008MI" title='MI' data-ref="1008MI" data-ref-filename="1008MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="3733">3733</th><td>  <em>const</em> <em>int</em> <dfn class="local col4 decl" id="1014MemSize" title='MemSize' data-type='const int' data-ref="1014MemSize" data-ref-filename="1014MemSize">MemSize</dfn> = <a class="local col3 ref" href="#1013MMO" title='MMO' data-ref="1013MMO" data-ref-filename="1013MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="3734">3734</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="1015S32" title='S32' data-type='const llvm::LLT' data-ref="1015S32" data-ref-filename="1015S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="3735">3735</th><td></td></tr>
<tr><th id="3736">3736</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1016Dst" title='Dst' data-type='llvm::Register' data-ref="1016Dst" data-ref-filename="1016Dst">Dst</dfn> = <a class="local col8 ref" href="#1008MI" title='MI' data-ref="1008MI" data-ref-filename="1008MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3737">3737</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1017RSrc" title='RSrc' data-type='llvm::Register' data-ref="1017RSrc" data-ref-filename="1017RSrc">RSrc</dfn> = <a class="local col8 ref" href="#1008MI" title='MI' data-ref="1008MI" data-ref-filename="1008MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3738">3738</th><td></td></tr>
<tr><th id="3739">3739</th><td>  <i>// The typed intrinsics add an immediate after the registers.</i></td></tr>
<tr><th id="3740">3740</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="1018NumVIndexOps" title='NumVIndexOps' data-type='const unsigned int' data-ref="1018NumVIndexOps" data-ref-filename="1018NumVIndexOps">NumVIndexOps</dfn> = <a class="local col2 ref" href="#1012IsTyped" title='IsTyped' data-ref="1012IsTyped" data-ref-filename="1012IsTyped">IsTyped</a> ? <var>8</var> : <var>7</var>;</td></tr>
<tr><th id="3741">3741</th><td></td></tr>
<tr><th id="3742">3742</th><td>  <i>// The struct intrinsic variants add one additional operand over raw.</i></td></tr>
<tr><th id="3743">3743</th><td>  <em>const</em> <em>bool</em> <dfn class="local col9 decl" id="1019HasVIndex" title='HasVIndex' data-type='const bool' data-ref="1019HasVIndex" data-ref-filename="1019HasVIndex">HasVIndex</dfn> = <a class="local col8 ref" href="#1008MI" title='MI' data-ref="1008MI" data-ref-filename="1008MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <a class="local col8 ref" href="#1018NumVIndexOps" title='NumVIndexOps' data-ref="1018NumVIndexOps" data-ref-filename="1018NumVIndexOps">NumVIndexOps</a>;</td></tr>
<tr><th id="3744">3744</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="1020VIndex" title='VIndex' data-type='llvm::Register' data-ref="1020VIndex" data-ref-filename="1020VIndex">VIndex</dfn>;</td></tr>
<tr><th id="3745">3745</th><td>  <em>int</em> <dfn class="local col1 decl" id="1021OpOffset" title='OpOffset' data-type='int' data-ref="1021OpOffset" data-ref-filename="1021OpOffset">OpOffset</dfn> = <var>0</var>;</td></tr>
<tr><th id="3746">3746</th><td>  <b>if</b> (<a class="local col9 ref" href="#1019HasVIndex" title='HasVIndex' data-ref="1019HasVIndex" data-ref-filename="1019HasVIndex">HasVIndex</a>) {</td></tr>
<tr><th id="3747">3747</th><td>    <a class="local col0 ref" href="#1020VIndex" title='VIndex' data-ref="1020VIndex" data-ref-filename="1020VIndex">VIndex</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col8 ref" href="#1008MI" title='MI' data-ref="1008MI" data-ref-filename="1008MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3748">3748</th><td>    <a class="local col1 ref" href="#1021OpOffset" title='OpOffset' data-ref="1021OpOffset" data-ref-filename="1021OpOffset">OpOffset</a> = <var>1</var>;</td></tr>
<tr><th id="3749">3749</th><td>  }</td></tr>
<tr><th id="3750">3750</th><td></td></tr>
<tr><th id="3751">3751</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1022VOffset" title='VOffset' data-type='llvm::Register' data-ref="1022VOffset" data-ref-filename="1022VOffset">VOffset</dfn> = <a class="local col8 ref" href="#1008MI" title='MI' data-ref="1008MI" data-ref-filename="1008MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var> + <a class="local col1 ref" href="#1021OpOffset" title='OpOffset' data-ref="1021OpOffset" data-ref-filename="1021OpOffset">OpOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3752">3752</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1023SOffset" title='SOffset' data-type='llvm::Register' data-ref="1023SOffset" data-ref-filename="1023SOffset">SOffset</dfn> = <a class="local col8 ref" href="#1008MI" title='MI' data-ref="1008MI" data-ref-filename="1008MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var> + <a class="local col1 ref" href="#1021OpOffset" title='OpOffset' data-ref="1021OpOffset" data-ref-filename="1021OpOffset">OpOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3753">3753</th><td></td></tr>
<tr><th id="3754">3754</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1024Format" title='Format' data-type='unsigned int' data-ref="1024Format" data-ref-filename="1024Format">Format</dfn> = <var>0</var>;</td></tr>
<tr><th id="3755">3755</th><td>  <b>if</b> (<a class="local col2 ref" href="#1012IsTyped" title='IsTyped' data-ref="1012IsTyped" data-ref-filename="1012IsTyped">IsTyped</a>) {</td></tr>
<tr><th id="3756">3756</th><td>    <a class="local col4 ref" href="#1024Format" title='Format' data-ref="1024Format" data-ref-filename="1024Format">Format</a> = <a class="local col8 ref" href="#1008MI" title='MI' data-ref="1008MI" data-ref-filename="1008MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var> + <a class="local col1 ref" href="#1021OpOffset" title='OpOffset' data-ref="1021OpOffset" data-ref-filename="1021OpOffset">OpOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3757">3757</th><td>    ++<a class="local col1 ref" href="#1021OpOffset" title='OpOffset' data-ref="1021OpOffset" data-ref-filename="1021OpOffset">OpOffset</a>;</td></tr>
<tr><th id="3758">3758</th><td>  }</td></tr>
<tr><th id="3759">3759</th><td></td></tr>
<tr><th id="3760">3760</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1025AuxiliaryData" title='AuxiliaryData' data-type='unsigned int' data-ref="1025AuxiliaryData" data-ref-filename="1025AuxiliaryData">AuxiliaryData</dfn> = <a class="local col8 ref" href="#1008MI" title='MI' data-ref="1008MI" data-ref-filename="1008MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var> + <a class="local col1 ref" href="#1021OpOffset" title='OpOffset' data-ref="1021OpOffset" data-ref-filename="1021OpOffset">OpOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3761">3761</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1026ImmOffset" title='ImmOffset' data-type='unsigned int' data-ref="1026ImmOffset" data-ref-filename="1026ImmOffset">ImmOffset</dfn>;</td></tr>
<tr><th id="3762">3762</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="1027TotalOffset" title='TotalOffset' data-type='unsigned int' data-ref="1027TotalOffset" data-ref-filename="1027TotalOffset">TotalOffset</dfn>;</td></tr>
<tr><th id="3763">3763</th><td></td></tr>
<tr><th id="3764">3764</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="1028Ty" title='Ty' data-type='llvm::LLT' data-ref="1028Ty" data-ref-filename="1028Ty">Ty</dfn> = <a class="local col9 ref" href="#1009MRI" title='MRI' data-ref="1009MRI" data-ref-filename="1009MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1016Dst" title='Dst' data-ref="1016Dst" data-ref-filename="1016Dst">Dst</a>);</td></tr>
<tr><th id="3765">3765</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="1029EltTy" title='EltTy' data-type='llvm::LLT' data-ref="1029EltTy" data-ref-filename="1029EltTy">EltTy</dfn> = <a class="local col8 ref" href="#1028Ty" title='Ty' data-ref="1028Ty" data-ref-filename="1028Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getScalarTypeEv" title='llvm::LLT::getScalarType' data-ref="_ZNK4llvm3LLT13getScalarTypeEv" data-ref-filename="_ZNK4llvm3LLT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="3766">3766</th><td>  <em>const</em> <em>bool</em> <dfn class="local col0 decl" id="1030IsD16" title='IsD16' data-type='const bool' data-ref="1030IsD16" data-ref-filename="1030IsD16">IsD16</dfn> = <a class="local col1 ref" href="#1011IsFormat" title='IsFormat' data-ref="1011IsFormat" data-ref-filename="1011IsFormat">IsFormat</a> &amp;&amp; (<a class="local col9 ref" href="#1029EltTy" title='EltTy' data-ref="1029EltTy" data-ref-filename="1029EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>16</var>);</td></tr>
<tr><th id="3767">3767</th><td>  <em>const</em> <em>bool</em> <dfn class="local col1 decl" id="1031Unpacked" title='Unpacked' data-type='const bool' data-ref="1031Unpacked" data-ref-filename="1031Unpacked">Unpacked</dfn> = <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" data-ref-filename="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</a>();</td></tr>
<tr><th id="3768">3768</th><td></td></tr>
<tr><th id="3769">3769</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col2 ref" href="#1022VOffset" title='VOffset' data-ref="1022VOffset" data-ref-filename="1022VOffset">VOffset</a></span>, <span class='refarg'><a class="local col6 ref" href="#1026ImmOffset" title='ImmOffset' data-ref="1026ImmOffset" data-ref-filename="1026ImmOffset">ImmOffset</a></span>, <span class='refarg'><a class="local col7 ref" href="#1027TotalOffset" title='TotalOffset' data-ref="1027TotalOffset" data-ref-filename="1027TotalOffset">TotalOffset</a></span>) <span class='ref fn' title='std::tuple::operator=' data-ref="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE" data-ref-filename="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE">=</span> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE" title='llvm::AMDGPULegalizerInfo::splitBufferOffsets' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE">splitBufferOffsets</a>(<span class='refarg'><a class="local col0 ref" href="#1010B" title='B' data-ref="1010B" data-ref-filename="1010B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1022VOffset" title='VOffset' data-ref="1022VOffset" data-ref-filename="1022VOffset">VOffset</a>);</td></tr>
<tr><th id="3770">3770</th><td>  <b>if</b> (<a class="local col7 ref" href="#1027TotalOffset" title='TotalOffset' data-ref="1027TotalOffset" data-ref-filename="1027TotalOffset">TotalOffset</a> != <var>0</var>)</td></tr>
<tr><th id="3771">3771</th><td>    <a class="local col3 ref" href="#1013MMO" title='MMO' data-ref="1013MMO" data-ref-filename="1013MMO">MMO</a> = <a class="local col0 ref" href="#1010B" title='B' data-ref="1010B" data-ref-filename="1010B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm">getMachineMemOperand</a>(<a class="local col3 ref" href="#1013MMO" title='MMO' data-ref="1013MMO" data-ref-filename="1013MMO">MMO</a>, <a class="local col7 ref" href="#1027TotalOffset" title='TotalOffset' data-ref="1027TotalOffset" data-ref-filename="1027TotalOffset">TotalOffset</a>, <a class="local col4 ref" href="#1014MemSize" title='MemSize' data-ref="1014MemSize" data-ref-filename="1014MemSize">MemSize</a>);</td></tr>
<tr><th id="3772">3772</th><td></td></tr>
<tr><th id="3773">3773</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1032Opc" title='Opc' data-type='unsigned int' data-ref="1032Opc" data-ref-filename="1032Opc">Opc</dfn>;</td></tr>
<tr><th id="3774">3774</th><td></td></tr>
<tr><th id="3775">3775</th><td>  <b>if</b> (<a class="local col2 ref" href="#1012IsTyped" title='IsTyped' data-ref="1012IsTyped" data-ref-filename="1012IsTyped">IsTyped</a>) {</td></tr>
<tr><th id="3776">3776</th><td>    <a class="local col2 ref" href="#1032Opc" title='Opc' data-ref="1032Opc" data-ref-filename="1032Opc">Opc</a> = <a class="local col0 ref" href="#1030IsD16" title='IsD16' data-ref="1030IsD16" data-ref-filename="1030IsD16">IsD16</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT_D16" title='llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT_D16' data-ref="llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT_D16" data-ref-filename="llvm..AMDGPU..G_AMDGPU_TBUFFER_LOAD_FORMAT_D16">G_AMDGPU_TBUFFER_LOAD_FORMAT_D16</a> :</td></tr>
<tr><th id="3777">3777</th><td>                  <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT" title='llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT' data-ref="llvm::AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_TBUFFER_LOAD_FORMAT">G_AMDGPU_TBUFFER_LOAD_FORMAT</a>;</td></tr>
<tr><th id="3778">3778</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1011IsFormat" title='IsFormat' data-ref="1011IsFormat" data-ref-filename="1011IsFormat">IsFormat</a>) {</td></tr>
<tr><th id="3779">3779</th><td>    <a class="local col2 ref" href="#1032Opc" title='Opc' data-ref="1032Opc" data-ref-filename="1032Opc">Opc</a> = <a class="local col0 ref" href="#1030IsD16" title='IsD16' data-ref="1030IsD16" data-ref-filename="1030IsD16">IsD16</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_D16" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_D16' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_D16" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD_FORMAT_D16">G_AMDGPU_BUFFER_LOAD_FORMAT_D16</a> :</td></tr>
<tr><th id="3780">3780</th><td>                  <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD_FORMAT">G_AMDGPU_BUFFER_LOAD_FORMAT</a>;</td></tr>
<tr><th id="3781">3781</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3782">3782</th><td>    <b>switch</b> (<a class="local col4 ref" href="#1014MemSize" title='MemSize' data-ref="1014MemSize" data-ref-filename="1014MemSize">MemSize</a>) {</td></tr>
<tr><th id="3783">3783</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="3784">3784</th><td>      <a class="local col2 ref" href="#1032Opc" title='Opc' data-ref="1032Opc" data-ref-filename="1032Opc">Opc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_UBYTE" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_UBYTE' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_UBYTE" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD_UBYTE">G_AMDGPU_BUFFER_LOAD_UBYTE</a>;</td></tr>
<tr><th id="3785">3785</th><td>      <b>break</b>;</td></tr>
<tr><th id="3786">3786</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="3787">3787</th><td>      <a class="local col2 ref" href="#1032Opc" title='Opc' data-ref="1032Opc" data-ref-filename="1032Opc">Opc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_USHORT" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_USHORT' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD_USHORT" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD_USHORT">G_AMDGPU_BUFFER_LOAD_USHORT</a>;</td></tr>
<tr><th id="3788">3788</th><td>      <b>break</b>;</td></tr>
<tr><th id="3789">3789</th><td>    <b>default</b>:</td></tr>
<tr><th id="3790">3790</th><td>      <a class="local col2 ref" href="#1032Opc" title='Opc' data-ref="1032Opc" data-ref-filename="1032Opc">Opc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD" title='llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_LOAD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_LOAD">G_AMDGPU_BUFFER_LOAD</a>;</td></tr>
<tr><th id="3791">3791</th><td>      <b>break</b>;</td></tr>
<tr><th id="3792">3792</th><td>    }</td></tr>
<tr><th id="3793">3793</th><td>  }</td></tr>
<tr><th id="3794">3794</th><td></td></tr>
<tr><th id="3795">3795</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="1033LoadDstReg" title='LoadDstReg' data-type='llvm::Register' data-ref="1033LoadDstReg" data-ref-filename="1033LoadDstReg">LoadDstReg</dfn>;</td></tr>
<tr><th id="3796">3796</th><td></td></tr>
<tr><th id="3797">3797</th><td>  <em>bool</em> <dfn class="local col4 decl" id="1034IsExtLoad" title='IsExtLoad' data-type='bool' data-ref="1034IsExtLoad" data-ref-filename="1034IsExtLoad">IsExtLoad</dfn> = (!<a class="local col0 ref" href="#1030IsD16" title='IsD16' data-ref="1030IsD16" data-ref-filename="1030IsD16">IsD16</a> &amp;&amp; <a class="local col4 ref" href="#1014MemSize" title='MemSize' data-ref="1014MemSize" data-ref-filename="1014MemSize">MemSize</a> &lt; <var>4</var>) || (<a class="local col0 ref" href="#1030IsD16" title='IsD16' data-ref="1030IsD16" data-ref-filename="1030IsD16">IsD16</a> &amp;&amp; !<a class="local col8 ref" href="#1028Ty" title='Ty' data-ref="1028Ty" data-ref-filename="1028Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>());</td></tr>
<tr><th id="3798">3798</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="1035UnpackedTy" title='UnpackedTy' data-type='llvm::LLT' data-ref="1035UnpackedTy" data-ref-filename="1035UnpackedTy">UnpackedTy</dfn> = <a class="local col8 ref" href="#1028Ty" title='Ty' data-ref="1028Ty" data-ref-filename="1028Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT17changeElementSizeEj" title='llvm::LLT::changeElementSize' data-ref="_ZNK4llvm3LLT17changeElementSizeEj" data-ref-filename="_ZNK4llvm3LLT17changeElementSizeEj">changeElementSize</a>(<var>32</var>);</td></tr>
<tr><th id="3799">3799</th><td></td></tr>
<tr><th id="3800">3800</th><td>  <b>if</b> (<a class="local col4 ref" href="#1034IsExtLoad" title='IsExtLoad' data-ref="1034IsExtLoad" data-ref-filename="1034IsExtLoad">IsExtLoad</a>)</td></tr>
<tr><th id="3801">3801</th><td>    <a class="local col3 ref" href="#1033LoadDstReg" title='LoadDstReg' data-ref="1033LoadDstReg" data-ref-filename="1033LoadDstReg">LoadDstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#1010B" title='B' data-ref="1010B" data-ref-filename="1010B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#1015S32" title='S32' data-ref="1015S32" data-ref-filename="1015S32">S32</a>);</td></tr>
<tr><th id="3802">3802</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#1031Unpacked" title='Unpacked' data-ref="1031Unpacked" data-ref-filename="1031Unpacked">Unpacked</a> &amp;&amp; <a class="local col0 ref" href="#1030IsD16" title='IsD16' data-ref="1030IsD16" data-ref-filename="1030IsD16">IsD16</a> &amp;&amp; <a class="local col8 ref" href="#1028Ty" title='Ty' data-ref="1028Ty" data-ref-filename="1028Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="3803">3803</th><td>    <a class="local col3 ref" href="#1033LoadDstReg" title='LoadDstReg' data-ref="1033LoadDstReg" data-ref-filename="1033LoadDstReg">LoadDstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#1010B" title='B' data-ref="1010B" data-ref-filename="1010B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#1035UnpackedTy" title='UnpackedTy' data-ref="1035UnpackedTy" data-ref-filename="1035UnpackedTy">UnpackedTy</a>);</td></tr>
<tr><th id="3804">3804</th><td>  <b>else</b></td></tr>
<tr><th id="3805">3805</th><td>    <a class="local col3 ref" href="#1033LoadDstReg" title='LoadDstReg' data-ref="1033LoadDstReg" data-ref-filename="1033LoadDstReg">LoadDstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col6 ref" href="#1016Dst" title='Dst' data-ref="1016Dst" data-ref-filename="1016Dst">Dst</a>;</td></tr>
<tr><th id="3806">3806</th><td></td></tr>
<tr><th id="3807">3807</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#1020VIndex" title='VIndex' data-ref="1020VIndex" data-ref-filename="1020VIndex">VIndex</a>)</td></tr>
<tr><th id="3808">3808</th><td>    <a class="local col0 ref" href="#1020VIndex" title='VIndex' data-ref="1020VIndex" data-ref-filename="1020VIndex">VIndex</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#1010B" title='B' data-ref="1010B" data-ref-filename="1010B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col5 ref" href="#1015S32" title='S32' data-ref="1015S32" data-ref-filename="1015S32">S32</a>, <var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3809">3809</th><td></td></tr>
<tr><th id="3810">3810</th><td>  <em>auto</em> <dfn class="local col6 decl" id="1036MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="1036MIB" data-ref-filename="1036MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col0 ref" href="#1010B" title='B' data-ref="1010B" data-ref-filename="1010B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col2 ref" href="#1032Opc" title='Opc' data-ref="1032Opc" data-ref-filename="1032Opc">Opc</a>)</td></tr>
<tr><th id="3811">3811</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1033LoadDstReg" title='LoadDstReg' data-ref="1033LoadDstReg" data-ref-filename="1033LoadDstReg">LoadDstReg</a>)         <i>// vdata</i></td></tr>
<tr><th id="3812">3812</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1017RSrc" title='RSrc' data-ref="1017RSrc" data-ref-filename="1017RSrc">RSrc</a>)               <i>// rsrc</i></td></tr>
<tr><th id="3813">3813</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1020VIndex" title='VIndex' data-ref="1020VIndex" data-ref-filename="1020VIndex">VIndex</a>)             <i>// vindex</i></td></tr>
<tr><th id="3814">3814</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1022VOffset" title='VOffset' data-ref="1022VOffset" data-ref-filename="1022VOffset">VOffset</a>)            <i>// voffset</i></td></tr>
<tr><th id="3815">3815</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1023SOffset" title='SOffset' data-ref="1023SOffset" data-ref-filename="1023SOffset">SOffset</a>)            <i>// soffset</i></td></tr>
<tr><th id="3816">3816</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#1026ImmOffset" title='ImmOffset' data-ref="1026ImmOffset" data-ref-filename="1026ImmOffset">ImmOffset</a>);         <i>// offset(imm)</i></td></tr>
<tr><th id="3817">3817</th><td></td></tr>
<tr><th id="3818">3818</th><td>  <b>if</b> (<a class="local col2 ref" href="#1012IsTyped" title='IsTyped' data-ref="1012IsTyped" data-ref-filename="1012IsTyped">IsTyped</a>)</td></tr>
<tr><th id="3819">3819</th><td>    <a class="local col6 ref" href="#1036MIB" title='MIB' data-ref="1036MIB" data-ref-filename="1036MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#1024Format" title='Format' data-ref="1024Format" data-ref-filename="1024Format">Format</a>);</td></tr>
<tr><th id="3820">3820</th><td></td></tr>
<tr><th id="3821">3821</th><td>  <a class="local col6 ref" href="#1036MIB" title='MIB' data-ref="1036MIB" data-ref-filename="1036MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#1025AuxiliaryData" title='AuxiliaryData' data-ref="1025AuxiliaryData" data-ref-filename="1025AuxiliaryData">AuxiliaryData</a>)      <i>// cachepolicy, swizzled buffer(imm)</i></td></tr>
<tr><th id="3822">3822</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#1019HasVIndex" title='HasVIndex' data-ref="1019HasVIndex" data-ref-filename="1019HasVIndex">HasVIndex</a> ? -<var>1</var> : <var>0</var>) <i>// idxen(imm)</i></td></tr>
<tr><th id="3823">3823</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col3 ref" href="#1013MMO" title='MMO' data-ref="1013MMO" data-ref-filename="1013MMO">MMO</a>);</td></tr>
<tr><th id="3824">3824</th><td></td></tr>
<tr><th id="3825">3825</th><td>  <b>if</b> (<a class="local col3 ref" href="#1033LoadDstReg" title='LoadDstReg' data-ref="1033LoadDstReg" data-ref-filename="1033LoadDstReg">LoadDstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col6 ref" href="#1016Dst" title='Dst' data-ref="1016Dst" data-ref-filename="1016Dst">Dst</a>) {</td></tr>
<tr><th id="3826">3826</th><td>    <a class="local col0 ref" href="#1010B" title='B' data-ref="1010B" data-ref-filename="1010B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'><a class="local col0 ref" href="#1010B" title='B' data-ref="1010B" data-ref-filename="1010B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#1010B" title='B' data-ref="1010B" data-ref-filename="1010B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11getInsertPtEv" title='llvm::MachineIRBuilder::getInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11getInsertPtEv" data-ref-filename="_ZN4llvm16MachineIRBuilder11getInsertPtEv">getInsertPt</a>());</td></tr>
<tr><th id="3827">3827</th><td></td></tr>
<tr><th id="3828">3828</th><td>    <i>// Widen result for extending loads was widened.</i></td></tr>
<tr><th id="3829">3829</th><td>    <b>if</b> (<a class="local col4 ref" href="#1034IsExtLoad" title='IsExtLoad' data-ref="1034IsExtLoad" data-ref-filename="1034IsExtLoad">IsExtLoad</a>)</td></tr>
<tr><th id="3830">3830</th><td>      <a class="local col0 ref" href="#1010B" title='B' data-ref="1010B" data-ref-filename="1010B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#1016Dst" title='Dst' data-ref="1016Dst" data-ref-filename="1016Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#1033LoadDstReg" title='LoadDstReg' data-ref="1033LoadDstReg" data-ref-filename="1033LoadDstReg">LoadDstReg</a>);</td></tr>
<tr><th id="3831">3831</th><td>    <b>else</b> {</td></tr>
<tr><th id="3832">3832</th><td>      <i>// Repack to original 16-bit vector result</i></td></tr>
<tr><th id="3833">3833</th><td><i>      // FIXME: G_TRUNC should work, but legalization currently fails</i></td></tr>
<tr><th id="3834">3834</th><td>      <em>auto</em> <dfn class="local col7 decl" id="1037Unmerge" title='Unmerge' data-type='llvm::MachineInstrBuilder' data-ref="1037Unmerge" data-ref-filename="1037Unmerge">Unmerge</dfn> = <a class="local col0 ref" href="#1010B" title='B' data-ref="1010B" data-ref-filename="1010B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_3LLTERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#1015S32" title='S32' data-ref="1015S32" data-ref-filename="1015S32">S32</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#1033LoadDstReg" title='LoadDstReg' data-ref="1033LoadDstReg" data-ref-filename="1033LoadDstReg">LoadDstReg</a>);</td></tr>
<tr><th id="3835">3835</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="1038Repack" title='Repack' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="1038Repack" data-ref-filename="1038Repack">Repack</dfn>;</td></tr>
<tr><th id="3836">3836</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="1039I" title='I' data-type='unsigned int' data-ref="1039I" data-ref-filename="1039I">I</dfn> = <var>0</var>, <dfn class="local col0 decl" id="1040N" title='N' data-type='unsigned int' data-ref="1040N" data-ref-filename="1040N">N</dfn> = <a class="local col7 ref" href="#1037Unmerge" title='Unmerge' data-ref="1037Unmerge" data-ref-filename="1037Unmerge">Unmerge</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col9 ref" href="#1039I" title='I' data-ref="1039I" data-ref-filename="1039I">I</a> != <a class="local col0 ref" href="#1040N" title='N' data-ref="1040N" data-ref-filename="1040N">N</a>; ++<a class="local col9 ref" href="#1039I" title='I' data-ref="1039I" data-ref-filename="1039I">I</a>)</td></tr>
<tr><th id="3837">3837</th><td>        <a class="local col8 ref" href="#1038Repack" title='Repack' data-ref="1038Repack" data-ref-filename="1038Repack">Repack</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col0 ref" href="#1010B" title='B' data-ref="1010B" data-ref-filename="1010B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#1029EltTy" title='EltTy' data-ref="1029EltTy" data-ref-filename="1029EltTy">EltTy</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#1037Unmerge" title='Unmerge' data-ref="1037Unmerge" data-ref-filename="1037Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<a class="local col9 ref" href="#1039I" title='I' data-ref="1039I" data-ref-filename="1039I">I</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="3838">3838</th><td>      <a class="local col0 ref" href="#1010B" title='B' data-ref="1010B" data-ref-filename="1010B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#1016Dst" title='Dst' data-ref="1016Dst" data-ref-filename="1016Dst">Dst</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col8 ref" href="#1038Repack" title='Repack' data-ref="1038Repack" data-ref-filename="1038Repack">Repack</a>);</td></tr>
<tr><th id="3839">3839</th><td>    }</td></tr>
<tr><th id="3840">3840</th><td>  }</td></tr>
<tr><th id="3841">3841</th><td></td></tr>
<tr><th id="3842">3842</th><td>  <a class="local col8 ref" href="#1008MI" title='MI' data-ref="1008MI" data-ref-filename="1008MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3843">3843</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3844">3844</th><td>}</td></tr>
<tr><th id="3845">3845</th><td></td></tr>
<tr><th id="3846">3846</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo20legalizeAtomicIncDecERNS_12MachineInstrERNS_16MachineIRBuilderEb" title='llvm::AMDGPULegalizerInfo::legalizeAtomicIncDec' data-ref="_ZNK4llvm19AMDGPULegalizerInfo20legalizeAtomicIncDecERNS_12MachineInstrERNS_16MachineIRBuilderEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo20legalizeAtomicIncDecERNS_12MachineInstrERNS_16MachineIRBuilderEb">legalizeAtomicIncDec</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1041MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1041MI" data-ref-filename="1041MI">MI</dfn>,</td></tr>
<tr><th id="3847">3847</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="1042B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="1042B" data-ref-filename="1042B">B</dfn>,</td></tr>
<tr><th id="3848">3848</th><td>                                               <em>bool</em> <dfn class="local col3 decl" id="1043IsInc" title='IsInc' data-type='bool' data-ref="1043IsInc" data-ref-filename="1043IsInc">IsInc</dfn>) <em>const</em> {</td></tr>
<tr><th id="3849">3849</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1044Opc" title='Opc' data-type='unsigned int' data-ref="1044Opc" data-ref-filename="1044Opc">Opc</dfn> = <a class="local col3 ref" href="#1043IsInc" title='IsInc' data-ref="1043IsInc" data-ref-filename="1043IsInc">IsInc</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_ATOMIC_INC" title='llvm::AMDGPU::G_AMDGPU_ATOMIC_INC' data-ref="llvm::AMDGPU::G_AMDGPU_ATOMIC_INC" data-ref-filename="llvm..AMDGPU..G_AMDGPU_ATOMIC_INC">G_AMDGPU_ATOMIC_INC</a> :</td></tr>
<tr><th id="3850">3850</th><td>                         <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_ATOMIC_DEC" title='llvm::AMDGPU::G_AMDGPU_ATOMIC_DEC' data-ref="llvm::AMDGPU::G_AMDGPU_ATOMIC_DEC" data-ref-filename="llvm..AMDGPU..G_AMDGPU_ATOMIC_DEC">G_AMDGPU_ATOMIC_DEC</a>;</td></tr>
<tr><th id="3851">3851</th><td>  <a class="local col2 ref" href="#1042B" title='B' data-ref="1042B" data-ref-filename="1042B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="local col4 ref" href="#1044Opc" title='Opc' data-ref="1044Opc" data-ref-filename="1044Opc">Opc</a>)</td></tr>
<tr><th id="3852">3852</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="local col1 ref" href="#1041MI" title='MI' data-ref="1041MI" data-ref-filename="1041MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="3853">3853</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col1 ref" href="#1041MI" title='MI' data-ref="1041MI" data-ref-filename="1041MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="3854">3854</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="local col1 ref" href="#1041MI" title='MI' data-ref="1041MI" data-ref-filename="1041MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="3855">3855</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col1 ref" href="#1041MI" title='MI' data-ref="1041MI" data-ref-filename="1041MI">MI</a>);</td></tr>
<tr><th id="3856">3856</th><td>  <a class="local col1 ref" href="#1041MI" title='MI' data-ref="1041MI" data-ref-filename="1041MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3857">3857</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3858">3858</th><td>}</td></tr>
<tr><th id="3859">3859</th><td></td></tr>
<tr><th id="3860">3860</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL21getBufferAtomicPseudoj" title='getBufferAtomicPseudo' data-type='unsigned int getBufferAtomicPseudo(Intrinsic::ID IntrID)' data-ref="_ZL21getBufferAtomicPseudoj" data-ref-filename="_ZL21getBufferAtomicPseudoj">getBufferAtomicPseudo</dfn>(<span class="namespace">Intrinsic::</span><a class="typedef" href="../../../include/llvm/IR/Intrinsics.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-type='unsigned int' data-ref="llvm::Intrinsic::ID" data-ref-filename="llvm..Intrinsic..ID">ID</a> <dfn class="local col5 decl" id="1045IntrID" title='IntrID' data-type='Intrinsic::ID' data-ref="1045IntrID" data-ref-filename="1045IntrID">IntrID</dfn>) {</td></tr>
<tr><th id="3861">3861</th><td>  <b>switch</b> (<a class="local col5 ref" href="#1045IntrID" title='IntrID' data-ref="1045IntrID" data-ref-filename="1045IntrID">IntrID</a>) {</td></tr>
<tr><th id="3862">3862</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_swap" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_swap' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_swap" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_swap">amdgcn_raw_buffer_atomic_swap</a>:</td></tr>
<tr><th id="3863">3863</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_swap" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_swap' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_swap" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_swap">amdgcn_struct_buffer_atomic_swap</a>:</td></tr>
<tr><th id="3864">3864</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SWAP" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SWAP' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SWAP" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_SWAP">G_AMDGPU_BUFFER_ATOMIC_SWAP</a>;</td></tr>
<tr><th id="3865">3865</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_add" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_add' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_add" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_add">amdgcn_raw_buffer_atomic_add</a>:</td></tr>
<tr><th id="3866">3866</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_add" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_add' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_add" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_add">amdgcn_struct_buffer_atomic_add</a>:</td></tr>
<tr><th id="3867">3867</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_ADD" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_ADD' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_ADD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_ADD">G_AMDGPU_BUFFER_ATOMIC_ADD</a>;</td></tr>
<tr><th id="3868">3868</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_sub" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_sub' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_sub" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_sub">amdgcn_raw_buffer_atomic_sub</a>:</td></tr>
<tr><th id="3869">3869</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_sub" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_sub' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_sub" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_sub">amdgcn_struct_buffer_atomic_sub</a>:</td></tr>
<tr><th id="3870">3870</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SUB" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SUB' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SUB" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_SUB">G_AMDGPU_BUFFER_ATOMIC_SUB</a>;</td></tr>
<tr><th id="3871">3871</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_smin" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_smin' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_smin" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_smin">amdgcn_raw_buffer_atomic_smin</a>:</td></tr>
<tr><th id="3872">3872</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_smin" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_smin' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_smin" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_smin">amdgcn_struct_buffer_atomic_smin</a>:</td></tr>
<tr><th id="3873">3873</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMIN" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMIN' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMIN" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_SMIN">G_AMDGPU_BUFFER_ATOMIC_SMIN</a>;</td></tr>
<tr><th id="3874">3874</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_umin" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_umin' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_umin" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_umin">amdgcn_raw_buffer_atomic_umin</a>:</td></tr>
<tr><th id="3875">3875</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_umin" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_umin' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_umin" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_umin">amdgcn_struct_buffer_atomic_umin</a>:</td></tr>
<tr><th id="3876">3876</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMIN" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMIN' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMIN" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_UMIN">G_AMDGPU_BUFFER_ATOMIC_UMIN</a>;</td></tr>
<tr><th id="3877">3877</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_smax" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_smax' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_smax" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_smax">amdgcn_raw_buffer_atomic_smax</a>:</td></tr>
<tr><th id="3878">3878</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_smax" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_smax' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_smax" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_smax">amdgcn_struct_buffer_atomic_smax</a>:</td></tr>
<tr><th id="3879">3879</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMAX" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMAX' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMAX" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_SMAX">G_AMDGPU_BUFFER_ATOMIC_SMAX</a>;</td></tr>
<tr><th id="3880">3880</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_umax" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_umax' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_umax" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_umax">amdgcn_raw_buffer_atomic_umax</a>:</td></tr>
<tr><th id="3881">3881</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_umax" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_umax' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_umax" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_umax">amdgcn_struct_buffer_atomic_umax</a>:</td></tr>
<tr><th id="3882">3882</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMAX" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMAX' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMAX" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_UMAX">G_AMDGPU_BUFFER_ATOMIC_UMAX</a>;</td></tr>
<tr><th id="3883">3883</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_and" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_and' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_and" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_and">amdgcn_raw_buffer_atomic_and</a>:</td></tr>
<tr><th id="3884">3884</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_and" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_and' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_and" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_and">amdgcn_struct_buffer_atomic_and</a>:</td></tr>
<tr><th id="3885">3885</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_AND" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_AND' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_AND" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_AND">G_AMDGPU_BUFFER_ATOMIC_AND</a>;</td></tr>
<tr><th id="3886">3886</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_or" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_or' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_or" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_or">amdgcn_raw_buffer_atomic_or</a>:</td></tr>
<tr><th id="3887">3887</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_or" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_or' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_or" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_or">amdgcn_struct_buffer_atomic_or</a>:</td></tr>
<tr><th id="3888">3888</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_OR" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_OR' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_OR" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_OR">G_AMDGPU_BUFFER_ATOMIC_OR</a>;</td></tr>
<tr><th id="3889">3889</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_xor" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_xor' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_xor" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_xor">amdgcn_raw_buffer_atomic_xor</a>:</td></tr>
<tr><th id="3890">3890</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_xor" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_xor' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_xor" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_xor">amdgcn_struct_buffer_atomic_xor</a>:</td></tr>
<tr><th id="3891">3891</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_XOR" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_XOR' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_XOR" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_XOR">G_AMDGPU_BUFFER_ATOMIC_XOR</a>;</td></tr>
<tr><th id="3892">3892</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_inc" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_inc' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_inc" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_inc">amdgcn_raw_buffer_atomic_inc</a>:</td></tr>
<tr><th id="3893">3893</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_inc" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_inc' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_inc" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_inc">amdgcn_struct_buffer_atomic_inc</a>:</td></tr>
<tr><th id="3894">3894</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_INC" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_INC' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_INC" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_INC">G_AMDGPU_BUFFER_ATOMIC_INC</a>;</td></tr>
<tr><th id="3895">3895</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_dec" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_dec' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_dec" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_dec">amdgcn_raw_buffer_atomic_dec</a>:</td></tr>
<tr><th id="3896">3896</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_dec" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_dec' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_dec" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_dec">amdgcn_struct_buffer_atomic_dec</a>:</td></tr>
<tr><th id="3897">3897</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_DEC" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_DEC' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_DEC" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_DEC">G_AMDGPU_BUFFER_ATOMIC_DEC</a>;</td></tr>
<tr><th id="3898">3898</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_cmpswap" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_cmpswap' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_cmpswap" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_cmpswap">amdgcn_raw_buffer_atomic_cmpswap</a>:</td></tr>
<tr><th id="3899">3899</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_cmpswap" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_cmpswap' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_cmpswap" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_cmpswap">amdgcn_struct_buffer_atomic_cmpswap</a>:</td></tr>
<tr><th id="3900">3900</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_CMPSWAP" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_CMPSWAP' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_CMPSWAP" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_CMPSWAP">G_AMDGPU_BUFFER_ATOMIC_CMPSWAP</a>;</td></tr>
<tr><th id="3901">3901</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_fadd" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_fadd' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_fadd" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_fadd">amdgcn_raw_buffer_atomic_fadd</a>:</td></tr>
<tr><th id="3902">3902</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_fadd" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_fadd' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_fadd" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_fadd">amdgcn_struct_buffer_atomic_fadd</a>:</td></tr>
<tr><th id="3903">3903</th><td>    <b>return</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD" title='llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD' data-ref="llvm::AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_BUFFER_ATOMIC_FADD">G_AMDGPU_BUFFER_ATOMIC_FADD</a>;</td></tr>
<tr><th id="3904">3904</th><td>  <b>default</b>:</td></tr>
<tr><th id="3905">3905</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled atomic opcode"</q>);</td></tr>
<tr><th id="3906">3906</th><td>  }</td></tr>
<tr><th id="3907">3907</th><td>}</td></tr>
<tr><th id="3908">3908</th><td></td></tr>
<tr><th id="3909">3909</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo20legalizeBufferAtomicERNS_12MachineInstrERNS_16MachineIRBuilderEj" title='llvm::AMDGPULegalizerInfo::legalizeBufferAtomic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo20legalizeBufferAtomicERNS_12MachineInstrERNS_16MachineIRBuilderEj" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo20legalizeBufferAtomicERNS_12MachineInstrERNS_16MachineIRBuilderEj">legalizeBufferAtomic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="1046MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1046MI" data-ref-filename="1046MI">MI</dfn>,</td></tr>
<tr><th id="3910">3910</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="1047B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="1047B" data-ref-filename="1047B">B</dfn>,</td></tr>
<tr><th id="3911">3911</th><td>                                               <span class="namespace">Intrinsic::</span><a class="typedef" href="../../../include/llvm/IR/Intrinsics.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-type='unsigned int' data-ref="llvm::Intrinsic::ID" data-ref-filename="llvm..Intrinsic..ID">ID</a> <dfn class="local col8 decl" id="1048IID" title='IID' data-type='Intrinsic::ID' data-ref="1048IID" data-ref-filename="1048IID">IID</dfn>) <em>const</em> {</td></tr>
<tr><th id="3912">3912</th><td>  <em>const</em> <em>bool</em> <dfn class="local col9 decl" id="1049IsCmpSwap" title='IsCmpSwap' data-type='const bool' data-ref="1049IsCmpSwap" data-ref-filename="1049IsCmpSwap">IsCmpSwap</dfn> = <a class="local col8 ref" href="#1048IID" title='IID' data-ref="1048IID" data-ref-filename="1048IID">IID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_cmpswap" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_cmpswap' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_cmpswap" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_cmpswap">amdgcn_raw_buffer_atomic_cmpswap</a> ||</td></tr>
<tr><th id="3913">3913</th><td>                         <a class="local col8 ref" href="#1048IID" title='IID' data-ref="1048IID" data-ref-filename="1048IID">IID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_cmpswap" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_cmpswap' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_cmpswap" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_cmpswap">amdgcn_struct_buffer_atomic_cmpswap</a>;</td></tr>
<tr><th id="3914">3914</th><td>  <em>const</em> <em>bool</em> <dfn class="local col0 decl" id="1050HasReturn" title='HasReturn' data-type='const bool' data-ref="1050HasReturn" data-ref-filename="1050HasReturn">HasReturn</dfn> = <a class="local col6 ref" href="#1046MI" title='MI' data-ref="1046MI" data-ref-filename="1046MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" data-ref-filename="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>() != <var>0</var>;</td></tr>
<tr><th id="3915">3915</th><td></td></tr>
<tr><th id="3916">3916</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col1 decl" id="1051Dst" title='Dst' data-type='llvm::Register' data-ref="1051Dst" data-ref-filename="1051Dst">Dst</dfn>;</td></tr>
<tr><th id="3917">3917</th><td></td></tr>
<tr><th id="3918">3918</th><td>  <em>int</em> <dfn class="local col2 decl" id="1052OpOffset" title='OpOffset' data-type='int' data-ref="1052OpOffset" data-ref-filename="1052OpOffset">OpOffset</dfn> = <var>0</var>;</td></tr>
<tr><th id="3919">3919</th><td>  <b>if</b> (<a class="local col0 ref" href="#1050HasReturn" title='HasReturn' data-ref="1050HasReturn" data-ref-filename="1050HasReturn">HasReturn</a>) {</td></tr>
<tr><th id="3920">3920</th><td>    <i>// A few FP atomics do not support return values.</i></td></tr>
<tr><th id="3921">3921</th><td>    <a class="local col1 ref" href="#1051Dst" title='Dst' data-ref="1051Dst" data-ref-filename="1051Dst">Dst</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#1046MI" title='MI' data-ref="1046MI" data-ref-filename="1046MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3922">3922</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3923">3923</th><td>    <a class="local col2 ref" href="#1052OpOffset" title='OpOffset' data-ref="1052OpOffset" data-ref-filename="1052OpOffset">OpOffset</a> = -<var>1</var>;</td></tr>
<tr><th id="3924">3924</th><td>  }</td></tr>
<tr><th id="3925">3925</th><td></td></tr>
<tr><th id="3926">3926</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1053VData" title='VData' data-type='llvm::Register' data-ref="1053VData" data-ref-filename="1053VData">VData</dfn> = <a class="local col6 ref" href="#1046MI" title='MI' data-ref="1046MI" data-ref-filename="1046MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var> + <a class="local col2 ref" href="#1052OpOffset" title='OpOffset' data-ref="1052OpOffset" data-ref-filename="1052OpOffset">OpOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3927">3927</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col4 decl" id="1054CmpVal" title='CmpVal' data-type='llvm::Register' data-ref="1054CmpVal" data-ref-filename="1054CmpVal">CmpVal</dfn>;</td></tr>
<tr><th id="3928">3928</th><td></td></tr>
<tr><th id="3929">3929</th><td>  <b>if</b> (<a class="local col9 ref" href="#1049IsCmpSwap" title='IsCmpSwap' data-ref="1049IsCmpSwap" data-ref-filename="1049IsCmpSwap">IsCmpSwap</a>) {</td></tr>
<tr><th id="3930">3930</th><td>    <a class="local col4 ref" href="#1054CmpVal" title='CmpVal' data-ref="1054CmpVal" data-ref-filename="1054CmpVal">CmpVal</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#1046MI" title='MI' data-ref="1046MI" data-ref-filename="1046MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var> + <a class="local col2 ref" href="#1052OpOffset" title='OpOffset' data-ref="1052OpOffset" data-ref-filename="1052OpOffset">OpOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3931">3931</th><td>    ++<a class="local col2 ref" href="#1052OpOffset" title='OpOffset' data-ref="1052OpOffset" data-ref-filename="1052OpOffset">OpOffset</a>;</td></tr>
<tr><th id="3932">3932</th><td>  }</td></tr>
<tr><th id="3933">3933</th><td></td></tr>
<tr><th id="3934">3934</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1055RSrc" title='RSrc' data-type='llvm::Register' data-ref="1055RSrc" data-ref-filename="1055RSrc">RSrc</dfn> = <a class="local col6 ref" href="#1046MI" title='MI' data-ref="1046MI" data-ref-filename="1046MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var> + <a class="local col2 ref" href="#1052OpOffset" title='OpOffset' data-ref="1052OpOffset" data-ref-filename="1052OpOffset">OpOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3935">3935</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="1056NumVIndexOps" title='NumVIndexOps' data-type='const unsigned int' data-ref="1056NumVIndexOps" data-ref-filename="1056NumVIndexOps">NumVIndexOps</dfn> = (<a class="local col9 ref" href="#1049IsCmpSwap" title='IsCmpSwap' data-ref="1049IsCmpSwap" data-ref-filename="1049IsCmpSwap">IsCmpSwap</a> ? <var>8</var> : <var>7</var>) + <a class="local col0 ref" href="#1050HasReturn" title='HasReturn' data-ref="1050HasReturn" data-ref-filename="1050HasReturn">HasReturn</a>;</td></tr>
<tr><th id="3936">3936</th><td></td></tr>
<tr><th id="3937">3937</th><td>  <i>// The struct intrinsic variants add one additional operand over raw.</i></td></tr>
<tr><th id="3938">3938</th><td>  <em>const</em> <em>bool</em> <dfn class="local col7 decl" id="1057HasVIndex" title='HasVIndex' data-type='const bool' data-ref="1057HasVIndex" data-ref-filename="1057HasVIndex">HasVIndex</dfn> = <a class="local col6 ref" href="#1046MI" title='MI' data-ref="1046MI" data-ref-filename="1046MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <a class="local col6 ref" href="#1056NumVIndexOps" title='NumVIndexOps' data-ref="1056NumVIndexOps" data-ref-filename="1056NumVIndexOps">NumVIndexOps</a>;</td></tr>
<tr><th id="3939">3939</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col8 decl" id="1058VIndex" title='VIndex' data-type='llvm::Register' data-ref="1058VIndex" data-ref-filename="1058VIndex">VIndex</dfn>;</td></tr>
<tr><th id="3940">3940</th><td>  <b>if</b> (<a class="local col7 ref" href="#1057HasVIndex" title='HasVIndex' data-ref="1057HasVIndex" data-ref-filename="1057HasVIndex">HasVIndex</a>) {</td></tr>
<tr><th id="3941">3941</th><td>    <a class="local col8 ref" href="#1058VIndex" title='VIndex' data-ref="1058VIndex" data-ref-filename="1058VIndex">VIndex</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#1046MI" title='MI' data-ref="1046MI" data-ref-filename="1046MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var> + <a class="local col2 ref" href="#1052OpOffset" title='OpOffset' data-ref="1052OpOffset" data-ref-filename="1052OpOffset">OpOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3942">3942</th><td>    ++<a class="local col2 ref" href="#1052OpOffset" title='OpOffset' data-ref="1052OpOffset" data-ref-filename="1052OpOffset">OpOffset</a>;</td></tr>
<tr><th id="3943">3943</th><td>  }</td></tr>
<tr><th id="3944">3944</th><td></td></tr>
<tr><th id="3945">3945</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1059VOffset" title='VOffset' data-type='llvm::Register' data-ref="1059VOffset" data-ref-filename="1059VOffset">VOffset</dfn> = <a class="local col6 ref" href="#1046MI" title='MI' data-ref="1046MI" data-ref-filename="1046MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var> + <a class="local col2 ref" href="#1052OpOffset" title='OpOffset' data-ref="1052OpOffset" data-ref-filename="1052OpOffset">OpOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3946">3946</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1060SOffset" title='SOffset' data-type='llvm::Register' data-ref="1060SOffset" data-ref-filename="1060SOffset">SOffset</dfn> = <a class="local col6 ref" href="#1046MI" title='MI' data-ref="1046MI" data-ref-filename="1046MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var> + <a class="local col2 ref" href="#1052OpOffset" title='OpOffset' data-ref="1052OpOffset" data-ref-filename="1052OpOffset">OpOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3947">3947</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="1061AuxiliaryData" title='AuxiliaryData' data-type='unsigned int' data-ref="1061AuxiliaryData" data-ref-filename="1061AuxiliaryData">AuxiliaryData</dfn> = <a class="local col6 ref" href="#1046MI" title='MI' data-ref="1046MI" data-ref-filename="1046MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>6</var> + <a class="local col2 ref" href="#1052OpOffset" title='OpOffset' data-ref="1052OpOffset" data-ref-filename="1052OpOffset">OpOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3948">3948</th><td></td></tr>
<tr><th id="3949">3949</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="1062MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="1062MMO" data-ref-filename="1062MMO">MMO</dfn> = *<a class="local col6 ref" href="#1046MI" title='MI' data-ref="1046MI" data-ref-filename="1046MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="3950">3950</th><td></td></tr>
<tr><th id="3951">3951</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="1063ImmOffset" title='ImmOffset' data-type='unsigned int' data-ref="1063ImmOffset" data-ref-filename="1063ImmOffset">ImmOffset</dfn>;</td></tr>
<tr><th id="3952">3952</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="1064TotalOffset" title='TotalOffset' data-type='unsigned int' data-ref="1064TotalOffset" data-ref-filename="1064TotalOffset">TotalOffset</dfn>;</td></tr>
<tr><th id="3953">3953</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col9 ref" href="#1059VOffset" title='VOffset' data-ref="1059VOffset" data-ref-filename="1059VOffset">VOffset</a></span>, <span class='refarg'><a class="local col3 ref" href="#1063ImmOffset" title='ImmOffset' data-ref="1063ImmOffset" data-ref-filename="1063ImmOffset">ImmOffset</a></span>, <span class='refarg'><a class="local col4 ref" href="#1064TotalOffset" title='TotalOffset' data-ref="1064TotalOffset" data-ref-filename="1064TotalOffset">TotalOffset</a></span>) <span class='ref fn' title='std::tuple::operator=' data-ref="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE" data-ref-filename="_ZNSt5tupleaSEOSt5tupleIJDpTL0__EE">=</span> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE" title='llvm::AMDGPULegalizerInfo::splitBufferOffsets' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE">splitBufferOffsets</a>(<span class='refarg'><a class="local col7 ref" href="#1047B" title='B' data-ref="1047B" data-ref-filename="1047B">B</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1059VOffset" title='VOffset' data-ref="1059VOffset" data-ref-filename="1059VOffset">VOffset</a>);</td></tr>
<tr><th id="3954">3954</th><td>  <b>if</b> (<a class="local col4 ref" href="#1064TotalOffset" title='TotalOffset' data-ref="1064TotalOffset" data-ref-filename="1064TotalOffset">TotalOffset</a> != <var>0</var>)</td></tr>
<tr><th id="3955">3955</th><td>    <a class="local col2 ref" href="#1062MMO" title='MMO' data-ref="1062MMO" data-ref-filename="1062MMO">MMO</a> = <a class="local col7 ref" href="#1047B" title='B' data-ref="1047B" data-ref-filename="1047B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm">getMachineMemOperand</a>(<a class="local col2 ref" href="#1062MMO" title='MMO' data-ref="1062MMO" data-ref-filename="1062MMO">MMO</a>, <a class="local col4 ref" href="#1064TotalOffset" title='TotalOffset' data-ref="1064TotalOffset" data-ref-filename="1064TotalOffset">TotalOffset</a>, <a class="local col2 ref" href="#1062MMO" title='MMO' data-ref="1062MMO" data-ref-filename="1062MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>());</td></tr>
<tr><th id="3956">3956</th><td></td></tr>
<tr><th id="3957">3957</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#1058VIndex" title='VIndex' data-ref="1058VIndex" data-ref-filename="1058VIndex">VIndex</a>)</td></tr>
<tr><th id="3958">3958</th><td>    <a class="local col8 ref" href="#1058VIndex" title='VIndex' data-ref="1058VIndex" data-ref-filename="1058VIndex">VIndex</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#1047B" title='B' data-ref="1047B" data-ref-filename="1047B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>), <var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="3959">3959</th><td></td></tr>
<tr><th id="3960">3960</th><td>  <em>auto</em> <dfn class="local col5 decl" id="1065MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="1065MIB" data-ref-filename="1065MIB">MIB</dfn> = <a class="local col7 ref" href="#1047B" title='B' data-ref="1047B" data-ref-filename="1047B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<a class="tu ref fn" href="#_ZL21getBufferAtomicPseudoj" title='getBufferAtomicPseudo' data-use='c' data-ref="_ZL21getBufferAtomicPseudoj" data-ref-filename="_ZL21getBufferAtomicPseudoj">getBufferAtomicPseudo</a>(<a class="local col8 ref" href="#1048IID" title='IID' data-ref="1048IID" data-ref-filename="1048IID">IID</a>));</td></tr>
<tr><th id="3961">3961</th><td></td></tr>
<tr><th id="3962">3962</th><td>  <b>if</b> (<a class="local col0 ref" href="#1050HasReturn" title='HasReturn' data-ref="1050HasReturn" data-ref-filename="1050HasReturn">HasReturn</a>)</td></tr>
<tr><th id="3963">3963</th><td>    <a class="local col5 ref" href="#1065MIB" title='MIB' data-ref="1065MIB" data-ref-filename="1065MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1051Dst" title='Dst' data-ref="1051Dst" data-ref-filename="1051Dst">Dst</a>);</td></tr>
<tr><th id="3964">3964</th><td></td></tr>
<tr><th id="3965">3965</th><td>  <a class="local col5 ref" href="#1065MIB" title='MIB' data-ref="1065MIB" data-ref-filename="1065MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1053VData" title='VData' data-ref="1053VData" data-ref-filename="1053VData">VData</a>); <i>// vdata</i></td></tr>
<tr><th id="3966">3966</th><td></td></tr>
<tr><th id="3967">3967</th><td>  <b>if</b> (<a class="local col9 ref" href="#1049IsCmpSwap" title='IsCmpSwap' data-ref="1049IsCmpSwap" data-ref-filename="1049IsCmpSwap">IsCmpSwap</a>)</td></tr>
<tr><th id="3968">3968</th><td>    <a class="local col5 ref" href="#1065MIB" title='MIB' data-ref="1065MIB" data-ref-filename="1065MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1054CmpVal" title='CmpVal' data-ref="1054CmpVal" data-ref-filename="1054CmpVal">CmpVal</a>);</td></tr>
<tr><th id="3969">3969</th><td></td></tr>
<tr><th id="3970">3970</th><td>  <a class="local col5 ref" href="#1065MIB" title='MIB' data-ref="1065MIB" data-ref-filename="1065MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1055RSrc" title='RSrc' data-ref="1055RSrc" data-ref-filename="1055RSrc">RSrc</a>)               <i>// rsrc</i></td></tr>
<tr><th id="3971">3971</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1058VIndex" title='VIndex' data-ref="1058VIndex" data-ref-filename="1058VIndex">VIndex</a>)             <i>// vindex</i></td></tr>
<tr><th id="3972">3972</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1059VOffset" title='VOffset' data-ref="1059VOffset" data-ref-filename="1059VOffset">VOffset</a>)            <i>// voffset</i></td></tr>
<tr><th id="3973">3973</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1060SOffset" title='SOffset' data-ref="1060SOffset" data-ref-filename="1060SOffset">SOffset</a>)            <i>// soffset</i></td></tr>
<tr><th id="3974">3974</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#1063ImmOffset" title='ImmOffset' data-ref="1063ImmOffset" data-ref-filename="1063ImmOffset">ImmOffset</a>)          <i>// offset(imm)</i></td></tr>
<tr><th id="3975">3975</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#1061AuxiliaryData" title='AuxiliaryData' data-ref="1061AuxiliaryData" data-ref-filename="1061AuxiliaryData">AuxiliaryData</a>)      <i>// cachepolicy, swizzled buffer(imm)</i></td></tr>
<tr><th id="3976">3976</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#1057HasVIndex" title='HasVIndex' data-ref="1057HasVIndex" data-ref-filename="1057HasVIndex">HasVIndex</a> ? -<var>1</var> : <var>0</var>) <i>// idxen(imm)</i></td></tr>
<tr><th id="3977">3977</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col2 ref" href="#1062MMO" title='MMO' data-ref="1062MMO" data-ref-filename="1062MMO">MMO</a>);</td></tr>
<tr><th id="3978">3978</th><td></td></tr>
<tr><th id="3979">3979</th><td>  <a class="local col6 ref" href="#1046MI" title='MI' data-ref="1046MI" data-ref-filename="1046MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3980">3980</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3981">3981</th><td>}</td></tr>
<tr><th id="3982">3982</th><td></td></tr>
<tr><th id="3983">3983</th><td><i class="doc" data-doc="_ZL27packImageA16AddressToDwordsRN4llvm16MachineIRBuilderERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEEjPKNS_6AMDGPU21ImageDimIntrinsicInfoEj">/// Turn a set of s16 typed registers in<span class="command"> \p</span> <span class="arg">A16AddrRegs</span> into a dword sized</i></td></tr>
<tr><th id="3984">3984</th><td><i class="doc" data-doc="_ZL27packImageA16AddressToDwordsRN4llvm16MachineIRBuilderERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEEjPKNS_6AMDGPU21ImageDimIntrinsicInfoEj">/// vector with s16 typed elements.</i></td></tr>
<tr><th id="3985">3985</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL27packImageA16AddressToDwordsRN4llvm16MachineIRBuilderERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEEjPKNS_6AMDGPU21ImageDimIntrinsicInfoEj" title='packImageA16AddressToDwords' data-type='void packImageA16AddressToDwords(llvm::MachineIRBuilder &amp; B, llvm::MachineInstr &amp; MI, SmallVectorImpl&lt;llvm::Register&gt; &amp; PackedAddrs, unsigned int ArgOffset, const AMDGPU::ImageDimIntrinsicInfo * Intr, unsigned int EndIdx)' data-ref="_ZL27packImageA16AddressToDwordsRN4llvm16MachineIRBuilderERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEEjPKNS_6AMDGPU21ImageDimIntrinsicInfoEj" data-ref-filename="_ZL27packImageA16AddressToDwordsRN4llvm16MachineIRBuilderERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEEjPKNS_6AMDGPU21ImageDimIntrinsicInfoEj">packImageA16AddressToDwords</dfn>(</td></tr>
<tr><th id="3986">3986</th><td>    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="1066B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="1066B" data-ref-filename="1066B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1067MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1067MI" data-ref-filename="1067MI">MI</dfn>,</td></tr>
<tr><th id="3987">3987</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; &amp;<dfn class="local col8 decl" id="1068PackedAddrs" title='PackedAddrs' data-type='SmallVectorImpl&lt;llvm::Register&gt; &amp;' data-ref="1068PackedAddrs" data-ref-filename="1068PackedAddrs">PackedAddrs</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="1069ArgOffset" title='ArgOffset' data-type='unsigned int' data-ref="1069ArgOffset" data-ref-filename="1069ArgOffset">ArgOffset</dfn>,</td></tr>
<tr><th id="3988">3988</th><td>    <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo" title='llvm::AMDGPU::ImageDimIntrinsicInfo' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo">ImageDimIntrinsicInfo</a> *<dfn class="local col0 decl" id="1070Intr" title='Intr' data-type='const AMDGPU::ImageDimIntrinsicInfo *' data-ref="1070Intr" data-ref-filename="1070Intr">Intr</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="1071EndIdx" title='EndIdx' data-type='unsigned int' data-ref="1071EndIdx" data-ref-filename="1071EndIdx">EndIdx</dfn>) {</td></tr>
<tr><th id="3989">3989</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="1072S16" title='S16' data-type='const llvm::LLT' data-ref="1072S16" data-ref-filename="1072S16">S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>);</td></tr>
<tr><th id="3990">3990</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="1073V2S16" title='V2S16' data-type='const llvm::LLT' data-ref="1073V2S16" data-ref-filename="1073V2S16">V2S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>16</var>);</td></tr>
<tr><th id="3991">3991</th><td></td></tr>
<tr><th id="3992">3992</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="1074I" title='I' data-type='unsigned int' data-ref="1074I" data-ref-filename="1074I">I</dfn> = <a class="local col0 ref" href="#1070Intr" title='Intr' data-ref="1070Intr" data-ref-filename="1070Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart" title='llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..VAddrStart">VAddrStart</a>; <a class="local col4 ref" href="#1074I" title='I' data-ref="1074I" data-ref-filename="1074I">I</a> &lt; <a class="local col1 ref" href="#1071EndIdx" title='EndIdx' data-ref="1071EndIdx" data-ref-filename="1071EndIdx">EndIdx</a>; <a class="local col4 ref" href="#1074I" title='I' data-ref="1074I" data-ref-filename="1074I">I</a>++) {</td></tr>
<tr><th id="3993">3993</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="1075SrcOp" title='SrcOp' data-type='llvm::MachineOperand &amp;' data-ref="1075SrcOp" data-ref-filename="1075SrcOp">SrcOp</dfn> = <a class="local col7 ref" href="#1067MI" title='MI' data-ref="1067MI" data-ref-filename="1067MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#1069ArgOffset" title='ArgOffset' data-ref="1069ArgOffset" data-ref-filename="1069ArgOffset">ArgOffset</a> + <a class="local col4 ref" href="#1074I" title='I' data-ref="1074I" data-ref-filename="1074I">I</a>);</td></tr>
<tr><th id="3994">3994</th><td>    <b>if</b> (!<a class="local col5 ref" href="#1075SrcOp" title='SrcOp' data-ref="1075SrcOp" data-ref-filename="1075SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3995">3995</th><td>      <b>continue</b>; <i>// _L to _LZ may have eliminated this.</i></td></tr>
<tr><th id="3996">3996</th><td></td></tr>
<tr><th id="3997">3997</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1076AddrReg" title='AddrReg' data-type='llvm::Register' data-ref="1076AddrReg" data-ref-filename="1076AddrReg">AddrReg</dfn> = <a class="local col5 ref" href="#1075SrcOp" title='SrcOp' data-ref="1075SrcOp" data-ref-filename="1075SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3998">3998</th><td></td></tr>
<tr><th id="3999">3999</th><td>    <b>if</b> (<a class="local col4 ref" href="#1074I" title='I' data-ref="1074I" data-ref-filename="1074I">I</a> &lt; <a class="local col0 ref" href="#1070Intr" title='Intr' data-ref="1070Intr" data-ref-filename="1070Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::GradientStart" title='llvm::AMDGPU::ImageDimIntrinsicInfo::GradientStart' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::GradientStart" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..GradientStart">GradientStart</a>) {</td></tr>
<tr><th id="4000">4000</th><td>      <a class="local col6 ref" href="#1076AddrReg" title='AddrReg' data-ref="1076AddrReg" data-ref-filename="1076AddrReg">AddrReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#1066B" title='B' data-ref="1066B" data-ref-filename="1066B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBitcast' data-ref="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE">buildBitcast</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#1073V2S16" title='V2S16' data-ref="1073V2S16" data-ref-filename="1073V2S16">V2S16</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#1076AddrReg" title='AddrReg' data-ref="1076AddrReg" data-ref-filename="1076AddrReg">AddrReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="4001">4001</th><td>      <a class="local col8 ref" href="#1068PackedAddrs" title='PackedAddrs' data-ref="1068PackedAddrs" data-ref-filename="1068PackedAddrs">PackedAddrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1076AddrReg" title='AddrReg' data-ref="1076AddrReg" data-ref-filename="1076AddrReg">AddrReg</a>);</td></tr>
<tr><th id="4002">4002</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4003">4003</th><td>      <i>// Dz/dh, dz/dv and the last odd coord are packed with undef. Also, in 1D,</i></td></tr>
<tr><th id="4004">4004</th><td><i>      // derivatives dx/dh and dx/dv are packed with undef.</i></td></tr>
<tr><th id="4005">4005</th><td>      <b>if</b> (((<a class="local col4 ref" href="#1074I" title='I' data-ref="1074I" data-ref-filename="1074I">I</a> + <var>1</var>) &gt;= <a class="local col1 ref" href="#1071EndIdx" title='EndIdx' data-ref="1071EndIdx" data-ref-filename="1071EndIdx">EndIdx</a>) ||</td></tr>
<tr><th id="4006">4006</th><td>          ((<a class="local col0 ref" href="#1070Intr" title='Intr' data-ref="1070Intr" data-ref-filename="1070Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::NumGradients" title='llvm::AMDGPU::ImageDimIntrinsicInfo::NumGradients' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::NumGradients" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..NumGradients">NumGradients</a> / <var>2</var>) % <var>2</var> == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="4007">4007</th><td>           (<a class="local col4 ref" href="#1074I" title='I' data-ref="1074I" data-ref-filename="1074I">I</a> == <b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col0 ref" href="#1070Intr" title='Intr' data-ref="1070Intr" data-ref-filename="1070Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::GradientStart" title='llvm::AMDGPU::ImageDimIntrinsicInfo::GradientStart' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::GradientStart" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..GradientStart">GradientStart</a> +</td></tr>
<tr><th id="4008">4008</th><td>                                       (<a class="local col0 ref" href="#1070Intr" title='Intr' data-ref="1070Intr" data-ref-filename="1070Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::NumGradients" title='llvm::AMDGPU::ImageDimIntrinsicInfo::NumGradients' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::NumGradients" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..NumGradients">NumGradients</a> / <var>2</var>) - <var>1</var>) ||</td></tr>
<tr><th id="4009">4009</th><td>            <a class="local col4 ref" href="#1074I" title='I' data-ref="1074I" data-ref-filename="1074I">I</a> == <b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col0 ref" href="#1070Intr" title='Intr' data-ref="1070Intr" data-ref-filename="1070Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::GradientStart" title='llvm::AMDGPU::ImageDimIntrinsicInfo::GradientStart' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::GradientStart" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..GradientStart">GradientStart</a> +</td></tr>
<tr><th id="4010">4010</th><td>                                       <a class="local col0 ref" href="#1070Intr" title='Intr' data-ref="1070Intr" data-ref-filename="1070Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::NumGradients" title='llvm::AMDGPU::ImageDimIntrinsicInfo::NumGradients' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::NumGradients" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..NumGradients">NumGradients</a> - <var>1</var>))) ||</td></tr>
<tr><th id="4011">4011</th><td>          <i>// Check for _L to _LZ optimization</i></td></tr>
<tr><th id="4012">4012</th><td>          !<a class="local col7 ref" href="#1067MI" title='MI' data-ref="1067MI" data-ref-filename="1067MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#1069ArgOffset" title='ArgOffset' data-ref="1069ArgOffset" data-ref-filename="1069ArgOffset">ArgOffset</a> + <a class="local col4 ref" href="#1074I" title='I' data-ref="1074I" data-ref-filename="1074I">I</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="4013">4013</th><td>        <a class="local col8 ref" href="#1068PackedAddrs" title='PackedAddrs' data-ref="1068PackedAddrs" data-ref-filename="1068PackedAddrs">PackedAddrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(</td></tr>
<tr><th id="4014">4014</th><td>            <a class="local col6 ref" href="#1066B" title='B' data-ref="1066B" data-ref-filename="1066B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#1073V2S16" title='V2S16' data-ref="1073V2S16" data-ref-filename="1073V2S16">V2S16</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#1076AddrReg" title='AddrReg' data-ref="1076AddrReg" data-ref-filename="1076AddrReg">AddrReg</a>, <a class="local col6 ref" href="#1066B" title='B' data-ref="1066B" data-ref-filename="1066B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#1072S16" title='S16' data-ref="1072S16" data-ref-filename="1072S16">S16</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>)})</td></tr>
<tr><th id="4015">4015</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="4016">4016</th><td>      } <b>else</b> {</td></tr>
<tr><th id="4017">4017</th><td>        <a class="local col8 ref" href="#1068PackedAddrs" title='PackedAddrs' data-ref="1068PackedAddrs" data-ref-filename="1068PackedAddrs">PackedAddrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(</td></tr>
<tr><th id="4018">4018</th><td>            <a class="local col6 ref" href="#1066B" title='B' data-ref="1066B" data-ref-filename="1066B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</a>(</td></tr>
<tr><th id="4019">4019</th><td>                 <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col3 ref" href="#1073V2S16" title='V2S16' data-ref="1073V2S16" data-ref-filename="1073V2S16">V2S16</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#1076AddrReg" title='AddrReg' data-ref="1076AddrReg" data-ref-filename="1076AddrReg">AddrReg</a>, <a class="local col7 ref" href="#1067MI" title='MI' data-ref="1067MI" data-ref-filename="1067MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#1069ArgOffset" title='ArgOffset' data-ref="1069ArgOffset" data-ref-filename="1069ArgOffset">ArgOffset</a> + <a class="local col4 ref" href="#1074I" title='I' data-ref="1074I" data-ref-filename="1074I">I</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()})</td></tr>
<tr><th id="4020">4020</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="4021">4021</th><td>        ++<a class="local col4 ref" href="#1074I" title='I' data-ref="1074I" data-ref-filename="1074I">I</a>;</td></tr>
<tr><th id="4022">4022</th><td>      }</td></tr>
<tr><th id="4023">4023</th><td>    }</td></tr>
<tr><th id="4024">4024</th><td>  }</td></tr>
<tr><th id="4025">4025</th><td>}</td></tr>
<tr><th id="4026">4026</th><td></td></tr>
<tr><th id="4027">4027</th><td><i class="doc" data-doc="_ZL24convertImageAddrToPackedRN4llvm16MachineIRBuilderERNS_12MachineInstrEii">/// Convert from separate vaddr components to a single vector address register,</i></td></tr>
<tr><th id="4028">4028</th><td><i class="doc" data-doc="_ZL24convertImageAddrToPackedRN4llvm16MachineIRBuilderERNS_12MachineInstrEii">/// and replace the remaining operands with $noreg.</i></td></tr>
<tr><th id="4029">4029</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL24convertImageAddrToPackedRN4llvm16MachineIRBuilderERNS_12MachineInstrEii" title='convertImageAddrToPacked' data-type='void convertImageAddrToPacked(llvm::MachineIRBuilder &amp; B, llvm::MachineInstr &amp; MI, int DimIdx, int NumVAddrs)' data-ref="_ZL24convertImageAddrToPackedRN4llvm16MachineIRBuilderERNS_12MachineInstrEii" data-ref-filename="_ZL24convertImageAddrToPackedRN4llvm16MachineIRBuilderERNS_12MachineInstrEii">convertImageAddrToPacked</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="1077B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="1077B" data-ref-filename="1077B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1078MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1078MI" data-ref-filename="1078MI">MI</dfn>,</td></tr>
<tr><th id="4030">4030</th><td>                                     <em>int</em> <dfn class="local col9 decl" id="1079DimIdx" title='DimIdx' data-type='int' data-ref="1079DimIdx" data-ref-filename="1079DimIdx">DimIdx</dfn>, <em>int</em> <dfn class="local col0 decl" id="1080NumVAddrs" title='NumVAddrs' data-type='int' data-ref="1080NumVAddrs" data-ref-filename="1080NumVAddrs">NumVAddrs</dfn>) {</td></tr>
<tr><th id="4031">4031</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="1081S32" title='S32' data-type='const llvm::LLT' data-ref="1081S32" data-ref-filename="1081S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="4032">4032</th><td></td></tr>
<tr><th id="4033">4033</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="1082AddrRegs" title='AddrRegs' data-type='SmallVector&lt;llvm::Register, 8&gt;' data-ref="1082AddrRegs" data-ref-filename="1082AddrRegs">AddrRegs</dfn>;</td></tr>
<tr><th id="4034">4034</th><td>  <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="1083I" title='I' data-type='int' data-ref="1083I" data-ref-filename="1083I">I</dfn> = <var>0</var>; <a class="local col3 ref" href="#1083I" title='I' data-ref="1083I" data-ref-filename="1083I">I</a> != <a class="local col0 ref" href="#1080NumVAddrs" title='NumVAddrs' data-ref="1080NumVAddrs" data-ref-filename="1080NumVAddrs">NumVAddrs</a>; ++<a class="local col3 ref" href="#1083I" title='I' data-ref="1083I" data-ref-filename="1083I">I</a>) {</td></tr>
<tr><th id="4035">4035</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="1084SrcOp" title='SrcOp' data-type='llvm::MachineOperand &amp;' data-ref="1084SrcOp" data-ref-filename="1084SrcOp">SrcOp</dfn> = <a class="local col8 ref" href="#1078MI" title='MI' data-ref="1078MI" data-ref-filename="1078MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#1079DimIdx" title='DimIdx' data-ref="1079DimIdx" data-ref-filename="1079DimIdx">DimIdx</a> + <a class="local col3 ref" href="#1083I" title='I' data-ref="1083I" data-ref-filename="1083I">I</a>);</td></tr>
<tr><th id="4036">4036</th><td>    <b>if</b> (<a class="local col4 ref" href="#1084SrcOp" title='SrcOp' data-ref="1084SrcOp" data-ref-filename="1084SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="4037">4037</th><td>      <a class="local col2 ref" href="#1082AddrRegs" title='AddrRegs' data-ref="1082AddrRegs" data-ref-filename="1082AddrRegs">AddrRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#1084SrcOp" title='SrcOp' data-ref="1084SrcOp" data-ref-filename="1084SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4038">4038</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(B.getMRI()-&gt;getType(SrcOp.getReg()) == S32);</td></tr>
<tr><th id="4039">4039</th><td>    }</td></tr>
<tr><th id="4040">4040</th><td>  }</td></tr>
<tr><th id="4041">4041</th><td></td></tr>
<tr><th id="4042">4042</th><td>  <em>int</em> <dfn class="local col5 decl" id="1085NumAddrRegs" title='NumAddrRegs' data-type='int' data-ref="1085NumAddrRegs" data-ref-filename="1085NumAddrRegs">NumAddrRegs</dfn> = <a class="local col2 ref" href="#1082AddrRegs" title='AddrRegs' data-ref="1082AddrRegs" data-ref-filename="1082AddrRegs">AddrRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="4043">4043</th><td>  <b>if</b> (<a class="local col5 ref" href="#1085NumAddrRegs" title='NumAddrRegs' data-ref="1085NumAddrRegs" data-ref-filename="1085NumAddrRegs">NumAddrRegs</a> != <var>1</var>) {</td></tr>
<tr><th id="4044">4044</th><td>    <i>// Round up to 8 elements for v5-v7</i></td></tr>
<tr><th id="4045">4045</th><td><i>    // FIXME: Missing intermediate sized register classes and instructions.</i></td></tr>
<tr><th id="4046">4046</th><td>    <b>if</b> (<a class="local col5 ref" href="#1085NumAddrRegs" title='NumAddrRegs' data-ref="1085NumAddrRegs" data-ref-filename="1085NumAddrRegs">NumAddrRegs</a> &gt; <var>4</var> &amp;&amp; !<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej" data-ref-filename="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col5 ref" href="#1085NumAddrRegs" title='NumAddrRegs' data-ref="1085NumAddrRegs" data-ref-filename="1085NumAddrRegs">NumAddrRegs</a>)) {</td></tr>
<tr><th id="4047">4047</th><td>      <em>const</em> <em>int</em> <dfn class="local col6 decl" id="1086RoundedNumRegs" title='RoundedNumRegs' data-type='const int' data-ref="1086RoundedNumRegs" data-ref-filename="1086RoundedNumRegs">RoundedNumRegs</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12NextPowerOf2Em" title='llvm::NextPowerOf2' data-ref="_ZN4llvm12NextPowerOf2Em" data-ref-filename="_ZN4llvm12NextPowerOf2Em">NextPowerOf2</a>(<a class="local col5 ref" href="#1085NumAddrRegs" title='NumAddrRegs' data-ref="1085NumAddrRegs" data-ref-filename="1085NumAddrRegs">NumAddrRegs</a>);</td></tr>
<tr><th id="4048">4048</th><td>      <em>auto</em> <dfn class="local col7 decl" id="1087Undef" title='Undef' data-type='llvm::MachineInstrBuilder' data-ref="1087Undef" data-ref-filename="1087Undef">Undef</dfn> = <a class="local col7 ref" href="#1077B" title='B' data-ref="1077B" data-ref-filename="1077B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#1081S32" title='S32' data-ref="1081S32" data-ref-filename="1081S32">S32</a>);</td></tr>
<tr><th id="4049">4049</th><td>      <a class="local col2 ref" href="#1082AddrRegs" title='AddrRegs' data-ref="1082AddrRegs" data-ref-filename="1082AddrRegs">AddrRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl13307417" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl13307417" data-ref-filename="_ZN4llvm15SmallVectorImpl6appendENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl13307417">append</a>(<a class="local col6 ref" href="#1086RoundedNumRegs" title='RoundedNumRegs' data-ref="1086RoundedNumRegs" data-ref-filename="1086RoundedNumRegs">RoundedNumRegs</a> - <a class="local col5 ref" href="#1085NumAddrRegs" title='NumAddrRegs' data-ref="1085NumAddrRegs" data-ref-filename="1085NumAddrRegs">NumAddrRegs</a>, <a class="local col7 ref" href="#1087Undef" title='Undef' data-ref="1087Undef" data-ref-filename="1087Undef">Undef</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="4050">4050</th><td>      <a class="local col5 ref" href="#1085NumAddrRegs" title='NumAddrRegs' data-ref="1085NumAddrRegs" data-ref-filename="1085NumAddrRegs">NumAddrRegs</a> = <a class="local col6 ref" href="#1086RoundedNumRegs" title='RoundedNumRegs' data-ref="1086RoundedNumRegs" data-ref-filename="1086RoundedNumRegs">RoundedNumRegs</a>;</td></tr>
<tr><th id="4051">4051</th><td>    }</td></tr>
<tr><th id="4052">4052</th><td></td></tr>
<tr><th id="4053">4053</th><td>    <em>auto</em> <dfn class="local col8 decl" id="1088VAddr" title='VAddr' data-type='llvm::MachineInstrBuilder' data-ref="1088VAddr" data-ref-filename="1088VAddr">VAddr</dfn> = <a class="local col7 ref" href="#1077B" title='B' data-ref="1077B" data-ref-filename="1077B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<a class="local col5 ref" href="#1085NumAddrRegs" title='NumAddrRegs' data-ref="1085NumAddrRegs" data-ref-filename="1085NumAddrRegs">NumAddrRegs</a>, <var>32</var>), <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col2 ref" href="#1082AddrRegs" title='AddrRegs' data-ref="1082AddrRegs" data-ref-filename="1082AddrRegs">AddrRegs</a>);</td></tr>
<tr><th id="4054">4054</th><td>    <a class="local col8 ref" href="#1078MI" title='MI' data-ref="1078MI" data-ref-filename="1078MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#1079DimIdx" title='DimIdx' data-ref="1079DimIdx" data-ref-filename="1079DimIdx">DimIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col8 ref" href="#1088VAddr" title='VAddr' data-ref="1088VAddr" data-ref-filename="1088VAddr">VAddr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="4055">4055</th><td>  }</td></tr>
<tr><th id="4056">4056</th><td></td></tr>
<tr><th id="4057">4057</th><td>  <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="1089I" title='I' data-type='int' data-ref="1089I" data-ref-filename="1089I">I</dfn> = <var>1</var>; <a class="local col9 ref" href="#1089I" title='I' data-ref="1089I" data-ref-filename="1089I">I</a> != <a class="local col0 ref" href="#1080NumVAddrs" title='NumVAddrs' data-ref="1080NumVAddrs" data-ref-filename="1080NumVAddrs">NumVAddrs</a>; ++<a class="local col9 ref" href="#1089I" title='I' data-ref="1089I" data-ref-filename="1089I">I</a>) {</td></tr>
<tr><th id="4058">4058</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1090SrcOp" title='SrcOp' data-type='llvm::MachineOperand &amp;' data-ref="1090SrcOp" data-ref-filename="1090SrcOp">SrcOp</dfn> = <a class="local col8 ref" href="#1078MI" title='MI' data-ref="1078MI" data-ref-filename="1078MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#1079DimIdx" title='DimIdx' data-ref="1079DimIdx" data-ref-filename="1079DimIdx">DimIdx</a> + <a class="local col9 ref" href="#1089I" title='I' data-ref="1089I" data-ref-filename="1089I">I</a>);</td></tr>
<tr><th id="4059">4059</th><td>    <b>if</b> (<a class="local col0 ref" href="#1090SrcOp" title='SrcOp' data-ref="1090SrcOp" data-ref-filename="1090SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="4060">4060</th><td>      <a class="local col8 ref" href="#1078MI" title='MI' data-ref="1078MI" data-ref-filename="1078MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#1079DimIdx" title='DimIdx' data-ref="1079DimIdx" data-ref-filename="1079DimIdx">DimIdx</a> + <a class="local col9 ref" href="#1089I" title='I' data-ref="1089I" data-ref-filename="1089I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>);</td></tr>
<tr><th id="4061">4061</th><td>  }</td></tr>
<tr><th id="4062">4062</th><td>}</td></tr>
<tr><th id="4063">4063</th><td></td></tr>
<tr><th id="4064">4064</th><td><i class="doc">/// Rewrite image intrinsics to use register layouts expected by the subtarget.</i></td></tr>
<tr><th id="4065">4065</th><td><i class="doc">///</i></td></tr>
<tr><th id="4066">4066</th><td><i class="doc">/// Depending on the subtarget, load/store with 16-bit element data need to be</i></td></tr>
<tr><th id="4067">4067</th><td><i class="doc">/// rewritten to use the low half of 32-bit registers, or directly use a packed</i></td></tr>
<tr><th id="4068">4068</th><td><i class="doc">/// layout. 16-bit addresses should also sometimes be packed into 32-bit</i></td></tr>
<tr><th id="4069">4069</th><td><i class="doc">/// registers.</i></td></tr>
<tr><th id="4070">4070</th><td><i class="doc">///</i></td></tr>
<tr><th id="4071">4071</th><td><i class="doc">/// We don't want to directly select image instructions just yet, but also want</i></td></tr>
<tr><th id="4072">4072</th><td><i class="doc">/// to exposes all register repacking to the legalizer/combiners. We also don't</i></td></tr>
<tr><th id="4073">4073</th><td><i class="doc">/// want a selected instrution entering RegBankSelect. In order to avoid</i></td></tr>
<tr><th id="4074">4074</th><td><i class="doc">/// defining a multitude of intermediate image instructions, directly hack on</i></td></tr>
<tr><th id="4075">4075</th><td><i class="doc">/// the intrinsic's arguments. In cases like a16 addreses, this requires padding</i></td></tr>
<tr><th id="4076">4076</th><td><i class="doc">/// now unnecessary arguments with $noreg.</i></td></tr>
<tr><th id="4077">4077</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE" title='llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE">legalizeImageIntrinsic</dfn>(</td></tr>
<tr><th id="4078">4078</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1091MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1091MI" data-ref-filename="1091MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="1092B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="1092B" data-ref-filename="1092B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col3 decl" id="1093Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="1093Observer" data-ref-filename="1093Observer">Observer</dfn>,</td></tr>
<tr><th id="4079">4079</th><td>    <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo" title='llvm::AMDGPU::ImageDimIntrinsicInfo' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo">ImageDimIntrinsicInfo</a> *<dfn class="local col4 decl" id="1094Intr" title='Intr' data-type='const AMDGPU::ImageDimIntrinsicInfo *' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</dfn>) <em>const</em> {</td></tr>
<tr><th id="4080">4080</th><td></td></tr>
<tr><th id="4081">4081</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="1095NumDefs" title='NumDefs' data-type='const unsigned int' data-ref="1095NumDefs" data-ref-filename="1095NumDefs">NumDefs</dfn> = <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" data-ref-filename="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>();</td></tr>
<tr><th id="4082">4082</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="1096ArgOffset" title='ArgOffset' data-type='const unsigned int' data-ref="1096ArgOffset" data-ref-filename="1096ArgOffset">ArgOffset</dfn> = <a class="local col5 ref" href="#1095NumDefs" title='NumDefs' data-ref="1095NumDefs" data-ref-filename="1095NumDefs">NumDefs</a> + <var>1</var>;</td></tr>
<tr><th id="4083">4083</th><td>  <em>bool</em> <dfn class="local col7 decl" id="1097IsTFE" title='IsTFE' data-type='bool' data-ref="1097IsTFE" data-ref-filename="1097IsTFE">IsTFE</dfn> = <a class="local col5 ref" href="#1095NumDefs" title='NumDefs' data-ref="1095NumDefs" data-ref-filename="1095NumDefs">NumDefs</a> == <var>2</var>;</td></tr>
<tr><th id="4084">4084</th><td>  <i>// We are only processing the operands of d16 image operations on subtargets</i></td></tr>
<tr><th id="4085">4085</th><td><i>  // that use the unpacked register layout, or need to repack the TFE result.</i></td></tr>
<tr><th id="4086">4086</th><td><i></i></td></tr>
<tr><th id="4087">4087</th><td><i>  // TODO: Do we need to guard against already legalized intrinsics?</i></td></tr>
<tr><th id="4088">4088</th><td>  <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo" title='llvm::AMDGPU::MIMGBaseOpcodeInfo' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo">MIMGBaseOpcodeInfo</a> *<dfn class="local col8 decl" id="1098BaseOpcode" title='BaseOpcode' data-type='const AMDGPU::MIMGBaseOpcodeInfo *' data-ref="1098BaseOpcode" data-ref-filename="1098BaseOpcode">BaseOpcode</dfn> =</td></tr>
<tr><th id="4089">4089</th><td>      <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" title='llvm::AMDGPU::getMIMGBaseOpcodeInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj" data-ref-filename="_ZN4llvm6AMDGPU21getMIMGBaseOpcodeInfoEj">getMIMGBaseOpcodeInfo</a>(<a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" title='llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..BaseOpcode">BaseOpcode</a>);</td></tr>
<tr><th id="4090">4090</th><td></td></tr>
<tr><th id="4091">4091</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="1099MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="1099MRI" data-ref-filename="1099MRI">MRI</dfn> = <a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="4092">4092</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="1100S32" title='S32' data-type='const llvm::LLT' data-ref="1100S32" data-ref-filename="1100S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="4093">4093</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="1101S16" title='S16' data-type='const llvm::LLT' data-ref="1101S16" data-ref-filename="1101S16">S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>);</td></tr>
<tr><th id="4094">4094</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="1102V2S16" title='V2S16' data-type='const llvm::LLT' data-ref="1102V2S16" data-ref-filename="1102V2S16">V2S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var>, <var>16</var>);</td></tr>
<tr><th id="4095">4095</th><td></td></tr>
<tr><th id="4096">4096</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="1103DMask" title='DMask' data-type='unsigned int' data-ref="1103DMask" data-ref-filename="1103DMask">DMask</dfn> = <var>0</var>;</td></tr>
<tr><th id="4097">4097</th><td></td></tr>
<tr><th id="4098">4098</th><td>  <i>// Check for 16 bit addresses and pack if true.</i></td></tr>
<tr><th id="4099">4099</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="1104GradTy" title='GradTy' data-type='llvm::LLT' data-ref="1104GradTy" data-ref-filename="1104GradTy">GradTy</dfn> =</td></tr>
<tr><th id="4100">4100</th><td>      <a class="local col9 ref" href="#1099MRI" title='MRI' data-ref="1099MRI" data-ref-filename="1099MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1096ArgOffset" title='ArgOffset' data-ref="1096ArgOffset" data-ref-filename="1096ArgOffset">ArgOffset</a> + <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::GradientStart" title='llvm::AMDGPU::ImageDimIntrinsicInfo::GradientStart' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::GradientStart" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..GradientStart">GradientStart</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4101">4101</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="1105AddrTy" title='AddrTy' data-type='llvm::LLT' data-ref="1105AddrTy" data-ref-filename="1105AddrTy">AddrTy</dfn> =</td></tr>
<tr><th id="4102">4102</th><td>      <a class="local col9 ref" href="#1099MRI" title='MRI' data-ref="1099MRI" data-ref-filename="1099MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1096ArgOffset" title='ArgOffset' data-ref="1096ArgOffset" data-ref-filename="1096ArgOffset">ArgOffset</a> + <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::CoordStart" title='llvm::AMDGPU::ImageDimIntrinsicInfo::CoordStart' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::CoordStart" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..CoordStart">CoordStart</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4103">4103</th><td>  <em>const</em> <em>bool</em> <dfn class="local col6 decl" id="1106IsG16" title='IsG16' data-type='const bool' data-ref="1106IsG16" data-ref-filename="1106IsG16">IsG16</dfn> = <a class="local col4 ref" href="#1104GradTy" title='GradTy' data-ref="1104GradTy" data-ref-filename="1104GradTy">GradTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col1 ref" href="#1101S16" title='S16' data-ref="1101S16" data-ref-filename="1101S16">S16</a>;</td></tr>
<tr><th id="4104">4104</th><td>  <em>const</em> <em>bool</em> <dfn class="local col7 decl" id="1107IsA16" title='IsA16' data-type='const bool' data-ref="1107IsA16" data-ref-filename="1107IsA16">IsA16</dfn> = <a class="local col5 ref" href="#1105AddrTy" title='AddrTy' data-ref="1105AddrTy" data-ref-filename="1105AddrTy">AddrTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col1 ref" href="#1101S16" title='S16' data-ref="1101S16" data-ref-filename="1101S16">S16</a>;</td></tr>
<tr><th id="4105">4105</th><td></td></tr>
<tr><th id="4106">4106</th><td>  <em>int</em> <dfn class="local col8 decl" id="1108DMaskLanes" title='DMaskLanes' data-type='int' data-ref="1108DMaskLanes" data-ref-filename="1108DMaskLanes">DMaskLanes</dfn> = <var>0</var>;</td></tr>
<tr><th id="4107">4107</th><td>  <b>if</b> (!<a class="local col8 ref" href="#1098BaseOpcode" title='BaseOpcode' data-ref="1098BaseOpcode" data-ref-filename="1098BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Atomic">Atomic</a>) {</td></tr>
<tr><th id="4108">4108</th><td>    <a class="local col3 ref" href="#1103DMask" title='DMask' data-ref="1103DMask" data-ref-filename="1103DMask">DMask</a> = <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1096ArgOffset" title='ArgOffset' data-ref="1096ArgOffset" data-ref-filename="1096ArgOffset">ArgOffset</a> + <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::DMaskIndex" title='llvm::AMDGPU::ImageDimIntrinsicInfo::DMaskIndex' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::DMaskIndex" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..DMaskIndex">DMaskIndex</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4109">4109</th><td>    <b>if</b> (<a class="local col8 ref" href="#1098BaseOpcode" title='BaseOpcode' data-ref="1098BaseOpcode" data-ref-filename="1098BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Gather4" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Gather4">Gather4</a>) {</td></tr>
<tr><th id="4110">4110</th><td>      <a class="local col8 ref" href="#1108DMaskLanes" title='DMaskLanes' data-ref="1108DMaskLanes" data-ref-filename="1108DMaskLanes">DMaskLanes</a> = <var>4</var>;</td></tr>
<tr><th id="4111">4111</th><td>    } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#1103DMask" title='DMask' data-ref="1103DMask" data-ref-filename="1103DMask">DMask</a> != <var>0</var>) {</td></tr>
<tr><th id="4112">4112</th><td>      <a class="local col8 ref" href="#1108DMaskLanes" title='DMaskLanes' data-ref="1108DMaskLanes" data-ref-filename="1108DMaskLanes">DMaskLanes</a> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_" data-ref-filename="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col3 ref" href="#1103DMask" title='DMask' data-ref="1103DMask" data-ref-filename="1103DMask">DMask</a>);</td></tr>
<tr><th id="4113">4113</th><td>    } <b>else</b> <b>if</b> (!<a class="local col7 ref" href="#1097IsTFE" title='IsTFE' data-ref="1097IsTFE" data-ref-filename="1097IsTFE">IsTFE</a> &amp;&amp; !<a class="local col8 ref" href="#1098BaseOpcode" title='BaseOpcode' data-ref="1098BaseOpcode" data-ref-filename="1098BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Store" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Store' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Store" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Store">Store</a>) {</td></tr>
<tr><th id="4114">4114</th><td>      <i>// If dmask is 0, this is a no-op load. This can be eliminated.</i></td></tr>
<tr><th id="4115">4115</th><td>      <a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE"></a><a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4116">4116</th><td>      <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4117">4117</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4118">4118</th><td>    }</td></tr>
<tr><th id="4119">4119</th><td>  }</td></tr>
<tr><th id="4120">4120</th><td></td></tr>
<tr><th id="4121">4121</th><td>  <a class="local col3 ref" href="#1093Observer" title='Observer' data-ref="1093Observer" data-ref-filename="1093Observer">Observer</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE" title='llvm::GISelChangeObserver::changingInstr' data-ref="_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE">changingInstr</a>(<span class='refarg'><a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a></span>);</td></tr>
<tr><th id="4122">4122</th><td>  <em>auto</em> <dfn class="local col9 decl" id="1109ChangedInstr" title='ChangedInstr' data-type='llvm::detail::scope_exit&lt;(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp:4122:39)&gt;' data-ref="1109ChangedInstr" data-ref-filename="1109ChangedInstr">ChangedInstr</dfn> = <a class="tu ref fn" href="../../../include/llvm/ADT/ScopeExit.h.html#_ZN4llvm15make_scope_exitEOT_" title='llvm::make_scope_exit' data-use='c' data-ref="_ZN4llvm15make_scope_exitEOT_" data-ref-filename="_ZN4llvm15make_scope_exitEOT_">make_scope_exit</a>([&amp;] { <a class="local col3 ref" href="#1093Observer" title='Observer' data-ref="1093Observer" data-ref-filename="1093Observer">Observer</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE" title='llvm::GISelChangeObserver::changedInstr' data-ref="_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE">changedInstr</a>(<span class='refarg'><a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a></span>); });</td></tr>
<tr><th id="4123">4123</th><td></td></tr>
<tr><th id="4124">4124</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="1110NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="1110NewOpcode" data-ref-filename="1110NewOpcode">NewOpcode</dfn> = <a class="local col5 ref" href="#1095NumDefs" title='NumDefs' data-ref="1095NumDefs" data-ref-filename="1095NumDefs">NumDefs</a> == <var>0</var> ?</td></tr>
<tr><th id="4125">4125</th><td>    <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE" title='llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE' data-ref="llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE" data-ref-filename="llvm..AMDGPU..G_AMDGPU_INTRIN_IMAGE_STORE">G_AMDGPU_INTRIN_IMAGE_STORE</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD" title='llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD' data-ref="llvm::AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_INTRIN_IMAGE_LOAD">G_AMDGPU_INTRIN_IMAGE_LOAD</a>;</td></tr>
<tr><th id="4126">4126</th><td></td></tr>
<tr><th id="4127">4127</th><td>  <i>// Track that we legalized this</i></td></tr>
<tr><th id="4128">4128</th><td>  <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getTIIEv" title='llvm::MachineIRBuilder::getTII' data-ref="_ZN4llvm16MachineIRBuilder6getTIIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getTIIEv">getTII</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#1110NewOpcode" title='NewOpcode' data-ref="1110NewOpcode" data-ref-filename="1110NewOpcode">NewOpcode</a>));</td></tr>
<tr><th id="4129">4129</th><td></td></tr>
<tr><th id="4130">4130</th><td>  <i>// Expecting to get an error flag since TFC is on - and dmask is 0 Force</i></td></tr>
<tr><th id="4131">4131</th><td><i>  // dmask to be at least 1 otherwise the instruction will fail</i></td></tr>
<tr><th id="4132">4132</th><td>  <b>if</b> (<a class="local col7 ref" href="#1097IsTFE" title='IsTFE' data-ref="1097IsTFE" data-ref-filename="1097IsTFE">IsTFE</a> &amp;&amp; <a class="local col3 ref" href="#1103DMask" title='DMask' data-ref="1103DMask" data-ref-filename="1103DMask">DMask</a> == <var>0</var>) {</td></tr>
<tr><th id="4133">4133</th><td>    <a class="local col3 ref" href="#1103DMask" title='DMask' data-ref="1103DMask" data-ref-filename="1103DMask">DMask</a> = <var>0x1</var>;</td></tr>
<tr><th id="4134">4134</th><td>    <a class="local col8 ref" href="#1108DMaskLanes" title='DMaskLanes' data-ref="1108DMaskLanes" data-ref-filename="1108DMaskLanes">DMaskLanes</a> = <var>1</var>;</td></tr>
<tr><th id="4135">4135</th><td>    <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1096ArgOffset" title='ArgOffset' data-ref="1096ArgOffset" data-ref-filename="1096ArgOffset">ArgOffset</a> + <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::DMaskIndex" title='llvm::AMDGPU::ImageDimIntrinsicInfo::DMaskIndex' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::DMaskIndex" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..DMaskIndex">DMaskIndex</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col3 ref" href="#1103DMask" title='DMask' data-ref="1103DMask" data-ref-filename="1103DMask">DMask</a>);</td></tr>
<tr><th id="4136">4136</th><td>  }</td></tr>
<tr><th id="4137">4137</th><td></td></tr>
<tr><th id="4138">4138</th><td>  <b>if</b> (<a class="local col8 ref" href="#1098BaseOpcode" title='BaseOpcode' data-ref="1098BaseOpcode" data-ref-filename="1098BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Atomic">Atomic</a>) {</td></tr>
<tr><th id="4139">4139</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1111VData0" title='VData0' data-type='llvm::Register' data-ref="1111VData0" data-ref-filename="1111VData0">VData0</dfn> = <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4140">4140</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="1112Ty" title='Ty' data-type='llvm::LLT' data-ref="1112Ty" data-ref-filename="1112Ty">Ty</dfn> = <a class="local col9 ref" href="#1099MRI" title='MRI' data-ref="1099MRI" data-ref-filename="1099MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1111VData0" title='VData0' data-ref="1111VData0" data-ref-filename="1111VData0">VData0</a>);</td></tr>
<tr><th id="4141">4141</th><td></td></tr>
<tr><th id="4142">4142</th><td>    <i>// TODO: Allow atomic swap and bit ops for v2s16/v4s16</i></td></tr>
<tr><th id="4143">4143</th><td>    <b>if</b> (<a class="local col2 ref" href="#1112Ty" title='Ty' data-ref="1112Ty" data-ref-filename="1112Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="4144">4144</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4145">4145</th><td></td></tr>
<tr><th id="4146">4146</th><td>    <b>if</b> (<a class="local col8 ref" href="#1098BaseOpcode" title='BaseOpcode' data-ref="1098BaseOpcode" data-ref-filename="1098BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..AtomicX2">AtomicX2</a>) {</td></tr>
<tr><th id="4147">4147</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1113VData1" title='VData1' data-type='llvm::Register' data-ref="1113VData1" data-ref-filename="1113VData1">VData1</dfn> = <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4148">4148</th><td>      <i>// The two values are packed in one register.</i></td></tr>
<tr><th id="4149">4149</th><td>      <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="1114PackedTy" title='PackedTy' data-type='llvm::LLT' data-ref="1114PackedTy" data-ref-filename="1114PackedTy">PackedTy</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<var>2</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#1112Ty" title='Ty' data-ref="1112Ty" data-ref-filename="1112Ty">Ty</a>);</td></tr>
<tr><th id="4150">4150</th><td>      <em>auto</em> <dfn class="local col5 decl" id="1115Concat" title='Concat' data-type='llvm::MachineInstrBuilder' data-ref="1115Concat" data-ref-filename="1115Concat">Concat</dfn> = <a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col4 ref" href="#1114PackedTy" title='PackedTy' data-ref="1114PackedTy" data-ref-filename="1114PackedTy">PackedTy</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col1 ref" href="#1111VData0" title='VData0' data-ref="1111VData0" data-ref-filename="1111VData0">VData0</a>, <a class="local col3 ref" href="#1113VData1" title='VData1' data-ref="1113VData1" data-ref-filename="1113VData1">VData1</a>});</td></tr>
<tr><th id="4151">4151</th><td>      <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col5 ref" href="#1115Concat" title='Concat' data-ref="1115Concat" data-ref-filename="1115Concat">Concat</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="4152">4152</th><td>      <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>);</td></tr>
<tr><th id="4153">4153</th><td>    }</td></tr>
<tr><th id="4154">4154</th><td>  }</td></tr>
<tr><th id="4155">4155</th><td></td></tr>
<tr><th id="4156">4156</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="1116CorrectedNumVAddrs" title='CorrectedNumVAddrs' data-type='unsigned int' data-ref="1116CorrectedNumVAddrs" data-ref-filename="1116CorrectedNumVAddrs">CorrectedNumVAddrs</dfn> = <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::NumVAddrs" title='llvm::AMDGPU::ImageDimIntrinsicInfo::NumVAddrs' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::NumVAddrs" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..NumVAddrs">NumVAddrs</a>;</td></tr>
<tr><th id="4157">4157</th><td></td></tr>
<tr><th id="4158">4158</th><td>  <i>// Optimize _L to _LZ when _L is zero</i></td></tr>
<tr><th id="4159">4159</th><td>  <b>if</b> (<em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGLZMappingInfo" title='llvm::AMDGPU::MIMGLZMappingInfo' data-ref="llvm::AMDGPU::MIMGLZMappingInfo" data-ref-filename="llvm..AMDGPU..MIMGLZMappingInfo">MIMGLZMappingInfo</a> *<dfn class="local col7 decl" id="1117LZMappingInfo" title='LZMappingInfo' data-type='const AMDGPU::MIMGLZMappingInfo *' data-ref="1117LZMappingInfo" data-ref-filename="1117LZMappingInfo"><a class="local col7 ref" href="#1117LZMappingInfo" title='LZMappingInfo' data-ref="1117LZMappingInfo" data-ref-filename="1117LZMappingInfo">LZMappingInfo</a></dfn> =</td></tr>
<tr><th id="4160">4160</th><td>          <span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU20getMIMGLZMappingInfoEj" title='llvm::AMDGPU::getMIMGLZMappingInfo' data-ref="_ZN4llvm6AMDGPU20getMIMGLZMappingInfoEj" data-ref-filename="_ZN4llvm6AMDGPU20getMIMGLZMappingInfoEj">getMIMGLZMappingInfo</a>(<a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" title='llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..BaseOpcode">BaseOpcode</a>)) {</td></tr>
<tr><th id="4161">4161</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a> *<dfn class="local col8 decl" id="1118ConstantLod" title='ConstantLod' data-type='const llvm::ConstantFP *' data-ref="1118ConstantLod" data-ref-filename="1118ConstantLod">ConstantLod</dfn>;</td></tr>
<tr><th id="4162">4162</th><td></td></tr>
<tr><th id="4163">4163</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1096ArgOffset" title='ArgOffset' data-ref="1096ArgOffset" data-ref-filename="1096ArgOffset">ArgOffset</a> + <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::LodIndex" title='llvm::AMDGPU::ImageDimIntrinsicInfo::LodIndex' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::LodIndex" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..LodIndex">LodIndex</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="local col9 ref" href="#1099MRI" title='MRI' data-ref="1099MRI" data-ref-filename="1099MRI">MRI</a>,</td></tr>
<tr><th id="4164">4164</th><td>                 <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch7m_GFCstERPKNS_10ConstantFPE" title='llvm::MIPatternMatch::m_GFCst' data-ref="_ZN4llvm14MIPatternMatch7m_GFCstERPKNS_10ConstantFPE" data-ref-filename="_ZN4llvm14MIPatternMatch7m_GFCstERPKNS_10ConstantFPE">m_GFCst</a>(<span class='refarg'><a class="local col8 ref" href="#1118ConstantLod" title='ConstantLod' data-ref="1118ConstantLod" data-ref-filename="1118ConstantLod">ConstantLod</a></span>))) {</td></tr>
<tr><th id="4165">4165</th><td>      <b>if</b> (<a class="local col8 ref" href="#1118ConstantLod" title='ConstantLod' data-ref="1118ConstantLod" data-ref-filename="1118ConstantLod">ConstantLod</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP6isZeroEv" title='llvm::ConstantFP::isZero' data-ref="_ZNK4llvm10ConstantFP6isZeroEv" data-ref-filename="_ZNK4llvm10ConstantFP6isZeroEv">isZero</a>() || <a class="local col8 ref" href="#1118ConstantLod" title='ConstantLod' data-ref="1118ConstantLod" data-ref-filename="1118ConstantLod">ConstantLod</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP10isNegativeEv" title='llvm::ConstantFP::isNegative' data-ref="_ZNK4llvm10ConstantFP10isNegativeEv" data-ref-filename="_ZNK4llvm10ConstantFP10isNegativeEv">isNegative</a>()) {</td></tr>
<tr><th id="4166">4166</th><td>        <i>// Set new opcode to _lz variant of _l, and change the intrinsic ID.</i></td></tr>
<tr><th id="4167">4167</th><td>        <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo" title='llvm::AMDGPU::ImageDimIntrinsicInfo' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo">ImageDimIntrinsicInfo</a> *<dfn class="local col9 decl" id="1119NewImageDimIntr" title='NewImageDimIntr' data-type='const AMDGPU::ImageDimIntrinsicInfo *' data-ref="1119NewImageDimIntr" data-ref-filename="1119NewImageDimIntr">NewImageDimIntr</dfn> =</td></tr>
<tr><th id="4168">4168</th><td>            <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUInstrInfo.h.html#_ZN4llvm6AMDGPU33getImageDimInstrinsicByBaseOpcodeEjj" title='llvm::AMDGPU::getImageDimInstrinsicByBaseOpcode' data-ref="_ZN4llvm6AMDGPU33getImageDimInstrinsicByBaseOpcodeEjj" data-ref-filename="_ZN4llvm6AMDGPU33getImageDimInstrinsicByBaseOpcodeEjj">getImageDimInstrinsicByBaseOpcode</a>(<a class="local col7 ref" href="#1117LZMappingInfo" title='LZMappingInfo' data-ref="1117LZMappingInfo" data-ref-filename="1117LZMappingInfo">LZMappingInfo</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGLZMappingInfo::LZ" title='llvm::AMDGPU::MIMGLZMappingInfo::LZ' data-ref="llvm::AMDGPU::MIMGLZMappingInfo::LZ" data-ref-filename="llvm..AMDGPU..MIMGLZMappingInfo..LZ">LZ</a>,</td></tr>
<tr><th id="4169">4169</th><td>                                                      <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::Dim" title='llvm::AMDGPU::ImageDimIntrinsicInfo::Dim' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::Dim" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..Dim">Dim</a>);</td></tr>
<tr><th id="4170">4170</th><td></td></tr>
<tr><th id="4171">4171</th><td>        <i>// The starting indexes should remain in the same place.</i></td></tr>
<tr><th id="4172">4172</th><td>        --<a class="local col6 ref" href="#1116CorrectedNumVAddrs" title='CorrectedNumVAddrs' data-ref="1116CorrectedNumVAddrs" data-ref-filename="1116CorrectedNumVAddrs">CorrectedNumVAddrs</a>;</td></tr>
<tr><th id="4173">4173</th><td></td></tr>
<tr><th id="4174">4174</th><td>        <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" data-ref-filename="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>())</td></tr>
<tr><th id="4175">4175</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setIntrinsicIDEj" title='llvm::MachineOperand::setIntrinsicID' data-ref="_ZN4llvm14MachineOperand14setIntrinsicIDEj" data-ref-filename="_ZN4llvm14MachineOperand14setIntrinsicIDEj">setIntrinsicID</a>(<b>static_cast</b>&lt;<span class="namespace">Intrinsic::</span><a class="typedef" href="../../../include/llvm/IR/Intrinsics.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-type='unsigned int' data-ref="llvm::Intrinsic::ID" data-ref-filename="llvm..Intrinsic..ID">ID</a>&gt;(<a class="local col9 ref" href="#1119NewImageDimIntr" title='NewImageDimIntr' data-ref="1119NewImageDimIntr" data-ref-filename="1119NewImageDimIntr">NewImageDimIntr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::Intr" title='llvm::AMDGPU::ImageDimIntrinsicInfo::Intr' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::Intr" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..Intr">Intr</a>));</td></tr>
<tr><th id="4176">4176</th><td>        <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col6 ref" href="#1096ArgOffset" title='ArgOffset' data-ref="1096ArgOffset" data-ref-filename="1096ArgOffset">ArgOffset</a> + <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::LodIndex" title='llvm::AMDGPU::ImageDimIntrinsicInfo::LodIndex' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::LodIndex" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..LodIndex">LodIndex</a>);</td></tr>
<tr><th id="4177">4177</th><td>        <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a> = <a class="local col9 ref" href="#1119NewImageDimIntr" title='NewImageDimIntr' data-ref="1119NewImageDimIntr" data-ref-filename="1119NewImageDimIntr">NewImageDimIntr</a>;</td></tr>
<tr><th id="4178">4178</th><td>      }</td></tr>
<tr><th id="4179">4179</th><td>    }</td></tr>
<tr><th id="4180">4180</th><td>  }</td></tr>
<tr><th id="4181">4181</th><td></td></tr>
<tr><th id="4182">4182</th><td>  <i>// Optimize _mip away, when 'lod' is zero</i></td></tr>
<tr><th id="4183">4183</th><td>  <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU21getMIMGMIPMappingInfoEj" title='llvm::AMDGPU::getMIMGMIPMappingInfo' data-ref="_ZN4llvm6AMDGPU21getMIMGMIPMappingInfoEj" data-ref-filename="_ZN4llvm6AMDGPU21getMIMGMIPMappingInfoEj">getMIMGMIPMappingInfo</a>(<a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" title='llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..BaseOpcode">BaseOpcode</a>)) {</td></tr>
<tr><th id="4184">4184</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="1120ConstantLod" title='ConstantLod' data-type='int64_t' data-ref="1120ConstantLod" data-ref-filename="1120ConstantLod">ConstantLod</dfn>;</td></tr>
<tr><th id="4185">4185</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1096ArgOffset" title='ArgOffset' data-ref="1096ArgOffset" data-ref-filename="1096ArgOffset">ArgOffset</a> + <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::MipIndex" title='llvm::AMDGPU::ImageDimIntrinsicInfo::MipIndex' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::MipIndex" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..MipIndex">MipIndex</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="local col9 ref" href="#1099MRI" title='MRI' data-ref="1099MRI" data-ref-filename="1099MRI">MRI</a>,</td></tr>
<tr><th id="4186">4186</th><td>                 <a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch6m_ICstERl" title='llvm::MIPatternMatch::m_ICst' data-ref="_ZN4llvm14MIPatternMatch6m_ICstERl" data-ref-filename="_ZN4llvm14MIPatternMatch6m_ICstERl">m_ICst</a>(<span class='refarg'><a class="local col0 ref" href="#1120ConstantLod" title='ConstantLod' data-ref="1120ConstantLod" data-ref-filename="1120ConstantLod">ConstantLod</a></span>))) {</td></tr>
<tr><th id="4187">4187</th><td>      <b>if</b> (<a class="local col0 ref" href="#1120ConstantLod" title='ConstantLod' data-ref="1120ConstantLod" data-ref-filename="1120ConstantLod">ConstantLod</a> == <var>0</var>) {</td></tr>
<tr><th id="4188">4188</th><td>        <i>// TODO: Change intrinsic opcode and remove operand instead or replacing</i></td></tr>
<tr><th id="4189">4189</th><td><i>        // it with 0, as the _L to _LZ handling is done above.</i></td></tr>
<tr><th id="4190">4190</th><td>        <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1096ArgOffset" title='ArgOffset' data-ref="1096ArgOffset" data-ref-filename="1096ArgOffset">ArgOffset</a> + <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::MipIndex" title='llvm::AMDGPU::ImageDimIntrinsicInfo::MipIndex' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::MipIndex" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..MipIndex">MipIndex</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<var>0</var>);</td></tr>
<tr><th id="4191">4191</th><td>        --<a class="local col6 ref" href="#1116CorrectedNumVAddrs" title='CorrectedNumVAddrs' data-ref="1116CorrectedNumVAddrs" data-ref-filename="1116CorrectedNumVAddrs">CorrectedNumVAddrs</a>;</td></tr>
<tr><th id="4192">4192</th><td>      }</td></tr>
<tr><th id="4193">4193</th><td>    }</td></tr>
<tr><th id="4194">4194</th><td>  }</td></tr>
<tr><th id="4195">4195</th><td></td></tr>
<tr><th id="4196">4196</th><td>  <i>// Rewrite the addressing register layout before doing anything else.</i></td></tr>
<tr><th id="4197">4197</th><td>  <b>if</b> (<a class="local col7 ref" href="#1107IsA16" title='IsA16' data-ref="1107IsA16" data-ref-filename="1107IsA16">IsA16</a> || <a class="local col6 ref" href="#1106IsG16" title='IsG16' data-ref="1106IsG16" data-ref-filename="1106IsG16">IsG16</a>) {</td></tr>
<tr><th id="4198">4198</th><td>    <b>if</b> (<a class="local col7 ref" href="#1107IsA16" title='IsA16' data-ref="1107IsA16" data-ref-filename="1107IsA16">IsA16</a>) {</td></tr>
<tr><th id="4199">4199</th><td>      <i>// Target must support the feature and gradients need to be 16 bit too</i></td></tr>
<tr><th id="4200">4200</th><td>      <b>if</b> (!<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget6hasA16Ev" title='llvm::GCNSubtarget::hasA16' data-ref="_ZNK4llvm12GCNSubtarget6hasA16Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget6hasA16Ev">hasA16</a>() || !<a class="local col6 ref" href="#1106IsG16" title='IsG16' data-ref="1106IsG16" data-ref-filename="1106IsG16">IsG16</a>)</td></tr>
<tr><th id="4201">4201</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4202">4202</th><td>    } <b>else</b> <b>if</b> (!<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget6hasG16Ev" title='llvm::GCNSubtarget::hasG16' data-ref="_ZNK4llvm12GCNSubtarget6hasG16Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget6hasG16Ev">hasG16</a>())</td></tr>
<tr><th id="4203">4203</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4204">4204</th><td></td></tr>
<tr><th id="4205">4205</th><td>    <b>if</b> (<a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::NumVAddrs" title='llvm::AMDGPU::ImageDimIntrinsicInfo::NumVAddrs' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::NumVAddrs" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..NumVAddrs">NumVAddrs</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="4206">4206</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="1121PackedRegs" title='PackedRegs' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="1121PackedRegs" data-ref-filename="1121PackedRegs">PackedRegs</dfn>;</td></tr>
<tr><th id="4207">4207</th><td>      <i>// Don't compress addresses for G16</i></td></tr>
<tr><th id="4208">4208</th><td>      <em>const</em> <em>int</em> <dfn class="local col2 decl" id="1122PackEndIdx" title='PackEndIdx' data-type='const int' data-ref="1122PackEndIdx" data-ref-filename="1122PackEndIdx">PackEndIdx</dfn> = <a class="local col7 ref" href="#1107IsA16" title='IsA16' data-ref="1107IsA16" data-ref-filename="1107IsA16">IsA16</a> ? <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrEnd" title='llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrEnd' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrEnd" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..VAddrEnd">VAddrEnd</a> : <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::CoordStart" title='llvm::AMDGPU::ImageDimIntrinsicInfo::CoordStart' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::CoordStart" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..CoordStart">CoordStart</a>;</td></tr>
<tr><th id="4209">4209</th><td>      <a class="tu ref fn" href="#_ZL27packImageA16AddressToDwordsRN4llvm16MachineIRBuilderERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEEjPKNS_6AMDGPU21ImageDimIntrinsicInfoEj" title='packImageA16AddressToDwords' data-use='c' data-ref="_ZL27packImageA16AddressToDwordsRN4llvm16MachineIRBuilderERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEEjPKNS_6AMDGPU21ImageDimIntrinsicInfoEj" data-ref-filename="_ZL27packImageA16AddressToDwordsRN4llvm16MachineIRBuilderERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEEjPKNS_6AMDGPU21ImageDimIntrinsicInfoEj">packImageA16AddressToDwords</a>(<span class='refarg'><a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a></span>, <span class='refarg'><a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a></span>, <span class='refarg'><a class="local col1 ref" href="#1121PackedRegs" title='PackedRegs' data-ref="1121PackedRegs" data-ref-filename="1121PackedRegs">PackedRegs</a></span>, <a class="local col6 ref" href="#1096ArgOffset" title='ArgOffset' data-ref="1096ArgOffset" data-ref-filename="1096ArgOffset">ArgOffset</a>, <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>,</td></tr>
<tr><th id="4210">4210</th><td>                                  <a class="local col2 ref" href="#1122PackEndIdx" title='PackEndIdx' data-ref="1122PackEndIdx" data-ref-filename="1122PackEndIdx">PackEndIdx</a>);</td></tr>
<tr><th id="4211">4211</th><td></td></tr>
<tr><th id="4212">4212</th><td>      <b>if</b> (!<a class="local col7 ref" href="#1107IsA16" title='IsA16' data-ref="1107IsA16" data-ref-filename="1107IsA16">IsA16</a>) {</td></tr>
<tr><th id="4213">4213</th><td>        <i>// Add uncompressed address</i></td></tr>
<tr><th id="4214">4214</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="1123I" title='I' data-type='unsigned int' data-ref="1123I" data-ref-filename="1123I">I</dfn> = <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::CoordStart" title='llvm::AMDGPU::ImageDimIntrinsicInfo::CoordStart' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::CoordStart" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..CoordStart">CoordStart</a>; <a class="local col3 ref" href="#1123I" title='I' data-ref="1123I" data-ref-filename="1123I">I</a> &lt; <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrEnd" title='llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrEnd' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrEnd" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..VAddrEnd">VAddrEnd</a>; <a class="local col3 ref" href="#1123I" title='I' data-ref="1123I" data-ref-filename="1123I">I</a>++) {</td></tr>
<tr><th id="4215">4215</th><td>          <em>int</em> <dfn class="local col4 decl" id="1124AddrReg" title='AddrReg' data-type='int' data-ref="1124AddrReg" data-ref-filename="1124AddrReg">AddrReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1096ArgOffset" title='ArgOffset' data-ref="1096ArgOffset" data-ref-filename="1096ArgOffset">ArgOffset</a> + <a class="local col3 ref" href="#1123I" title='I' data-ref="1123I" data-ref-filename="1123I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4216">4216</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(B.getMRI()-&gt;getType(AddrReg) == LLT::scalar(<var>32</var>));</td></tr>
<tr><th id="4217">4217</th><td>          <a class="local col1 ref" href="#1121PackedRegs" title='PackedRegs' data-ref="1121PackedRegs" data-ref-filename="1121PackedRegs">PackedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#1124AddrReg" title='AddrReg' data-ref="1124AddrReg" data-ref-filename="1124AddrReg">AddrReg</a>);</td></tr>
<tr><th id="4218">4218</th><td>        }</td></tr>
<tr><th id="4219">4219</th><td>      }</td></tr>
<tr><th id="4220">4220</th><td></td></tr>
<tr><th id="4221">4221</th><td>      <i>// See also below in the non-a16 branch</i></td></tr>
<tr><th id="4222">4222</th><td>      <em>const</em> <em>bool</em> <dfn class="local col5 decl" id="1125UseNSA" title='UseNSA' data-type='const bool' data-ref="1125UseNSA" data-ref-filename="1125UseNSA">UseNSA</dfn> = <a class="local col1 ref" href="#1121PackedRegs" title='PackedRegs' data-ref="1121PackedRegs" data-ref-filename="1121PackedRegs">PackedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt;= <var>3</var> &amp;&amp; <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasNSAEncodingEv" title='llvm::GCNSubtarget::hasNSAEncoding' data-ref="_ZNK4llvm12GCNSubtarget14hasNSAEncodingEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14hasNSAEncodingEv">hasNSAEncoding</a>();</td></tr>
<tr><th id="4223">4223</th><td></td></tr>
<tr><th id="4224">4224</th><td>      <b>if</b> (!<a class="local col5 ref" href="#1125UseNSA" title='UseNSA' data-ref="1125UseNSA" data-ref-filename="1125UseNSA">UseNSA</a> &amp;&amp; <a class="local col1 ref" href="#1121PackedRegs" title='PackedRegs' data-ref="1121PackedRegs" data-ref-filename="1121PackedRegs">PackedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt; <var>1</var>) {</td></tr>
<tr><th id="4225">4225</th><td>        <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="1126PackedAddrTy" title='PackedAddrTy' data-type='llvm::LLT' data-ref="1126PackedAddrTy" data-ref-filename="1126PackedAddrTy">PackedAddrTy</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>2</var> * <a class="local col1 ref" href="#1121PackedRegs" title='PackedRegs' data-ref="1121PackedRegs" data-ref-filename="1121PackedRegs">PackedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(), <var>16</var>);</td></tr>
<tr><th id="4226">4226</th><td>        <em>auto</em> <dfn class="local col7 decl" id="1127Concat" title='Concat' data-type='llvm::MachineInstrBuilder' data-ref="1127Concat" data-ref-filename="1127Concat">Concat</dfn> = <a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildConcatVectors' data-ref="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildConcatVectors</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col6 ref" href="#1126PackedAddrTy" title='PackedAddrTy' data-ref="1126PackedAddrTy" data-ref-filename="1126PackedAddrTy">PackedAddrTy</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col1 ref" href="#1121PackedRegs" title='PackedRegs' data-ref="1121PackedRegs" data-ref-filename="1121PackedRegs">PackedRegs</a>);</td></tr>
<tr><th id="4227">4227</th><td>        <a class="local col1 ref" href="#1121PackedRegs" title='PackedRegs' data-ref="1121PackedRegs" data-ref-filename="1121PackedRegs">PackedRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#1127Concat" title='Concat' data-ref="1127Concat" data-ref-filename="1127Concat">Concat</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="4228">4228</th><td>        <a class="local col1 ref" href="#1121PackedRegs" title='PackedRegs' data-ref="1121PackedRegs" data-ref-filename="1121PackedRegs">PackedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113" data-ref-filename="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113">resize</a>(<var>1</var>);</td></tr>
<tr><th id="4229">4229</th><td>      }</td></tr>
<tr><th id="4230">4230</th><td></td></tr>
<tr><th id="4231">4231</th><td>      <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="1128NumPacked" title='NumPacked' data-type='const unsigned int' data-ref="1128NumPacked" data-ref-filename="1128NumPacked">NumPacked</dfn> = <a class="local col1 ref" href="#1121PackedRegs" title='PackedRegs' data-ref="1121PackedRegs" data-ref-filename="1121PackedRegs">PackedRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="4232">4232</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="1129I" title='I' data-type='unsigned int' data-ref="1129I" data-ref-filename="1129I">I</dfn> = <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart" title='llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..VAddrStart">VAddrStart</a>; <a class="local col9 ref" href="#1129I" title='I' data-ref="1129I" data-ref-filename="1129I">I</a> &lt; <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrEnd" title='llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrEnd' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrEnd" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..VAddrEnd">VAddrEnd</a>; <a class="local col9 ref" href="#1129I" title='I' data-ref="1129I" data-ref-filename="1129I">I</a>++) {</td></tr>
<tr><th id="4233">4233</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="1130SrcOp" title='SrcOp' data-type='llvm::MachineOperand &amp;' data-ref="1130SrcOp" data-ref-filename="1130SrcOp">SrcOp</dfn> = <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#1096ArgOffset" title='ArgOffset' data-ref="1096ArgOffset" data-ref-filename="1096ArgOffset">ArgOffset</a> + <a class="local col9 ref" href="#1129I" title='I' data-ref="1129I" data-ref-filename="1129I">I</a>);</td></tr>
<tr><th id="4234">4234</th><td>        <b>if</b> (!<a class="local col0 ref" href="#1130SrcOp" title='SrcOp' data-ref="1130SrcOp" data-ref-filename="1130SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="4235">4235</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcOp.isImm() &amp;&amp; SrcOp.getImm() == <var>0</var>);</td></tr>
<tr><th id="4236">4236</th><td>          <b>continue</b>;</td></tr>
<tr><th id="4237">4237</th><td>        }</td></tr>
<tr><th id="4238">4238</th><td></td></tr>
<tr><th id="4239">4239</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcOp.getReg() != AMDGPU::NoRegister);</td></tr>
<tr><th id="4240">4240</th><td></td></tr>
<tr><th id="4241">4241</th><td>        <b>if</b> (<a class="local col9 ref" href="#1129I" title='I' data-ref="1129I" data-ref-filename="1129I">I</a> - <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart" title='llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..VAddrStart">VAddrStart</a> &lt; <a class="local col8 ref" href="#1128NumPacked" title='NumPacked' data-ref="1128NumPacked" data-ref-filename="1128NumPacked">NumPacked</a>)</td></tr>
<tr><th id="4242">4242</th><td>          <a class="local col0 ref" href="#1130SrcOp" title='SrcOp' data-ref="1130SrcOp" data-ref-filename="1130SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1121PackedRegs" title='PackedRegs' data-ref="1121PackedRegs" data-ref-filename="1121PackedRegs">PackedRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#1129I" title='I' data-ref="1129I" data-ref-filename="1129I">I</a> - <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart" title='llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..VAddrStart">VAddrStart</a>]</a>);</td></tr>
<tr><th id="4243">4243</th><td>        <b>else</b></td></tr>
<tr><th id="4244">4244</th><td>          <a class="local col0 ref" href="#1130SrcOp" title='SrcOp' data-ref="1130SrcOp" data-ref-filename="1130SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::NoRegister" title='llvm::AMDGPU::NoRegister' data-ref="llvm::AMDGPU::NoRegister" data-ref-filename="llvm..AMDGPU..NoRegister">NoRegister</a>);</td></tr>
<tr><th id="4245">4245</th><td>      }</td></tr>
<tr><th id="4246">4246</th><td>    }</td></tr>
<tr><th id="4247">4247</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4248">4248</th><td>    <i>// If the register allocator cannot place the address registers contiguously</i></td></tr>
<tr><th id="4249">4249</th><td><i>    // without introducing moves, then using the non-sequential address encoding</i></td></tr>
<tr><th id="4250">4250</th><td><i>    // is always preferable, since it saves VALU instructions and is usually a</i></td></tr>
<tr><th id="4251">4251</th><td><i>    // wash in terms of code size or even better.</i></td></tr>
<tr><th id="4252">4252</th><td><i>    //</i></td></tr>
<tr><th id="4253">4253</th><td><i>    // However, we currently have no way of hinting to the register allocator</i></td></tr>
<tr><th id="4254">4254</th><td><i>    // that MIMG addresses should be placed contiguously when it is possible to</i></td></tr>
<tr><th id="4255">4255</th><td><i>    // do so, so force non-NSA for the common 2-address case as a heuristic.</i></td></tr>
<tr><th id="4256">4256</th><td><i>    //</i></td></tr>
<tr><th id="4257">4257</th><td><i>    // SIShrinkInstructions will convert NSA encodings to non-NSA after register</i></td></tr>
<tr><th id="4258">4258</th><td><i>    // allocation when possible.</i></td></tr>
<tr><th id="4259">4259</th><td>    <em>const</em> <em>bool</em> <dfn class="local col1 decl" id="1131UseNSA" title='UseNSA' data-type='const bool' data-ref="1131UseNSA" data-ref-filename="1131UseNSA">UseNSA</dfn> = <a class="local col6 ref" href="#1116CorrectedNumVAddrs" title='CorrectedNumVAddrs' data-ref="1116CorrectedNumVAddrs" data-ref-filename="1116CorrectedNumVAddrs">CorrectedNumVAddrs</a> &gt;= <var>3</var> &amp;&amp; <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget14hasNSAEncodingEv" title='llvm::GCNSubtarget::hasNSAEncoding' data-ref="_ZNK4llvm12GCNSubtarget14hasNSAEncodingEv" data-ref-filename="_ZNK4llvm12GCNSubtarget14hasNSAEncodingEv">hasNSAEncoding</a>();</td></tr>
<tr><th id="4260">4260</th><td></td></tr>
<tr><th id="4261">4261</th><td>    <b>if</b> (!<a class="local col1 ref" href="#1131UseNSA" title='UseNSA' data-ref="1131UseNSA" data-ref-filename="1131UseNSA">UseNSA</a> &amp;&amp; <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::NumVAddrs" title='llvm::AMDGPU::ImageDimIntrinsicInfo::NumVAddrs' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::NumVAddrs" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..NumVAddrs">NumVAddrs</a> &gt; <var>1</var>)</td></tr>
<tr><th id="4262">4262</th><td>      <a class="tu ref fn" href="#_ZL24convertImageAddrToPackedRN4llvm16MachineIRBuilderERNS_12MachineInstrEii" title='convertImageAddrToPacked' data-use='c' data-ref="_ZL24convertImageAddrToPackedRN4llvm16MachineIRBuilderERNS_12MachineInstrEii" data-ref-filename="_ZL24convertImageAddrToPackedRN4llvm16MachineIRBuilderERNS_12MachineInstrEii">convertImageAddrToPacked</a>(<span class='refarg'><a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a></span>, <span class='refarg'><a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a></span>, <a class="local col6 ref" href="#1096ArgOffset" title='ArgOffset' data-ref="1096ArgOffset" data-ref-filename="1096ArgOffset">ArgOffset</a> + <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart" title='llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..VAddrStart">VAddrStart</a>,</td></tr>
<tr><th id="4263">4263</th><td>                               <a class="local col4 ref" href="#1094Intr" title='Intr' data-ref="1094Intr" data-ref-filename="1094Intr">Intr</a>-&gt;<a class="ref field" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo::NumVAddrs" title='llvm::AMDGPU::ImageDimIntrinsicInfo::NumVAddrs' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo::NumVAddrs" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo..NumVAddrs">NumVAddrs</a>);</td></tr>
<tr><th id="4264">4264</th><td>  }</td></tr>
<tr><th id="4265">4265</th><td></td></tr>
<tr><th id="4266">4266</th><td>  <em>int</em> <dfn class="local col2 decl" id="1132Flags" title='Flags' data-type='int' data-ref="1132Flags" data-ref-filename="1132Flags">Flags</dfn> = <var>0</var>;</td></tr>
<tr><th id="4267">4267</th><td>  <b>if</b> (<a class="local col7 ref" href="#1107IsA16" title='IsA16' data-ref="1107IsA16" data-ref-filename="1107IsA16">IsA16</a>)</td></tr>
<tr><th id="4268">4268</th><td>    <a class="local col2 ref" href="#1132Flags" title='Flags' data-ref="1132Flags" data-ref-filename="1132Flags">Flags</a> |= <var>1</var>;</td></tr>
<tr><th id="4269">4269</th><td>  <b>if</b> (<a class="local col6 ref" href="#1106IsG16" title='IsG16' data-ref="1106IsG16" data-ref-filename="1106IsG16">IsG16</a>)</td></tr>
<tr><th id="4270">4270</th><td>    <a class="local col2 ref" href="#1132Flags" title='Flags' data-ref="1132Flags" data-ref-filename="1132Flags">Flags</a> |= <var>2</var>;</td></tr>
<tr><th id="4271">4271</th><td>  <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col2 ref" href="#1132Flags" title='Flags' data-ref="1132Flags" data-ref-filename="1132Flags">Flags</a>));</td></tr>
<tr><th id="4272">4272</th><td></td></tr>
<tr><th id="4273">4273</th><td>  <b>if</b> (<a class="local col8 ref" href="#1098BaseOpcode" title='BaseOpcode' data-ref="1098BaseOpcode" data-ref-filename="1098BaseOpcode">BaseOpcode</a>-&gt;<a class="ref field" href="Utils/AMDGPUBaseInfo.h.html#llvm::AMDGPU::MIMGBaseOpcodeInfo::Store" title='llvm::AMDGPU::MIMGBaseOpcodeInfo::Store' data-ref="llvm::AMDGPU::MIMGBaseOpcodeInfo::Store" data-ref-filename="llvm..AMDGPU..MIMGBaseOpcodeInfo..Store">Store</a>) { <i>// No TFE for stores?</i></td></tr>
<tr><th id="4274">4274</th><td>    <i>// TODO: Handle dmask trim</i></td></tr>
<tr><th id="4275">4275</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1133VData" title='VData' data-type='llvm::Register' data-ref="1133VData" data-ref-filename="1133VData">VData</dfn> = <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4276">4276</th><td>    <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col4 decl" id="1134Ty" title='Ty' data-type='llvm::LLT' data-ref="1134Ty" data-ref-filename="1134Ty">Ty</dfn> = <a class="local col9 ref" href="#1099MRI" title='MRI' data-ref="1099MRI" data-ref-filename="1099MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1133VData" title='VData' data-ref="1133VData" data-ref-filename="1133VData">VData</a>);</td></tr>
<tr><th id="4277">4277</th><td>    <b>if</b> (!<a class="local col4 ref" href="#1134Ty" title='Ty' data-ref="1134Ty" data-ref-filename="1134Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || <a class="local col4 ref" href="#1134Ty" title='Ty' data-ref="1134Ty" data-ref-filename="1134Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>() <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col1 ref" href="#1101S16" title='S16' data-ref="1101S16" data-ref-filename="1101S16">S16</a>)</td></tr>
<tr><th id="4278">4278</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4279">4279</th><td></td></tr>
<tr><th id="4280">4280</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1135RepackedReg" title='RepackedReg' data-type='llvm::Register' data-ref="1135RepackedReg" data-ref-filename="1135RepackedReg">RepackedReg</dfn> = <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb" title='llvm::AMDGPULegalizerInfo::handleD16VData' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb">handleD16VData</a>(<span class='refarg'><a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a></span>, <span class='refarg'>*<a class="local col9 ref" href="#1099MRI" title='MRI' data-ref="1099MRI" data-ref-filename="1099MRI">MRI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1133VData" title='VData' data-ref="1133VData" data-ref-filename="1133VData">VData</a>, <b>true</b>);</td></tr>
<tr><th id="4281">4281</th><td>    <b>if</b> (<a class="local col5 ref" href="#1135RepackedReg" title='RepackedReg' data-ref="1135RepackedReg" data-ref-filename="1135RepackedReg">RepackedReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col3 ref" href="#1133VData" title='VData' data-ref="1133VData" data-ref-filename="1133VData">VData</a>) {</td></tr>
<tr><th id="4282">4282</th><td>      <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1135RepackedReg" title='RepackedReg' data-ref="1135RepackedReg" data-ref-filename="1135RepackedReg">RepackedReg</a>);</td></tr>
<tr><th id="4283">4283</th><td>    }</td></tr>
<tr><th id="4284">4284</th><td></td></tr>
<tr><th id="4285">4285</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4286">4286</th><td>  }</td></tr>
<tr><th id="4287">4287</th><td></td></tr>
<tr><th id="4288">4288</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1136DstReg" title='DstReg' data-type='llvm::Register' data-ref="1136DstReg" data-ref-filename="1136DstReg">DstReg</dfn> = <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4289">4289</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="1137Ty" title='Ty' data-type='llvm::LLT' data-ref="1137Ty" data-ref-filename="1137Ty">Ty</dfn> = <a class="local col9 ref" href="#1099MRI" title='MRI' data-ref="1099MRI" data-ref-filename="1099MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1136DstReg" title='DstReg' data-ref="1136DstReg" data-ref-filename="1136DstReg">DstReg</a>);</td></tr>
<tr><th id="4290">4290</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="1138EltTy" title='EltTy' data-type='const llvm::LLT' data-ref="1138EltTy" data-ref-filename="1138EltTy">EltTy</dfn> = <a class="local col7 ref" href="#1137Ty" title='Ty' data-ref="1137Ty" data-ref-filename="1137Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getScalarTypeEv" title='llvm::LLT::getScalarType' data-ref="_ZNK4llvm3LLT13getScalarTypeEv" data-ref-filename="_ZNK4llvm3LLT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="4291">4291</th><td>  <em>const</em> <em>bool</em> <dfn class="local col9 decl" id="1139IsD16" title='IsD16' data-type='const bool' data-ref="1139IsD16" data-ref-filename="1139IsD16">IsD16</dfn> = <a class="local col7 ref" href="#1137Ty" title='Ty' data-ref="1137Ty" data-ref-filename="1137Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getScalarTypeEv" title='llvm::LLT::getScalarType' data-ref="_ZNK4llvm3LLT13getScalarTypeEv" data-ref-filename="_ZNK4llvm3LLT13getScalarTypeEv">getScalarType</a>() <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col1 ref" href="#1101S16" title='S16' data-ref="1101S16" data-ref-filename="1101S16">S16</a>;</td></tr>
<tr><th id="4292">4292</th><td>  <em>const</em> <em>int</em> <dfn class="local col0 decl" id="1140NumElts" title='NumElts' data-type='const int' data-ref="1140NumElts" data-ref-filename="1140NumElts">NumElts</dfn> = <a class="local col7 ref" href="#1137Ty" title='Ty' data-ref="1137Ty" data-ref-filename="1137Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>() ? <a class="local col7 ref" href="#1137Ty" title='Ty' data-ref="1137Ty" data-ref-filename="1137Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() : <var>1</var>;</td></tr>
<tr><th id="4293">4293</th><td></td></tr>
<tr><th id="4294">4294</th><td>  <i>// Confirm that the return type is large enough for the dmask specified</i></td></tr>
<tr><th id="4295">4295</th><td>  <b>if</b> (<a class="local col0 ref" href="#1140NumElts" title='NumElts' data-ref="1140NumElts" data-ref-filename="1140NumElts">NumElts</a> &lt; <a class="local col8 ref" href="#1108DMaskLanes" title='DMaskLanes' data-ref="1108DMaskLanes" data-ref-filename="1108DMaskLanes">DMaskLanes</a>)</td></tr>
<tr><th id="4296">4296</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4297">4297</th><td></td></tr>
<tr><th id="4298">4298</th><td>  <b>if</b> (<a class="local col0 ref" href="#1140NumElts" title='NumElts' data-ref="1140NumElts" data-ref-filename="1140NumElts">NumElts</a> &gt; <var>4</var> || <a class="local col8 ref" href="#1108DMaskLanes" title='DMaskLanes' data-ref="1108DMaskLanes" data-ref-filename="1108DMaskLanes">DMaskLanes</a> &gt; <var>4</var>)</td></tr>
<tr><th id="4299">4299</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4300">4300</th><td></td></tr>
<tr><th id="4301">4301</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="1141AdjustedNumElts" title='AdjustedNumElts' data-type='const unsigned int' data-ref="1141AdjustedNumElts" data-ref-filename="1141AdjustedNumElts">AdjustedNumElts</dfn> = <a class="local col8 ref" href="#1108DMaskLanes" title='DMaskLanes' data-ref="1108DMaskLanes" data-ref-filename="1108DMaskLanes">DMaskLanes</a> == <var>0</var> ? <var>1</var> : <a class="local col8 ref" href="#1108DMaskLanes" title='DMaskLanes' data-ref="1108DMaskLanes" data-ref-filename="1108DMaskLanes">DMaskLanes</a>;</td></tr>
<tr><th id="4302">4302</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="1142AdjustedTy" title='AdjustedTy' data-type='const llvm::LLT' data-ref="1142AdjustedTy" data-ref-filename="1142AdjustedTy">AdjustedTy</dfn> = <a class="local col7 ref" href="#1137Ty" title='Ty' data-ref="1137Ty" data-ref-filename="1137Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT17changeNumElementsEj" title='llvm::LLT::changeNumElements' data-ref="_ZNK4llvm3LLT17changeNumElementsEj" data-ref-filename="_ZNK4llvm3LLT17changeNumElementsEj">changeNumElements</a>(<a class="local col1 ref" href="#1141AdjustedNumElts" title='AdjustedNumElts' data-ref="1141AdjustedNumElts" data-ref-filename="1141AdjustedNumElts">AdjustedNumElts</a>);</td></tr>
<tr><th id="4303">4303</th><td></td></tr>
<tr><th id="4304">4304</th><td>  <i>// The raw dword aligned data component of the load. The only legal cases</i></td></tr>
<tr><th id="4305">4305</th><td><i>  // where this matters should be when using the packed D16 format, for</i></td></tr>
<tr><th id="4306">4306</th><td><i>  // s16 -&gt; &lt;2 x s16&gt;, and &lt;3 x s16&gt; -&gt; &lt;4 x s16&gt;,</i></td></tr>
<tr><th id="4307">4307</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev" data-ref-filename="_ZN4llvm3LLTC1Ev"></a><dfn class="local col3 decl" id="1143RoundedTy" title='RoundedTy' data-type='llvm::LLT' data-ref="1143RoundedTy" data-ref-filename="1143RoundedTy">RoundedTy</dfn>;</td></tr>
<tr><th id="4308">4308</th><td></td></tr>
<tr><th id="4309">4309</th><td>  <i>// S32 vector to to cover all data, plus TFE result element.</i></td></tr>
<tr><th id="4310">4310</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev" data-ref-filename="_ZN4llvm3LLTC1Ev"></a><dfn class="local col4 decl" id="1144TFETy" title='TFETy' data-type='llvm::LLT' data-ref="1144TFETy" data-ref-filename="1144TFETy">TFETy</dfn>;</td></tr>
<tr><th id="4311">4311</th><td></td></tr>
<tr><th id="4312">4312</th><td>  <i>// Register type to use for each loaded component. Will be S32 or V2S16.</i></td></tr>
<tr><th id="4313">4313</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev" data-ref-filename="_ZN4llvm3LLTC1Ev"></a><dfn class="local col5 decl" id="1145RegTy" title='RegTy' data-type='llvm::LLT' data-ref="1145RegTy" data-ref-filename="1145RegTy">RegTy</dfn>;</td></tr>
<tr><th id="4314">4314</th><td></td></tr>
<tr><th id="4315">4315</th><td>  <b>if</b> (<a class="local col9 ref" href="#1139IsD16" title='IsD16' data-ref="1139IsD16" data-ref-filename="1139IsD16">IsD16</a> &amp;&amp; <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" data-ref-filename="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</a>()) {</td></tr>
<tr><th id="4316">4316</th><td>    <a class="local col3 ref" href="#1143RoundedTy" title='RoundedTy' data-ref="1143RoundedTy" data-ref-filename="1143RoundedTy">RoundedTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSEOS0_" data-ref-filename="_ZN4llvm3LLTaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT14scalarOrVectorEtj" title='llvm::LLT::scalarOrVector' data-ref="_ZN4llvm3LLT14scalarOrVectorEtj" data-ref-filename="_ZN4llvm3LLT14scalarOrVectorEtj">scalarOrVector</a>(<a class="local col1 ref" href="#1141AdjustedNumElts" title='AdjustedNumElts' data-ref="1141AdjustedNumElts" data-ref-filename="1141AdjustedNumElts">AdjustedNumElts</a>, <var>32</var>);</td></tr>
<tr><th id="4317">4317</th><td>    <a class="local col4 ref" href="#1144TFETy" title='TFETy' data-ref="1144TFETy" data-ref-filename="1144TFETy">TFETy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSEOS0_" data-ref-filename="_ZN4llvm3LLTaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<a class="local col1 ref" href="#1141AdjustedNumElts" title='AdjustedNumElts' data-ref="1141AdjustedNumElts" data-ref-filename="1141AdjustedNumElts">AdjustedNumElts</a> + <var>1</var>, <var>32</var>);</td></tr>
<tr><th id="4318">4318</th><td>    <a class="local col5 ref" href="#1145RegTy" title='RegTy' data-ref="1145RegTy" data-ref-filename="1145RegTy">RegTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSERKS0_" data-ref-filename="_ZN4llvm3LLTaSERKS0_">=</a> <a class="local col0 ref" href="#1100S32" title='S32' data-ref="1100S32" data-ref-filename="1100S32">S32</a>;</td></tr>
<tr><th id="4319">4319</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4320">4320</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="1146EltSize" title='EltSize' data-type='unsigned int' data-ref="1146EltSize" data-ref-filename="1146EltSize">EltSize</dfn> = <a class="local col8 ref" href="#1138EltTy" title='EltTy' data-ref="1138EltTy" data-ref-filename="1138EltTy">EltTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4321">4321</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="1147RoundedElts" title='RoundedElts' data-type='unsigned int' data-ref="1147RoundedElts" data-ref-filename="1147RoundedElts">RoundedElts</dfn> = (<a class="local col2 ref" href="#1142AdjustedTy" title='AdjustedTy' data-ref="1142AdjustedTy" data-ref-filename="1142AdjustedTy">AdjustedTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() + <var>31</var>) / <var>32</var>;</td></tr>
<tr><th id="4322">4322</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="1148RoundedSize" title='RoundedSize' data-type='unsigned int' data-ref="1148RoundedSize" data-ref-filename="1148RoundedSize">RoundedSize</dfn> = <var>32</var> * <a class="local col7 ref" href="#1147RoundedElts" title='RoundedElts' data-ref="1147RoundedElts" data-ref-filename="1147RoundedElts">RoundedElts</a>;</td></tr>
<tr><th id="4323">4323</th><td>    <a class="local col3 ref" href="#1143RoundedTy" title='RoundedTy' data-ref="1143RoundedTy" data-ref-filename="1143RoundedTy">RoundedTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSEOS0_" data-ref-filename="_ZN4llvm3LLTaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT14scalarOrVectorEtj" title='llvm::LLT::scalarOrVector' data-ref="_ZN4llvm3LLT14scalarOrVectorEtj" data-ref-filename="_ZN4llvm3LLT14scalarOrVectorEtj">scalarOrVector</a>(<a class="local col8 ref" href="#1148RoundedSize" title='RoundedSize' data-ref="1148RoundedSize" data-ref-filename="1148RoundedSize">RoundedSize</a> / <a class="local col6 ref" href="#1146EltSize" title='EltSize' data-ref="1146EltSize" data-ref-filename="1146EltSize">EltSize</a>, <a class="local col6 ref" href="#1146EltSize" title='EltSize' data-ref="1146EltSize" data-ref-filename="1146EltSize">EltSize</a>);</td></tr>
<tr><th id="4324">4324</th><td>    <a class="local col4 ref" href="#1144TFETy" title='TFETy' data-ref="1144TFETy" data-ref-filename="1144TFETy">TFETy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSEOS0_" data-ref-filename="_ZN4llvm3LLTaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtS0_" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtS0_" data-ref-filename="_ZN4llvm3LLT6vectorEtS0_">vector</a>(<a class="local col8 ref" href="#1148RoundedSize" title='RoundedSize' data-ref="1148RoundedSize" data-ref-filename="1148RoundedSize">RoundedSize</a> / <var>32</var> + <var>1</var>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#1100S32" title='S32' data-ref="1100S32" data-ref-filename="1100S32">S32</a>);</td></tr>
<tr><th id="4325">4325</th><td>    <a class="local col5 ref" href="#1145RegTy" title='RegTy' data-ref="1145RegTy" data-ref-filename="1145RegTy">RegTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSERKS0_" data-ref-filename="_ZN4llvm3LLTaSERKS0_">=</a> !<a class="local col7 ref" href="#1097IsTFE" title='IsTFE' data-ref="1097IsTFE" data-ref-filename="1097IsTFE">IsTFE</a> &amp;&amp; <a class="local col6 ref" href="#1146EltSize" title='EltSize' data-ref="1146EltSize" data-ref-filename="1146EltSize">EltSize</a> == <var>16</var> ? <a class="local col2 ref" href="#1102V2S16" title='V2S16' data-ref="1102V2S16" data-ref-filename="1102V2S16">V2S16</a> : <a class="local col0 ref" href="#1100S32" title='S32' data-ref="1100S32" data-ref-filename="1100S32">S32</a>;</td></tr>
<tr><th id="4326">4326</th><td>  }</td></tr>
<tr><th id="4327">4327</th><td></td></tr>
<tr><th id="4328">4328</th><td>  <i>// The return type does not need adjustment.</i></td></tr>
<tr><th id="4329">4329</th><td><i>  // TODO: Should we change s16 case to s32 or &lt;2 x s16&gt;?</i></td></tr>
<tr><th id="4330">4330</th><td>  <b>if</b> (!<a class="local col7 ref" href="#1097IsTFE" title='IsTFE' data-ref="1097IsTFE" data-ref-filename="1097IsTFE">IsTFE</a> &amp;&amp; (<a class="local col3 ref" href="#1143RoundedTy" title='RoundedTy' data-ref="1143RoundedTy" data-ref-filename="1143RoundedTy">RoundedTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col7 ref" href="#1137Ty" title='Ty' data-ref="1137Ty" data-ref-filename="1137Ty">Ty</a> || !<a class="local col7 ref" href="#1137Ty" title='Ty' data-ref="1137Ty" data-ref-filename="1137Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>()))</td></tr>
<tr><th id="4331">4331</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4332">4332</th><td></td></tr>
<tr><th id="4333">4333</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="1149Dst1Reg" title='Dst1Reg' data-type='llvm::Register' data-ref="1149Dst1Reg" data-ref-filename="1149Dst1Reg">Dst1Reg</dfn>;</td></tr>
<tr><th id="4334">4334</th><td></td></tr>
<tr><th id="4335">4335</th><td>  <i>// Insert after the instruction.</i></td></tr>
<tr><th id="4336">4336</th><td>  <a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'>*<a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="4337">4337</th><td></td></tr>
<tr><th id="4338">4338</th><td>  <i>// TODO: For TFE with d16, if we used a TFE type that was a multiple of &lt;2 x</i></td></tr>
<tr><th id="4339">4339</th><td><i>  // s16&gt; instead of s32, we would only need 1 bitcast instead of multiple.</i></td></tr>
<tr><th id="4340">4340</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="1150LoadResultTy" title='LoadResultTy' data-type='const llvm::LLT' data-ref="1150LoadResultTy" data-ref-filename="1150LoadResultTy">LoadResultTy</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#1097IsTFE" title='IsTFE' data-ref="1097IsTFE" data-ref-filename="1097IsTFE">IsTFE</a> ? <a class="local col4 ref" href="#1144TFETy" title='TFETy' data-ref="1144TFETy" data-ref-filename="1144TFETy">TFETy</a> : <a class="local col3 ref" href="#1143RoundedTy" title='RoundedTy' data-ref="1143RoundedTy" data-ref-filename="1143RoundedTy">RoundedTy</a>;</td></tr>
<tr><th id="4341">4341</th><td>  <em>const</em> <em>int</em> <dfn class="local col1 decl" id="1151ResultNumRegs" title='ResultNumRegs' data-type='const int' data-ref="1151ResultNumRegs" data-ref-filename="1151ResultNumRegs">ResultNumRegs</dfn> = <a class="local col0 ref" href="#1150LoadResultTy" title='LoadResultTy' data-ref="1150LoadResultTy" data-ref-filename="1150LoadResultTy">LoadResultTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() / <var>32</var>;</td></tr>
<tr><th id="4342">4342</th><td></td></tr>
<tr><th id="4343">4343</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1152NewResultReg" title='NewResultReg' data-type='llvm::Register' data-ref="1152NewResultReg" data-ref-filename="1152NewResultReg">NewResultReg</dfn> = <a class="local col9 ref" href="#1099MRI" title='MRI' data-ref="1099MRI" data-ref-filename="1099MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col0 ref" href="#1150LoadResultTy" title='LoadResultTy' data-ref="1150LoadResultTy" data-ref-filename="1150LoadResultTy">LoadResultTy</a>);</td></tr>
<tr><th id="4344">4344</th><td></td></tr>
<tr><th id="4345">4345</th><td>  <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1152NewResultReg" title='NewResultReg' data-ref="1152NewResultReg" data-ref-filename="1152NewResultReg">NewResultReg</a>);</td></tr>
<tr><th id="4346">4346</th><td></td></tr>
<tr><th id="4347">4347</th><td>  <i>// In the IR, TFE is supposed to be used with a 2 element struct return</i></td></tr>
<tr><th id="4348">4348</th><td><i>  // type. The intruction really returns these two values in one contiguous</i></td></tr>
<tr><th id="4349">4349</th><td><i>  // register, with one additional dword beyond the loaded data. Rewrite the</i></td></tr>
<tr><th id="4350">4350</th><td><i>  // return type to use a single register result.</i></td></tr>
<tr><th id="4351">4351</th><td></td></tr>
<tr><th id="4352">4352</th><td>  <b>if</b> (<a class="local col7 ref" href="#1097IsTFE" title='IsTFE' data-ref="1097IsTFE" data-ref-filename="1097IsTFE">IsTFE</a>) {</td></tr>
<tr><th id="4353">4353</th><td>    <a class="local col9 ref" href="#1149Dst1Reg" title='Dst1Reg' data-ref="1149Dst1Reg" data-ref-filename="1149Dst1Reg">Dst1Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4354">4354</th><td>    <b>if</b> (<a class="local col9 ref" href="#1099MRI" title='MRI' data-ref="1099MRI" data-ref-filename="1099MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1149Dst1Reg" title='Dst1Reg' data-ref="1149Dst1Reg" data-ref-filename="1149Dst1Reg">Dst1Reg</a>) <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col0 ref" href="#1100S32" title='S32' data-ref="1100S32" data-ref-filename="1100S32">S32</a>)</td></tr>
<tr><th id="4355">4355</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4356">4356</th><td></td></tr>
<tr><th id="4357">4357</th><td>    <i>// TODO: Make sure the TFE operand bit is set.</i></td></tr>
<tr><th id="4358">4358</th><td>    <a class="local col1 ref" href="#1091MI" title='MI' data-ref="1091MI" data-ref-filename="1091MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4359">4359</th><td></td></tr>
<tr><th id="4360">4360</th><td>    <i>// Handle the easy case that requires no repack instructions.</i></td></tr>
<tr><th id="4361">4361</th><td>    <b>if</b> (<a class="local col7 ref" href="#1137Ty" title='Ty' data-ref="1137Ty" data-ref-filename="1137Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col0 ref" href="#1100S32" title='S32' data-ref="1100S32" data-ref-filename="1100S32">S32</a>) {</td></tr>
<tr><th id="4362">4362</th><td>      <a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#1136DstReg" title='DstReg' data-ref="1136DstReg" data-ref-filename="1136DstReg">DstReg</a>, <a class="local col9 ref" href="#1149Dst1Reg" title='Dst1Reg' data-ref="1149Dst1Reg" data-ref-filename="1149Dst1Reg">Dst1Reg</a>}, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#1152NewResultReg" title='NewResultReg' data-ref="1152NewResultReg" data-ref-filename="1152NewResultReg">NewResultReg</a>);</td></tr>
<tr><th id="4363">4363</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4364">4364</th><td>    }</td></tr>
<tr><th id="4365">4365</th><td>  }</td></tr>
<tr><th id="4366">4366</th><td></td></tr>
<tr><th id="4367">4367</th><td>  <i>// Now figure out how to copy the new result register back into the old</i></td></tr>
<tr><th id="4368">4368</th><td><i>  // result.</i></td></tr>
<tr><th id="4369">4369</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>5</var>&gt; <dfn class="local col3 decl" id="1153ResultRegs" title='ResultRegs' data-type='SmallVector&lt;llvm::Register, 5&gt;' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col1 ref" href="#1151ResultNumRegs" title='ResultNumRegs' data-ref="1151ResultNumRegs" data-ref-filename="1151ResultNumRegs">ResultNumRegs</a>, <a class="local col9 ref" href="#1149Dst1Reg" title='Dst1Reg' data-ref="1149Dst1Reg" data-ref-filename="1149Dst1Reg">Dst1Reg</a>);</td></tr>
<tr><th id="4370">4370</th><td></td></tr>
<tr><th id="4371">4371</th><td>  <em>const</em> <em>int</em> <dfn class="local col4 decl" id="1154NumDataRegs" title='NumDataRegs' data-type='const int' data-ref="1154NumDataRegs" data-ref-filename="1154NumDataRegs">NumDataRegs</dfn> = <a class="local col7 ref" href="#1097IsTFE" title='IsTFE' data-ref="1097IsTFE" data-ref-filename="1097IsTFE">IsTFE</a> ? <a class="local col1 ref" href="#1151ResultNumRegs" title='ResultNumRegs' data-ref="1151ResultNumRegs" data-ref-filename="1151ResultNumRegs">ResultNumRegs</a> - <var>1</var>  : <a class="local col1 ref" href="#1151ResultNumRegs" title='ResultNumRegs' data-ref="1151ResultNumRegs" data-ref-filename="1151ResultNumRegs">ResultNumRegs</a>;</td></tr>
<tr><th id="4372">4372</th><td></td></tr>
<tr><th id="4373">4373</th><td>  <b>if</b> (<a class="local col1 ref" href="#1151ResultNumRegs" title='ResultNumRegs' data-ref="1151ResultNumRegs" data-ref-filename="1151ResultNumRegs">ResultNumRegs</a> == <var>1</var>) {</td></tr>
<tr><th id="4374">4374</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!IsTFE);</td></tr>
<tr><th id="4375">4375</th><td>    <a class="local col3 ref" href="#1153ResultRegs" title='ResultRegs' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col2 ref" href="#1152NewResultReg" title='NewResultReg' data-ref="1152NewResultReg" data-ref-filename="1152NewResultReg">NewResultReg</a>;</td></tr>
<tr><th id="4376">4376</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4377">4377</th><td>    <i>// We have to repack into a new vector of some kind.</i></td></tr>
<tr><th id="4378">4378</th><td>    <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="1155I" title='I' data-type='int' data-ref="1155I" data-ref-filename="1155I">I</dfn> = <var>0</var>; <a class="local col5 ref" href="#1155I" title='I' data-ref="1155I" data-ref-filename="1155I">I</a> != <a class="local col4 ref" href="#1154NumDataRegs" title='NumDataRegs' data-ref="1154NumDataRegs" data-ref-filename="1154NumDataRegs">NumDataRegs</a>; ++<a class="local col5 ref" href="#1155I" title='I' data-ref="1155I" data-ref-filename="1155I">I</a>)</td></tr>
<tr><th id="4379">4379</th><td>      <a class="local col3 ref" href="#1153ResultRegs" title='ResultRegs' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#1155I" title='I' data-ref="1155I" data-ref-filename="1155I">I</a>]</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#1099MRI" title='MRI' data-ref="1099MRI" data-ref-filename="1099MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#1145RegTy" title='RegTy' data-ref="1145RegTy" data-ref-filename="1145RegTy">RegTy</a>);</td></tr>
<tr><th id="4380">4380</th><td>    <a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col3 ref" href="#1153ResultRegs" title='ResultRegs' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#1152NewResultReg" title='NewResultReg' data-ref="1152NewResultReg" data-ref-filename="1152NewResultReg">NewResultReg</a>);</td></tr>
<tr><th id="4381">4381</th><td></td></tr>
<tr><th id="4382">4382</th><td>    <i>// Drop the final TFE element to get the data part. The TFE result is</i></td></tr>
<tr><th id="4383">4383</th><td><i>    // directly written to the right place already.</i></td></tr>
<tr><th id="4384">4384</th><td>    <b>if</b> (<a class="local col7 ref" href="#1097IsTFE" title='IsTFE' data-ref="1097IsTFE" data-ref-filename="1097IsTFE">IsTFE</a>)</td></tr>
<tr><th id="4385">4385</th><td>      <a class="local col3 ref" href="#1153ResultRegs" title='ResultRegs' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113" data-ref-filename="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113">resize</a>(<a class="local col4 ref" href="#1154NumDataRegs" title='NumDataRegs' data-ref="1154NumDataRegs" data-ref-filename="1154NumDataRegs">NumDataRegs</a>);</td></tr>
<tr><th id="4386">4386</th><td>  }</td></tr>
<tr><th id="4387">4387</th><td></td></tr>
<tr><th id="4388">4388</th><td>  <i>// For an s16 scalar result, we form an s32 result with a truncate regardless</i></td></tr>
<tr><th id="4389">4389</th><td><i>  // of packed vs. unpacked.</i></td></tr>
<tr><th id="4390">4390</th><td>  <b>if</b> (<a class="local col9 ref" href="#1139IsD16" title='IsD16' data-ref="1139IsD16" data-ref-filename="1139IsD16">IsD16</a> &amp;&amp; !<a class="local col7 ref" href="#1137Ty" title='Ty' data-ref="1137Ty" data-ref-filename="1137Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="4391">4391</th><td>    <a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#1136DstReg" title='DstReg' data-ref="1136DstReg" data-ref-filename="1136DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#1153ResultRegs" title='ResultRegs' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="4392">4392</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4393">4393</th><td>  }</td></tr>
<tr><th id="4394">4394</th><td></td></tr>
<tr><th id="4395">4395</th><td>  <i>// Avoid a build/concat_vector of 1 entry.</i></td></tr>
<tr><th id="4396">4396</th><td>  <b>if</b> (<a class="local col7 ref" href="#1137Ty" title='Ty' data-ref="1137Ty" data-ref-filename="1137Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col2 ref" href="#1102V2S16" title='V2S16' data-ref="1102V2S16" data-ref-filename="1102V2S16">V2S16</a> &amp;&amp; <a class="local col4 ref" href="#1154NumDataRegs" title='NumDataRegs' data-ref="1154NumDataRegs" data-ref-filename="1154NumDataRegs">NumDataRegs</a> == <var>1</var> &amp;&amp; !<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" data-ref-filename="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</a>()) {</td></tr>
<tr><th id="4397">4397</th><td>    <a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBitcast' data-ref="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE">buildBitcast</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#1136DstReg" title='DstReg' data-ref="1136DstReg" data-ref-filename="1136DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#1153ResultRegs" title='ResultRegs' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="4398">4398</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4399">4399</th><td>  }</td></tr>
<tr><th id="4400">4400</th><td></td></tr>
<tr><th id="4401">4401</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Ty.isVector());</td></tr>
<tr><th id="4402">4402</th><td></td></tr>
<tr><th id="4403">4403</th><td>  <b>if</b> (<a class="local col9 ref" href="#1139IsD16" title='IsD16' data-ref="1139IsD16" data-ref-filename="1139IsD16">IsD16</a>) {</td></tr>
<tr><th id="4404">4404</th><td>    <i>// For packed D16 results with TFE enabled, all the data components are</i></td></tr>
<tr><th id="4405">4405</th><td><i>    // S32. Cast back to the expected type.</i></td></tr>
<tr><th id="4406">4406</th><td><i>    //</i></td></tr>
<tr><th id="4407">4407</th><td><i>    // TODO: We don't really need to use load s32 elements. We would only need one</i></td></tr>
<tr><th id="4408">4408</th><td><i>    // cast for the TFE result if a multiple of v2s16 was used.</i></td></tr>
<tr><th id="4409">4409</th><td>    <b>if</b> (<a class="local col5 ref" href="#1145RegTy" title='RegTy' data-ref="1145RegTy" data-ref-filename="1145RegTy">RegTy</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col2 ref" href="#1102V2S16" title='V2S16' data-ref="1102V2S16" data-ref-filename="1102V2S16">V2S16</a> &amp;&amp; !<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" data-ref-filename="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</a>()) {</td></tr>
<tr><th id="4410">4410</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col6 decl" id="1156Reg" title='Reg' data-type='llvm::Register &amp;' data-ref="1156Reg" data-ref-filename="1156Reg">Reg</dfn> : <a class="local col3 ref" href="#1153ResultRegs" title='ResultRegs' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</a>)</td></tr>
<tr><th id="4411">4411</th><td>        <a class="local col6 ref" href="#1156Reg" title='Reg' data-ref="1156Reg" data-ref-filename="1156Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildBitcast' data-ref="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildBitcastERKNS_5DstOpERKNS_5SrcOpE">buildBitcast</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col2 ref" href="#1102V2S16" title='V2S16' data-ref="1102V2S16" data-ref-filename="1102V2S16">V2S16</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#1156Reg" title='Reg' data-ref="1156Reg" data-ref-filename="1156Reg">Reg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="4412">4412</th><td>    } <b>else</b> <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" title='llvm::GCNSubtarget::hasUnpackedD16VMem' data-ref="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv" data-ref-filename="_ZNK4llvm12GCNSubtarget18hasUnpackedD16VMemEv">hasUnpackedD16VMem</a>()) {</td></tr>
<tr><th id="4413">4413</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col7 decl" id="1157Reg" title='Reg' data-type='llvm::Register &amp;' data-ref="1157Reg" data-ref-filename="1157Reg">Reg</dfn> : <a class="local col3 ref" href="#1153ResultRegs" title='ResultRegs' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</a>)</td></tr>
<tr><th id="4414">4414</th><td>        <a class="local col7 ref" href="#1157Reg" title='Reg' data-ref="1157Reg" data-ref-filename="1157Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildTrunc' data-ref="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildTruncERKNS_5DstOpERKNS_5SrcOpE">buildTrunc</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col1 ref" href="#1101S16" title='S16' data-ref="1101S16" data-ref-filename="1101S16">S16</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#1157Reg" title='Reg' data-ref="1157Reg" data-ref-filename="1157Reg">Reg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="4415">4415</th><td>    }</td></tr>
<tr><th id="4416">4416</th><td>  }</td></tr>
<tr><th id="4417">4417</th><td></td></tr>
<tr><th id="4418">4418</th><td>  <em>auto</em> <dfn class="local col8 decl" id="1158padWithUndef" title='padWithUndef' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp:4418:23)' data-ref="1158padWithUndef" data-ref-filename="1158padWithUndef">padWithUndef</dfn> = [&amp;](<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="1159Ty" title='Ty' data-type='llvm::LLT' data-ref="1159Ty" data-ref-filename="1159Ty">Ty</dfn>, <em>int</em> <dfn class="local col0 decl" id="1160NumElts" title='NumElts' data-type='int' data-ref="1160NumElts" data-ref-filename="1160NumElts">NumElts</dfn>) {</td></tr>
<tr><th id="4419">4419</th><td>    <b>if</b> (<a class="local col0 ref" href="#1160NumElts" title='NumElts' data-ref="1160NumElts" data-ref-filename="1160NumElts">NumElts</a> == <var>0</var>)</td></tr>
<tr><th id="4420">4420</th><td>      <b>return</b>;</td></tr>
<tr><th id="4421">4421</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1161Undef" title='Undef' data-type='llvm::Register' data-ref="1161Undef" data-ref-filename="1161Undef">Undef</dfn> = <a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" title='llvm::MachineIRBuilder::buildUndef' data-ref="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildUndefERKNS_5DstOpE">buildUndef</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="local col9 ref" href="#1159Ty" title='Ty' data-ref="1159Ty" data-ref-filename="1159Ty">Ty</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="4422">4422</th><td>    <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="1162I" title='I' data-type='int' data-ref="1162I" data-ref-filename="1162I">I</dfn> = <var>0</var>; <a class="local col2 ref" href="#1162I" title='I' data-ref="1162I" data-ref-filename="1162I">I</a> != <a class="local col0 ref" href="#1160NumElts" title='NumElts' data-ref="1160NumElts" data-ref-filename="1160NumElts">NumElts</a>; ++<a class="local col2 ref" href="#1162I" title='I' data-ref="1162I" data-ref-filename="1162I">I</a>)</td></tr>
<tr><th id="4423">4423</th><td>      <a class="local col3 ref" href="#1153ResultRegs" title='ResultRegs' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1161Undef" title='Undef' data-ref="1161Undef" data-ref-filename="1161Undef">Undef</a>);</td></tr>
<tr><th id="4424">4424</th><td>  };</td></tr>
<tr><th id="4425">4425</th><td></td></tr>
<tr><th id="4426">4426</th><td>  <i>// Pad out any elements eliminated due to the dmask.</i></td></tr>
<tr><th id="4427">4427</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="1163ResTy" title='ResTy' data-type='llvm::LLT' data-ref="1163ResTy" data-ref-filename="1163ResTy">ResTy</dfn> = <a class="local col9 ref" href="#1099MRI" title='MRI' data-ref="1099MRI" data-ref-filename="1099MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1153ResultRegs" title='ResultRegs' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="4428">4428</th><td>  <b>if</b> (!<a class="local col3 ref" href="#1163ResTy" title='ResTy' data-ref="1163ResTy" data-ref-filename="1163ResTy">ResTy</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="4429">4429</th><td>    <a class="local col8 ref" href="#1158padWithUndef" title='padWithUndef' data-ref="1158padWithUndef" data-ref-filename="1158padWithUndef">padWithUndef</a><a class="tu ref fn" href="#_ZZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntr5251586" title='llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic(llvm::MachineInstr &amp;, llvm::MachineIRBuilder &amp;, llvm::GISelChangeObserver &amp;, const AMDGPU::ImageDimIntrinsicInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntr5251586" data-ref-filename="_ZZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntr5251586">(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#1163ResTy" title='ResTy' data-ref="1163ResTy" data-ref-filename="1163ResTy">ResTy</a>, <a class="local col0 ref" href="#1140NumElts" title='NumElts' data-ref="1140NumElts" data-ref-filename="1140NumElts">NumElts</a> - <a class="local col3 ref" href="#1153ResultRegs" title='ResultRegs' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>())</a>;</td></tr>
<tr><th id="4430">4430</th><td>    <a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildBuildVector' data-ref="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder16buildBuildVectorERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildBuildVector</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#1136DstReg" title='DstReg' data-ref="1136DstReg" data-ref-filename="1136DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col3 ref" href="#1153ResultRegs" title='ResultRegs' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</a>);</td></tr>
<tr><th id="4431">4431</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4432">4432</th><td>  }</td></tr>
<tr><th id="4433">4433</th><td></td></tr>
<tr><th id="4434">4434</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!ST.hasUnpackedD16VMem() &amp;&amp; ResTy == V2S16);</td></tr>
<tr><th id="4435">4435</th><td>  <em>const</em> <em>int</em> <dfn class="local col4 decl" id="1164RegsToCover" title='RegsToCover' data-type='const int' data-ref="1164RegsToCover" data-ref-filename="1164RegsToCover">RegsToCover</dfn> = (<a class="local col7 ref" href="#1137Ty" title='Ty' data-ref="1137Ty" data-ref-filename="1137Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() + <var>31</var>) / <var>32</var>;</td></tr>
<tr><th id="4436">4436</th><td></td></tr>
<tr><th id="4437">4437</th><td>  <i>// Deal with the one annoying legal case.</i></td></tr>
<tr><th id="4438">4438</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="1165V3S16" title='V3S16' data-type='const llvm::LLT' data-ref="1165V3S16" data-ref-filename="1165V3S16">V3S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>3</var>, <var>16</var>);</td></tr>
<tr><th id="4439">4439</th><td>  <b>if</b> (<a class="local col7 ref" href="#1137Ty" title='Ty' data-ref="1137Ty" data-ref-filename="1137Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTeqERKS0_" title='llvm::LLT::operator==' data-ref="_ZNK4llvm3LLTeqERKS0_" data-ref-filename="_ZNK4llvm3LLTeqERKS0_">==</a> <a class="local col5 ref" href="#1165V3S16" title='V3S16' data-ref="1165V3S16" data-ref-filename="1165V3S16">V3S16</a>) {</td></tr>
<tr><th id="4440">4440</th><td>    <a class="local col8 ref" href="#1158padWithUndef" title='padWithUndef' data-ref="1158padWithUndef" data-ref-filename="1158padWithUndef">padWithUndef</a><a class="tu ref fn" href="#_ZZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntr5251586" title='llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic(llvm::MachineInstr &amp;, llvm::MachineIRBuilder &amp;, llvm::GISelChangeObserver &amp;, const AMDGPU::ImageDimIntrinsicInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntr5251586" data-ref-filename="_ZZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntr5251586">(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#1163ResTy" title='ResTy' data-ref="1163ResTy" data-ref-filename="1163ResTy">ResTy</a>, <a class="local col4 ref" href="#1164RegsToCover" title='RegsToCover' data-ref="1164RegsToCover" data-ref-filename="1164RegsToCover">RegsToCover</a> - <a class="local col3 ref" href="#1153ResultRegs" title='ResultRegs' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() + <var>1</var>)</a>;</td></tr>
<tr><th id="4441">4441</th><td>    <em>auto</em> <dfn class="local col6 decl" id="1166Concat" title='Concat' data-type='llvm::MachineInstrBuilder' data-ref="1166Concat" data-ref-filename="1166Concat">Concat</dfn> = <a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildConcatVectors' data-ref="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildConcatVectors</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6vectorEtj" title='llvm::LLT::vector' data-ref="_ZN4llvm3LLT6vectorEtj" data-ref-filename="_ZN4llvm3LLT6vectorEtj">vector</a>(<var>6</var>, <var>16</var>), <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col3 ref" href="#1153ResultRegs" title='ResultRegs' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</a>);</td></tr>
<tr><th id="4442">4442</th><td>    <a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_8RegisterEEERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#1136DstReg" title='DstReg' data-ref="1136DstReg" data-ref-filename="1136DstReg">DstReg</a>, <a class="local col9 ref" href="#1099MRI" title='MRI' data-ref="1099MRI" data-ref-filename="1099MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#1165V3S16" title='V3S16' data-ref="1165V3S16" data-ref-filename="1165V3S16">V3S16</a>)}, <a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE" data-ref-filename="_ZN4llvm5SrcOpC1ERKNS_19MachineInstrBuilderE"></a><a class="local col6 ref" href="#1166Concat" title='Concat' data-ref="1166Concat" data-ref-filename="1166Concat">Concat</a>);</td></tr>
<tr><th id="4443">4443</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4444">4444</th><td>  }</td></tr>
<tr><th id="4445">4445</th><td></td></tr>
<tr><th id="4446">4446</th><td>  <a class="local col8 ref" href="#1158padWithUndef" title='padWithUndef' data-ref="1158padWithUndef" data-ref-filename="1158padWithUndef">padWithUndef</a><a class="tu ref fn" href="#_ZZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntr5251586" title='llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic(llvm::MachineInstr &amp;, llvm::MachineIRBuilder &amp;, llvm::GISelChangeObserver &amp;, const AMDGPU::ImageDimIntrinsicInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntr5251586" data-ref-filename="_ZZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntr5251586">(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#1163ResTy" title='ResTy' data-ref="1163ResTy" data-ref-filename="1163ResTy">ResTy</a>, <a class="local col4 ref" href="#1164RegsToCover" title='RegsToCover' data-ref="1164RegsToCover" data-ref-filename="1164RegsToCover">RegsToCover</a> - <a class="local col3 ref" href="#1153ResultRegs" title='ResultRegs' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>())</a>;</td></tr>
<tr><th id="4447">4447</th><td>  <a class="local col2 ref" href="#1092B" title='B' data-ref="1092B" data-ref-filename="1092B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" title='llvm::MachineIRBuilder::buildConcatVectors' data-ref="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm16MachineIRBuilder18buildConcatVectorsERKNS_5DstOpENS_8ArrayRefINS_8RegisterEEE">buildConcatVectors</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col6 ref" href="#1136DstReg" title='DstReg' data-ref="1136DstReg" data-ref-filename="1136DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col3 ref" href="#1153ResultRegs" title='ResultRegs' data-ref="1153ResultRegs" data-ref-filename="1153ResultRegs">ResultRegs</a>);</td></tr>
<tr><th id="4448">4448</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4449">4449</th><td>}</td></tr>
<tr><th id="4450">4450</th><td></td></tr>
<tr><th id="4451">4451</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo19legalizeSBufferLoadERNS_15LegalizerHelperERNS_12MachineInstrE" title='llvm::AMDGPULegalizerInfo::legalizeSBufferLoad' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeSBufferLoadERNS_15LegalizerHelperERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeSBufferLoadERNS_15LegalizerHelperERNS_12MachineInstrE">legalizeSBufferLoad</dfn>(</td></tr>
<tr><th id="4452">4452</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> &amp;<dfn class="local col7 decl" id="1167Helper" title='Helper' data-type='llvm::LegalizerHelper &amp;' data-ref="1167Helper" data-ref-filename="1167Helper">Helper</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1168MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1168MI" data-ref-filename="1168MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4453">4453</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="1169B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="1169B" data-ref-filename="1169B">B</dfn> = <a class="local col7 ref" href="#1167Helper" title='Helper' data-ref="1167Helper" data-ref-filename="1167Helper">Helper</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::MIRBuilder" title='llvm::LegalizerHelper::MIRBuilder' data-ref="llvm::LegalizerHelper::MIRBuilder" data-ref-filename="llvm..LegalizerHelper..MIRBuilder">MIRBuilder</a>;</td></tr>
<tr><th id="4454">4454</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col0 decl" id="1170Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="1170Observer" data-ref-filename="1170Observer">Observer</dfn> = <a class="local col7 ref" href="#1167Helper" title='Helper' data-ref="1167Helper" data-ref-filename="1167Helper">Helper</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::Observer" title='llvm::LegalizerHelper::Observer' data-ref="llvm::LegalizerHelper::Observer" data-ref-filename="llvm..LegalizerHelper..Observer">Observer</a>;</td></tr>
<tr><th id="4455">4455</th><td></td></tr>
<tr><th id="4456">4456</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1171Dst" title='Dst' data-type='llvm::Register' data-ref="1171Dst" data-ref-filename="1171Dst">Dst</dfn> = <a class="local col8 ref" href="#1168MI" title='MI' data-ref="1168MI" data-ref-filename="1168MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4457">4457</th><td>  <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="1172Ty" title='Ty' data-type='llvm::LLT' data-ref="1172Ty" data-ref-filename="1172Ty">Ty</dfn> = <a class="local col9 ref" href="#1169B" title='B' data-ref="1169B" data-ref-filename="1169B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1171Dst" title='Dst' data-ref="1171Dst" data-ref-filename="1171Dst">Dst</a>);</td></tr>
<tr><th id="4458">4458</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="1173Size" title='Size' data-type='unsigned int' data-ref="1173Size" data-ref-filename="1173Size">Size</dfn> = <a class="local col2 ref" href="#1172Ty" title='Ty' data-ref="1172Ty" data-ref-filename="1172Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4459">4459</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="1174MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1174MF" data-ref-filename="1174MF">MF</dfn> = <a class="local col9 ref" href="#1169B" title='B' data-ref="1169B" data-ref-filename="1169B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>();</td></tr>
<tr><th id="4460">4460</th><td></td></tr>
<tr><th id="4461">4461</th><td>  <a class="local col0 ref" href="#1170Observer" title='Observer' data-ref="1170Observer" data-ref-filename="1170Observer">Observer</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE" title='llvm::GISelChangeObserver::changingInstr' data-ref="_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE">changingInstr</a>(<span class='refarg'><a class="local col8 ref" href="#1168MI" title='MI' data-ref="1168MI" data-ref-filename="1168MI">MI</a></span>);</td></tr>
<tr><th id="4462">4462</th><td></td></tr>
<tr><th id="4463">4463</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL26shouldBitcastLoadStoreTypeRKN4llvm12GCNSubtargetENS_3LLTEj" title='shouldBitcastLoadStoreType' data-use='c' data-ref="_ZL26shouldBitcastLoadStoreTypeRKN4llvm12GCNSubtargetENS_3LLTEj" data-ref-filename="_ZL26shouldBitcastLoadStoreTypeRKN4llvm12GCNSubtargetENS_3LLTEj">shouldBitcastLoadStoreType</a>(<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#1172Ty" title='Ty' data-ref="1172Ty" data-ref-filename="1172Ty">Ty</a>, <a class="local col3 ref" href="#1173Size" title='Size' data-ref="1173Size" data-ref-filename="1173Size">Size</a>)) {</td></tr>
<tr><th id="4464">4464</th><td>    <a class="local col2 ref" href="#1172Ty" title='Ty' data-ref="1172Ty" data-ref-filename="1172Ty">Ty</a> <a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSEOS0_" data-ref-filename="_ZN4llvm3LLTaSEOS0_">=</a> <a class="tu ref fn" href="#_ZL22getBitcastRegisterTypeN4llvm3LLTE" title='getBitcastRegisterType' data-use='c' data-ref="_ZL22getBitcastRegisterTypeN4llvm3LLTE" data-ref-filename="_ZL22getBitcastRegisterTypeN4llvm3LLTE">getBitcastRegisterType</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#1172Ty" title='Ty' data-ref="1172Ty" data-ref-filename="1172Ty">Ty</a>);</td></tr>
<tr><th id="4465">4465</th><td>    <a class="local col7 ref" href="#1167Helper" title='Helper' data-ref="1167Helper" data-ref-filename="1167Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelper10bitcastDstERNS_12MachineInstrENS_3LLTEj" title='llvm::LegalizerHelper::bitcastDst' data-ref="_ZN4llvm15LegalizerHelper10bitcastDstERNS_12MachineInstrENS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizerHelper10bitcastDstERNS_12MachineInstrENS_3LLTEj">bitcastDst</a>(<span class='refarg'><a class="local col8 ref" href="#1168MI" title='MI' data-ref="1168MI" data-ref-filename="1168MI">MI</a></span>, <a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#1172Ty" title='Ty' data-ref="1172Ty" data-ref-filename="1172Ty">Ty</a>, <var>0</var>);</td></tr>
<tr><th id="4466">4466</th><td>    <a class="local col1 ref" href="#1171Dst" title='Dst' data-ref="1171Dst" data-ref-filename="1171Dst">Dst</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col8 ref" href="#1168MI" title='MI' data-ref="1168MI" data-ref-filename="1168MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4467">4467</th><td>    <a class="local col9 ref" href="#1169B" title='B' data-ref="1169B" data-ref-filename="1169B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'><a class="local col9 ref" href="#1169B" title='B' data-ref="1169B" data-ref-filename="1169B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#1168MI" title='MI' data-ref="1168MI" data-ref-filename="1168MI">MI</a>);</td></tr>
<tr><th id="4468">4468</th><td>  }</td></tr>
<tr><th id="4469">4469</th><td></td></tr>
<tr><th id="4470">4470</th><td>  <i>// FIXME: We don't really need this intermediate instruction. The intrinsic</i></td></tr>
<tr><th id="4471">4471</th><td><i>  // should be fixed to have a memory operand. Since it's readnone, we're not</i></td></tr>
<tr><th id="4472">4472</th><td><i>  // allowed to add one.</i></td></tr>
<tr><th id="4473">4473</th><td>  <a class="local col8 ref" href="#1168MI" title='MI' data-ref="1168MI" data-ref-filename="1168MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col9 ref" href="#1169B" title='B' data-ref="1169B" data-ref-filename="1169B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getTIIEv" title='llvm::MachineIRBuilder::getTII' data-ref="_ZN4llvm16MachineIRBuilder6getTIIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getTIIEv">getTII</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_S_BUFFER_LOAD" title='llvm::AMDGPU::G_AMDGPU_S_BUFFER_LOAD' data-ref="llvm::AMDGPU::G_AMDGPU_S_BUFFER_LOAD" data-ref-filename="llvm..AMDGPU..G_AMDGPU_S_BUFFER_LOAD">G_AMDGPU_S_BUFFER_LOAD</a>));</td></tr>
<tr><th id="4474">4474</th><td>  <a class="local col8 ref" href="#1168MI" title='MI' data-ref="1168MI" data-ref-filename="1168MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>); <i>// Remove intrinsic ID</i></td></tr>
<tr><th id="4475">4475</th><td></td></tr>
<tr><th id="4476">4476</th><td>  <i>// FIXME: When intrinsic definition is fixed, this should have an MMO already.</i></td></tr>
<tr><th id="4477">4477</th><td><i>  // TODO: Should this use datalayout alignment?</i></td></tr>
<tr><th id="4478">4478</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="1175MemSize" title='MemSize' data-type='const unsigned int' data-ref="1175MemSize" data-ref-filename="1175MemSize">MemSize</dfn> = (<a class="local col3 ref" href="#1173Size" title='Size' data-ref="1173Size" data-ref-filename="1173Size">Size</a> + <var>7</var>) / <var>8</var>;</td></tr>
<tr><th id="4479">4479</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col6 decl" id="1176MemAlign" title='MemAlign' data-type='const llvm::Align' data-ref="1176MemAlign" data-ref-filename="1176MemAlign">MemAlign</dfn><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>);</td></tr>
<tr><th id="4480">4480</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col7 decl" id="1177MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="1177MMO" data-ref-filename="1177MMO">MMO</dfn> = <a class="local col4 ref" href="#1174MF" title='MF' data-ref="1174MF" data-ref-filename="1174MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="4481">4481</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfoC1Ejl" title='llvm::MachinePointerInfo::MachinePointerInfo' data-ref="_ZN4llvm18MachinePointerInfoC1Ejl" data-ref-filename="_ZN4llvm18MachinePointerInfoC1Ejl">(</a>),</td></tr>
<tr><th id="4482">4482</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MODereferenceable" title='llvm::MachineMemOperand::MODereferenceable' data-ref="llvm::MachineMemOperand::MODereferenceable" data-ref-filename="llvm..MachineMemOperand..MODereferenceable">MODereferenceable</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="4483">4483</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOInvariant" title='llvm::MachineMemOperand::MOInvariant' data-ref="llvm::MachineMemOperand::MOInvariant" data-ref-filename="llvm..MachineMemOperand..MOInvariant">MOInvariant</a>,</td></tr>
<tr><th id="4484">4484</th><td>      <a class="local col5 ref" href="#1175MemSize" title='MemSize' data-ref="1175MemSize" data-ref-filename="1175MemSize">MemSize</a>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col6 ref" href="#1176MemAlign" title='MemAlign' data-ref="1176MemAlign" data-ref-filename="1176MemAlign">MemAlign</a>);</td></tr>
<tr><th id="4485">4485</th><td>  <a class="local col8 ref" href="#1168MI" title='MI' data-ref="1168MI" data-ref-filename="1168MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(<span class='refarg'><a class="local col4 ref" href="#1174MF" title='MF' data-ref="1174MF" data-ref-filename="1174MF">MF</a></span>, <a class="local col7 ref" href="#1177MMO" title='MMO' data-ref="1177MMO" data-ref-filename="1177MMO">MMO</a>);</td></tr>
<tr><th id="4486">4486</th><td></td></tr>
<tr><th id="4487">4487</th><td>  <i>// There are no 96-bit result scalar loads, but widening to 128-bit should</i></td></tr>
<tr><th id="4488">4488</th><td><i>  // always be legal. We may need to restore this to a 96-bit result if it turns</i></td></tr>
<tr><th id="4489">4489</th><td><i>  // out this needs to be converted to a vector load during RegBankSelect.</i></td></tr>
<tr><th id="4490">4490</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej" data-ref-filename="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col3 ref" href="#1173Size" title='Size' data-ref="1173Size" data-ref-filename="1173Size">Size</a>)) {</td></tr>
<tr><th id="4491">4491</th><td>    <b>if</b> (<a class="local col2 ref" href="#1172Ty" title='Ty' data-ref="1172Ty" data-ref-filename="1172Ty">Ty</a>.<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="4492">4492</th><td>      <a class="local col7 ref" href="#1167Helper" title='Helper' data-ref="1167Helper" data-ref-filename="1167Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelper21moreElementsVectorDstERNS_12MachineInstrENS_3LLTEj" title='llvm::LegalizerHelper::moreElementsVectorDst' data-ref="_ZN4llvm15LegalizerHelper21moreElementsVectorDstERNS_12MachineInstrENS_3LLTEj" data-ref-filename="_ZN4llvm15LegalizerHelper21moreElementsVectorDstERNS_12MachineInstrENS_3LLTEj">moreElementsVectorDst</a>(<span class='refarg'><a class="local col8 ref" href="#1168MI" title='MI' data-ref="1168MI" data-ref-filename="1168MI">MI</a></span>, <a class="tu ref fn" href="#_ZL17getPow2VectorTypeN4llvm3LLTE" title='getPow2VectorType' data-use='c' data-ref="_ZL17getPow2VectorTypeN4llvm3LLTE" data-ref-filename="_ZL17getPow2VectorTypeN4llvm3LLTE">getPow2VectorType</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#1172Ty" title='Ty' data-ref="1172Ty" data-ref-filename="1172Ty">Ty</a>), <var>0</var>);</td></tr>
<tr><th id="4493">4493</th><td>    <b>else</b></td></tr>
<tr><th id="4494">4494</th><td>      <a class="local col7 ref" href="#1167Helper" title='Helper' data-ref="1167Helper" data-ref-filename="1167Helper">Helper</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#_ZN4llvm15LegalizerHelper14widenScalarDstERNS_12MachineInstrENS_3LLTEjj" title='llvm::LegalizerHelper::widenScalarDst' data-ref="_ZN4llvm15LegalizerHelper14widenScalarDstERNS_12MachineInstrENS_3LLTEjj" data-ref-filename="_ZN4llvm15LegalizerHelper14widenScalarDstERNS_12MachineInstrENS_3LLTEjj">widenScalarDst</a>(<span class='refarg'><a class="local col8 ref" href="#1168MI" title='MI' data-ref="1168MI" data-ref-filename="1168MI">MI</a></span>, <a class="tu ref fn" href="#_ZL17getPow2ScalarTypeN4llvm3LLTE" title='getPow2ScalarType' data-use='c' data-ref="_ZL17getPow2ScalarTypeN4llvm3LLTE" data-ref-filename="_ZL17getPow2ScalarTypeN4llvm3LLTE">getPow2ScalarType</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#1172Ty" title='Ty' data-ref="1172Ty" data-ref-filename="1172Ty">Ty</a>), <var>0</var>);</td></tr>
<tr><th id="4495">4495</th><td>  }</td></tr>
<tr><th id="4496">4496</th><td></td></tr>
<tr><th id="4497">4497</th><td>  <a class="local col0 ref" href="#1170Observer" title='Observer' data-ref="1170Observer" data-ref-filename="1170Observer">Observer</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE" title='llvm::GISelChangeObserver::changedInstr' data-ref="_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE">changedInstr</a>(<span class='refarg'><a class="local col8 ref" href="#1168MI" title='MI' data-ref="1168MI" data-ref-filename="1168MI">MI</a></span>);</td></tr>
<tr><th id="4498">4498</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4499">4499</th><td>}</td></tr>
<tr><th id="4500">4500</th><td></td></tr>
<tr><th id="4501">4501</th><td><i>// TODO: Move to selection</i></td></tr>
<tr><th id="4502">4502</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo21legalizeTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeTrapIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo21legalizeTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo21legalizeTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeTrapIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="1178MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1178MI" data-ref-filename="1178MI">MI</dfn>,</td></tr>
<tr><th id="4503">4503</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="1179MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1179MRI" data-ref-filename="1179MRI">MRI</dfn>,</td></tr>
<tr><th id="4504">4504</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="1180B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="1180B" data-ref-filename="1180B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="4505">4505</th><td>  <i>// Is non-HSA path or trap-handler disabled? then, insert s_endpgm instruction</i></td></tr>
<tr><th id="4506">4506</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17getTrapHandlerAbiEv" title='llvm::GCNSubtarget::getTrapHandlerAbi' data-ref="_ZNK4llvm12GCNSubtarget17getTrapHandlerAbiEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17getTrapHandlerAbiEv">getTrapHandlerAbi</a>() != <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>::<a class="enum" href="GCNSubtarget.h.html#llvm::GCNSubtarget::TrapHandlerAbiHsa" title='llvm::GCNSubtarget::TrapHandlerAbiHsa' data-ref="llvm::GCNSubtarget::TrapHandlerAbiHsa" data-ref-filename="llvm..GCNSubtarget..TrapHandlerAbiHsa">TrapHandlerAbiHsa</a> ||</td></tr>
<tr><th id="4507">4507</th><td>      !<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20isTrapHandlerEnabledEv" title='llvm::GCNSubtarget::isTrapHandlerEnabled' data-ref="_ZNK4llvm12GCNSubtarget20isTrapHandlerEnabledEv" data-ref-filename="_ZNK4llvm12GCNSubtarget20isTrapHandlerEnabledEv">isTrapHandlerEnabled</a>()) {</td></tr>
<tr><th id="4508">4508</th><td>    <a class="local col0 ref" href="#1180B" title='B' data-ref="1180B" data-ref-filename="1180B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ENDPGM" title='llvm::AMDGPU::S_ENDPGM' data-ref="llvm::AMDGPU::S_ENDPGM" data-ref-filename="llvm..AMDGPU..S_ENDPGM">S_ENDPGM</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="4509">4509</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4510">4510</th><td>    <i>// Pass queue pointer to trap handler as input, and insert trap instruction</i></td></tr>
<tr><th id="4511">4511</th><td><i>    // Reference: <a href="https://llvm.org/docs/AMDGPUUsage.html#trap-handler-abi">https://llvm.org/docs/AMDGPUUsage.html#trap-handler-abi</a></i></td></tr>
<tr><th id="4512">4512</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1181MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1181MRI" data-ref-filename="1181MRI">MRI</dfn> = *<a class="local col0 ref" href="#1180B" title='B' data-ref="1180B" data-ref-filename="1180B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="4513">4513</th><td></td></tr>
<tr><th id="4514">4514</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1182LiveIn" title='LiveIn' data-type='llvm::Register' data-ref="1182LiveIn" data-ref-filename="1182LiveIn">LiveIn</dfn> =</td></tr>
<tr><th id="4515">4515</th><td>      <a class="local col1 ref" href="#1181MRI" title='MRI' data-ref="1181MRI" data-ref-filename="1181MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT7pointerEjj" title='llvm::LLT::pointer' data-ref="_ZN4llvm3LLT7pointerEjj" data-ref-filename="_ZN4llvm3LLT7pointerEjj">pointer</a>(<span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>, <var>64</var>));</td></tr>
<tr><th id="4516">4516</th><td>    <b>if</b> (!<a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::loadInputValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">loadInputValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1182LiveIn" title='LiveIn' data-ref="1182LiveIn" data-ref-filename="1182LiveIn">LiveIn</a>, <span class='refarg'><a class="local col0 ref" href="#1180B" title='B' data-ref="1180B" data-ref-filename="1180B">B</a></span>, <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::QUEUE_PTR" title='llvm::AMDGPUFunctionArgInfo::QUEUE_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::QUEUE_PTR" data-ref-filename="llvm..AMDGPUFunctionArgInfo..QUEUE_PTR">QUEUE_PTR</a>))</td></tr>
<tr><th id="4517">4517</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4518">4518</th><td></td></tr>
<tr><th id="4519">4519</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1183SGPR01" title='SGPR01' data-type='llvm::Register' data-ref="1183SGPR01" data-ref-filename="1183SGPR01">SGPR01</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR0_SGPR1" title='llvm::AMDGPU::SGPR0_SGPR1' data-ref="llvm::AMDGPU::SGPR0_SGPR1" data-ref-filename="llvm..AMDGPU..SGPR0_SGPR1">SGPR0_SGPR1</a>);</td></tr>
<tr><th id="4520">4520</th><td>    <a class="local col0 ref" href="#1180B" title='B' data-ref="1180B" data-ref-filename="1180B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildCopy' data-ref="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder9buildCopyERKNS_5DstOpERKNS_5SrcOpE">buildCopy</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#1183SGPR01" title='SGPR01' data-ref="1183SGPR01" data-ref-filename="1183SGPR01">SGPR01</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#1182LiveIn" title='LiveIn' data-ref="1182LiveIn" data-ref-filename="1182LiveIn">LiveIn</a>);</td></tr>
<tr><th id="4521">4521</th><td>    <a class="local col0 ref" href="#1180B" title='B' data-ref="1180B" data-ref-filename="1180B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_TRAP" title='llvm::AMDGPU::S_TRAP' data-ref="llvm::AMDGPU::S_TRAP" data-ref-filename="llvm..AMDGPU..S_TRAP">S_TRAP</a>)</td></tr>
<tr><th id="4522">4522</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>::<a class="enum" href="GCNSubtarget.h.html#llvm::GCNSubtarget::TrapIDLLVMTrap" title='llvm::GCNSubtarget::TrapIDLLVMTrap' data-ref="llvm::GCNSubtarget::TrapIDLLVMTrap" data-ref-filename="llvm..GCNSubtarget..TrapIDLLVMTrap">TrapIDLLVMTrap</a>)</td></tr>
<tr><th id="4523">4523</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1183SGPR01" title='SGPR01' data-ref="1183SGPR01" data-ref-filename="1183SGPR01">SGPR01</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="4524">4524</th><td>  }</td></tr>
<tr><th id="4525">4525</th><td></td></tr>
<tr><th id="4526">4526</th><td>  <a class="local col8 ref" href="#1178MI" title='MI' data-ref="1178MI" data-ref-filename="1178MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4527">4527</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4528">4528</th><td>}</td></tr>
<tr><th id="4529">4529</th><td></td></tr>
<tr><th id="4530">4530</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo26legalizeDebugTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeDebugTrapIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizeDebugTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizeDebugTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeDebugTrapIntrinsic</dfn>(</td></tr>
<tr><th id="4531">4531</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1184MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1184MI" data-ref-filename="1184MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="1185MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1185MRI" data-ref-filename="1185MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="1186B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="1186B" data-ref-filename="1186B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="4532">4532</th><td>  <i>// Is non-HSA path or trap-handler disabled? then, report a warning</i></td></tr>
<tr><th id="4533">4533</th><td><i>  // accordingly</i></td></tr>
<tr><th id="4534">4534</th><td>  <b>if</b> (<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget17getTrapHandlerAbiEv" title='llvm::GCNSubtarget::getTrapHandlerAbi' data-ref="_ZNK4llvm12GCNSubtarget17getTrapHandlerAbiEv" data-ref-filename="_ZNK4llvm12GCNSubtarget17getTrapHandlerAbiEv">getTrapHandlerAbi</a>() != <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>::<a class="enum" href="GCNSubtarget.h.html#llvm::GCNSubtarget::TrapHandlerAbiHsa" title='llvm::GCNSubtarget::TrapHandlerAbiHsa' data-ref="llvm::GCNSubtarget::TrapHandlerAbiHsa" data-ref-filename="llvm..GCNSubtarget..TrapHandlerAbiHsa">TrapHandlerAbiHsa</a> ||</td></tr>
<tr><th id="4535">4535</th><td>      !<a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget20isTrapHandlerEnabledEv" title='llvm::GCNSubtarget::isTrapHandlerEnabled' data-ref="_ZNK4llvm12GCNSubtarget20isTrapHandlerEnabledEv" data-ref-filename="_ZNK4llvm12GCNSubtarget20isTrapHandlerEnabledEv">isTrapHandlerEnabled</a>()) {</td></tr>
<tr><th id="4536">4536</th><td>    <a class="type" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DiagnosticInfoUnsupported" title='llvm::DiagnosticInfoUnsupported' data-ref="llvm::DiagnosticInfoUnsupported" data-ref-filename="llvm..DiagnosticInfoUnsupported">DiagnosticInfoUnsupported</a> <dfn class="local col7 decl" id="1187NoTrap" title='NoTrap' data-type='llvm::DiagnosticInfoUnsupported' data-ref="1187NoTrap" data-ref-filename="1187NoTrap">NoTrap</dfn><a class="ref fn" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" title='llvm::DiagnosticInfoUnsupported::DiagnosticInfoUnsupported' data-ref="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE" data-ref-filename="_ZN4llvm25DiagnosticInfoUnsupportedC1ERKNS_8FunctionERKNS_5TwineERKNS_18DiagnosticLocationENS_18DiagnosticSeverityE">(</a><a class="local col6 ref" href="#1186B" title='B' data-ref="1186B" data-ref-filename="1186B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>(),</td></tr>
<tr><th id="4537">4537</th><td>                                     <a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"debugtrap handler not supported"</q>,</td></tr>
<tr><th id="4538">4538</th><td>                                     <a class="ref fn fake" href="../../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" title='llvm::DiagnosticLocation::DiagnosticLocation' data-ref="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" data-ref-filename="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE"></a><a class="local col4 ref" href="#1184MI" title='MI' data-ref="1184MI" data-ref-filename="1184MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="enum" href="../../../include/llvm/IR/DiagnosticInfo.h.html#llvm::DS_Warning" title='llvm::DS_Warning' data-ref="llvm::DS_Warning" data-ref-filename="llvm..DS_Warning">DS_Warning</a>);</td></tr>
<tr><th id="4539">4539</th><td>    <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext" data-ref-filename="llvm..LLVMContext">LLVMContext</a> &amp;<dfn class="local col8 decl" id="1188Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="1188Ctx" data-ref-filename="1188Ctx">Ctx</dfn> = <a class="local col6 ref" href="#1186B" title='B' data-ref="1186B" data-ref-filename="1186B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="4540">4540</th><td>    <a class="local col8 ref" href="#1188Ctx" title='Ctx' data-ref="1188Ctx" data-ref-filename="1188Ctx">Ctx</a>.<a class="ref fn" href="../../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" title='llvm::LLVMContext::diagnose' data-ref="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE" data-ref-filename="_ZN4llvm11LLVMContext8diagnoseERKNS_14DiagnosticInfoE">diagnose</a>(<a class="local col7 ref" href="#1187NoTrap" title='NoTrap' data-ref="1187NoTrap" data-ref-filename="1187NoTrap">NoTrap</a>);</td></tr>
<tr><th id="4541">4541</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4542">4542</th><td>    <i>// Insert debug-trap instruction</i></td></tr>
<tr><th id="4543">4543</th><td>    <a class="local col6 ref" href="#1186B" title='B' data-ref="1186B" data-ref-filename="1186B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_TRAP" title='llvm::AMDGPU::S_TRAP' data-ref="llvm::AMDGPU::S_TRAP" data-ref-filename="llvm..AMDGPU..S_TRAP">S_TRAP</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>::<a class="enum" href="GCNSubtarget.h.html#llvm::GCNSubtarget::TrapIDLLVMDebugTrap" title='llvm::GCNSubtarget::TrapIDLLVMDebugTrap' data-ref="llvm::GCNSubtarget::TrapIDLLVMDebugTrap" data-ref-filename="llvm..GCNSubtarget..TrapIDLLVMDebugTrap">TrapIDLLVMDebugTrap</a>);</td></tr>
<tr><th id="4544">4544</th><td>  }</td></tr>
<tr><th id="4545">4545</th><td></td></tr>
<tr><th id="4546">4546</th><td>  <a class="local col4 ref" href="#1184MI" title='MI' data-ref="1184MI" data-ref-filename="1184MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4547">4547</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4548">4548</th><td>}</td></tr>
<tr><th id="4549">4549</th><td></td></tr>
<tr><th id="4550">4550</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderE">legalizeBVHIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="1189MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1189MI" data-ref-filename="1189MI">MI</dfn>,</td></tr>
<tr><th id="4551">4551</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="1190B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="1190B" data-ref-filename="1190B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="4552">4552</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1191MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1191MRI" data-ref-filename="1191MRI">MRI</dfn> = *<a class="local col0 ref" href="#1190B" title='B' data-ref="1190B" data-ref-filename="1190B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="4553">4553</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="1192S16" title='S16' data-type='const llvm::LLT' data-ref="1192S16" data-ref-filename="1192S16">S16</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>16</var>);</td></tr>
<tr><th id="4554">4554</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col3 decl" id="1193S32" title='S32' data-type='const llvm::LLT' data-ref="1193S32" data-ref-filename="1193S32">S32</dfn> = <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>);</td></tr>
<tr><th id="4555">4555</th><td></td></tr>
<tr><th id="4556">4556</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="1194DstReg" title='DstReg' data-type='llvm::Register' data-ref="1194DstReg" data-ref-filename="1194DstReg">DstReg</dfn> = <a class="local col9 ref" href="#1189MI" title='MI' data-ref="1189MI" data-ref-filename="1189MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4557">4557</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1195NodePtr" title='NodePtr' data-type='llvm::Register' data-ref="1195NodePtr" data-ref-filename="1195NodePtr">NodePtr</dfn> = <a class="local col9 ref" href="#1189MI" title='MI' data-ref="1189MI" data-ref-filename="1189MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4558">4558</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1196RayExtent" title='RayExtent' data-type='llvm::Register' data-ref="1196RayExtent" data-ref-filename="1196RayExtent">RayExtent</dfn> = <a class="local col9 ref" href="#1189MI" title='MI' data-ref="1189MI" data-ref-filename="1189MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4559">4559</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1197RayOrigin" title='RayOrigin' data-type='llvm::Register' data-ref="1197RayOrigin" data-ref-filename="1197RayOrigin">RayOrigin</dfn> = <a class="local col9 ref" href="#1189MI" title='MI' data-ref="1189MI" data-ref-filename="1189MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4560">4560</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="1198RayDir" title='RayDir' data-type='llvm::Register' data-ref="1198RayDir" data-ref-filename="1198RayDir">RayDir</dfn> = <a class="local col9 ref" href="#1189MI" title='MI' data-ref="1189MI" data-ref-filename="1189MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4561">4561</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="1199RayInvDir" title='RayInvDir' data-type='llvm::Register' data-ref="1199RayInvDir" data-ref-filename="1199RayInvDir">RayInvDir</dfn> = <a class="local col9 ref" href="#1189MI" title='MI' data-ref="1189MI" data-ref-filename="1189MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>6</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4562">4562</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1200TDescr" title='TDescr' data-type='llvm::Register' data-ref="1200TDescr" data-ref-filename="1200TDescr">TDescr</dfn> = <a class="local col9 ref" href="#1189MI" title='MI' data-ref="1189MI" data-ref-filename="1189MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>7</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4563">4563</th><td></td></tr>
<tr><th id="4564">4564</th><td>  <em>bool</em> <dfn class="local col1 decl" id="1201IsA16" title='IsA16' data-type='bool' data-ref="1201IsA16" data-ref-filename="1201IsA16">IsA16</dfn> = <a class="local col1 ref" href="#1191MRI" title='MRI' data-ref="1191MRI" data-ref-filename="1191MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1198RayDir" title='RayDir' data-ref="1198RayDir" data-ref-filename="1198RayDir">RayDir</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>16</var>;</td></tr>
<tr><th id="4565">4565</th><td>  <em>bool</em> <dfn class="local col2 decl" id="1202Is64" title='Is64' data-type='bool' data-ref="1202Is64" data-ref-filename="1202Is64">Is64</dfn> =  <a class="local col1 ref" href="#1191MRI" title='MRI' data-ref="1191MRI" data-ref-filename="1191MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1195NodePtr" title='NodePtr' data-ref="1195NodePtr" data-ref-filename="1195NodePtr">NodePtr</a>).<a class="ref fn" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() == <var>64</var>;</td></tr>
<tr><th id="4566">4566</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="1203Opcode" title='Opcode' data-type='unsigned int' data-ref="1203Opcode" data-ref-filename="1203Opcode">Opcode</dfn> = <a class="local col1 ref" href="#1201IsA16" title='IsA16' data-ref="1201IsA16" data-ref-filename="1201IsA16">IsA16</a> ? <a class="local col2 ref" href="#1202Is64" title='Is64' data-ref="1202Is64" data-ref-filename="1202Is64">Is64</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::IMAGE_BVH64_INTERSECT_RAY_a16_nsa" title='llvm::AMDGPU::IMAGE_BVH64_INTERSECT_RAY_a16_nsa' data-ref="llvm::AMDGPU::IMAGE_BVH64_INTERSECT_RAY_a16_nsa" data-ref-filename="llvm..AMDGPU..IMAGE_BVH64_INTERSECT_RAY_a16_nsa">IMAGE_BVH64_INTERSECT_RAY_a16_nsa</a></td></tr>
<tr><th id="4567">4567</th><td>                                 : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::IMAGE_BVH_INTERSECT_RAY_a16_nsa" title='llvm::AMDGPU::IMAGE_BVH_INTERSECT_RAY_a16_nsa' data-ref="llvm::AMDGPU::IMAGE_BVH_INTERSECT_RAY_a16_nsa" data-ref-filename="llvm..AMDGPU..IMAGE_BVH_INTERSECT_RAY_a16_nsa">IMAGE_BVH_INTERSECT_RAY_a16_nsa</a></td></tr>
<tr><th id="4568">4568</th><td>                          : <a class="local col2 ref" href="#1202Is64" title='Is64' data-ref="1202Is64" data-ref-filename="1202Is64">Is64</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::IMAGE_BVH64_INTERSECT_RAY_nsa" title='llvm::AMDGPU::IMAGE_BVH64_INTERSECT_RAY_nsa' data-ref="llvm::AMDGPU::IMAGE_BVH64_INTERSECT_RAY_nsa" data-ref-filename="llvm..AMDGPU..IMAGE_BVH64_INTERSECT_RAY_nsa">IMAGE_BVH64_INTERSECT_RAY_nsa</a></td></tr>
<tr><th id="4569">4569</th><td>                                 : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::IMAGE_BVH_INTERSECT_RAY_nsa" title='llvm::AMDGPU::IMAGE_BVH_INTERSECT_RAY_nsa' data-ref="llvm::AMDGPU::IMAGE_BVH_INTERSECT_RAY_nsa" data-ref-filename="llvm..AMDGPU..IMAGE_BVH_INTERSECT_RAY_nsa">IMAGE_BVH_INTERSECT_RAY_nsa</a>;</td></tr>
<tr><th id="4570">4570</th><td></td></tr>
<tr><th id="4571">4571</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>12</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="1204Ops" title='Ops' data-type='SmallVector&lt;llvm::Register, 12&gt;' data-ref="1204Ops" data-ref-filename="1204Ops">Ops</dfn>;</td></tr>
<tr><th id="4572">4572</th><td>  <b>if</b> (<a class="local col2 ref" href="#1202Is64" title='Is64' data-ref="1202Is64" data-ref-filename="1202Is64">Is64</a>) {</td></tr>
<tr><th id="4573">4573</th><td>    <em>auto</em> <dfn class="local col5 decl" id="1205Unmerge" title='Unmerge' data-type='llvm::MachineInstrBuilder' data-ref="1205Unmerge" data-ref-filename="1205Unmerge">Unmerge</dfn> = <a class="local col0 ref" href="#1190B" title='B' data-ref="1190B" data-ref-filename="1190B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#1193S32" title='S32' data-ref="1193S32" data-ref-filename="1193S32">S32</a>, <a class="local col3 ref" href="#1193S32" title='S32' data-ref="1193S32" data-ref-filename="1193S32">S32</a>}, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col5 ref" href="#1195NodePtr" title='NodePtr' data-ref="1195NodePtr" data-ref-filename="1195NodePtr">NodePtr</a>);</td></tr>
<tr><th id="4574">4574</th><td>    <a class="local col4 ref" href="#1204Ops" title='Ops' data-ref="1204Ops" data-ref-filename="1204Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#1205Unmerge" title='Unmerge' data-ref="1205Unmerge" data-ref-filename="1205Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="4575">4575</th><td>    <a class="local col4 ref" href="#1204Ops" title='Ops' data-ref="1204Ops" data-ref-filename="1204Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#1205Unmerge" title='Unmerge' data-ref="1205Unmerge" data-ref-filename="1205Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>));</td></tr>
<tr><th id="4576">4576</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4577">4577</th><td>    <a class="local col4 ref" href="#1204Ops" title='Ops' data-ref="1204Ops" data-ref-filename="1204Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1195NodePtr" title='NodePtr' data-ref="1195NodePtr" data-ref-filename="1195NodePtr">NodePtr</a>);</td></tr>
<tr><th id="4578">4578</th><td>  }</td></tr>
<tr><th id="4579">4579</th><td>  <a class="local col4 ref" href="#1204Ops" title='Ops' data-ref="1204Ops" data-ref-filename="1204Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1196RayExtent" title='RayExtent' data-ref="1196RayExtent" data-ref-filename="1196RayExtent">RayExtent</a>);</td></tr>
<tr><th id="4580">4580</th><td></td></tr>
<tr><th id="4581">4581</th><td>  <em>auto</em> <dfn class="local col6 decl" id="1206packLanes" title='packLanes' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp:4581:20)' data-ref="1206packLanes" data-ref-filename="1206packLanes">packLanes</dfn> = [&amp;<a class="local col4 ref" href="#1204Ops" title='Ops' data-ref="1204Ops" data-ref-filename="1204Ops">Ops</a>, &amp;<a class="local col3 ref" href="#1193S32" title='S32' data-ref="1193S32" data-ref-filename="1193S32">S32</a>, &amp;<a class="local col0 ref" href="#1190B" title='B' data-ref="1190B" data-ref-filename="1190B">B</a>] (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1207Src" title='Src' data-type='llvm::Register' data-ref="1207Src" data-ref-filename="1207Src">Src</dfn>) {</td></tr>
<tr><th id="4582">4582</th><td>    <em>auto</em> <dfn class="local col8 decl" id="1208Unmerge" title='Unmerge' data-type='llvm::MachineInstrBuilder' data-ref="1208Unmerge" data-ref-filename="1208Unmerge">Unmerge</dfn> = <a class="local col0 ref" href="#1190B" title='B' data-ref="1190B" data-ref-filename="1190B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#1193S32" title='S32' data-ref="1193S32" data-ref-filename="1193S32">S32</a>, <a class="local col3 ref" href="#1193S32" title='S32' data-ref="1193S32" data-ref-filename="1193S32">S32</a>, <a class="local col3 ref" href="#1193S32" title='S32' data-ref="1193S32" data-ref-filename="1193S32">S32</a>, <a class="local col3 ref" href="#1193S32" title='S32' data-ref="1193S32" data-ref-filename="1193S32">S32</a>}, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#1207Src" title='Src' data-ref="1207Src" data-ref-filename="1207Src">Src</a>);</td></tr>
<tr><th id="4583">4583</th><td>    <a class="local col4 ref" href="#1204Ops" title='Ops' data-ref="1204Ops" data-ref-filename="1204Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col8 ref" href="#1208Unmerge" title='Unmerge' data-ref="1208Unmerge" data-ref-filename="1208Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>));</td></tr>
<tr><th id="4584">4584</th><td>    <a class="local col4 ref" href="#1204Ops" title='Ops' data-ref="1204Ops" data-ref-filename="1204Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col8 ref" href="#1208Unmerge" title='Unmerge' data-ref="1208Unmerge" data-ref-filename="1208Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>));</td></tr>
<tr><th id="4585">4585</th><td>    <a class="local col4 ref" href="#1204Ops" title='Ops' data-ref="1204Ops" data-ref-filename="1204Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col8 ref" href="#1208Unmerge" title='Unmerge' data-ref="1208Unmerge" data-ref-filename="1208Unmerge">Unmerge</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>2</var>));</td></tr>
<tr><th id="4586">4586</th><td>  };</td></tr>
<tr><th id="4587">4587</th><td></td></tr>
<tr><th id="4588">4588</th><td>  <a class="local col6 ref" href="#1206packLanes" title='packLanes' data-ref="1206packLanes" data-ref-filename="1206packLanes">packLanes</a><a class="tu ref fn" href="#_ZZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderEENK3$_4clENS_8RegisterE" title='llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic(llvm::MachineInstr &amp;, llvm::MachineIRBuilder &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderEENK3$_4clENS_8RegisterE" data-ref-filename="_ZZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderEENK3$_4clENS_8RegisterE">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1197RayOrigin" title='RayOrigin' data-ref="1197RayOrigin" data-ref-filename="1197RayOrigin">RayOrigin</a>)</a>;</td></tr>
<tr><th id="4589">4589</th><td>  <b>if</b> (<a class="local col1 ref" href="#1201IsA16" title='IsA16' data-ref="1201IsA16" data-ref-filename="1201IsA16">IsA16</a>) {</td></tr>
<tr><th id="4590">4590</th><td>    <em>auto</em> <dfn class="local col9 decl" id="1209UnmergeRayDir" title='UnmergeRayDir' data-type='llvm::MachineInstrBuilder' data-ref="1209UnmergeRayDir" data-ref-filename="1209UnmergeRayDir">UnmergeRayDir</dfn> = <a class="local col0 ref" href="#1190B" title='B' data-ref="1190B" data-ref-filename="1190B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#1192S16" title='S16' data-ref="1192S16" data-ref-filename="1192S16">S16</a>, <a class="local col2 ref" href="#1192S16" title='S16' data-ref="1192S16" data-ref-filename="1192S16">S16</a>, <a class="local col2 ref" href="#1192S16" title='S16' data-ref="1192S16" data-ref-filename="1192S16">S16</a>, <a class="local col2 ref" href="#1192S16" title='S16' data-ref="1192S16" data-ref-filename="1192S16">S16</a>}, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col8 ref" href="#1198RayDir" title='RayDir' data-ref="1198RayDir" data-ref-filename="1198RayDir">RayDir</a>);</td></tr>
<tr><th id="4591">4591</th><td>    <em>auto</em> <dfn class="local col0 decl" id="1210UnmergeRayInvDir" title='UnmergeRayInvDir' data-type='llvm::MachineInstrBuilder' data-ref="1210UnmergeRayInvDir" data-ref-filename="1210UnmergeRayInvDir">UnmergeRayInvDir</dfn> = <a class="local col0 ref" href="#1190B" title='B' data-ref="1190B" data-ref-filename="1190B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE" title='llvm::MachineIRBuilder::buildUnmerge' data-ref="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE" data-ref-filename="_ZN4llvm16MachineIRBuilder12buildUnmergeENS_8ArrayRefINS_3LLTEEERKNS_5SrcOpE">buildUnmerge</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#1192S16" title='S16' data-ref="1192S16" data-ref-filename="1192S16">S16</a>, <a class="local col2 ref" href="#1192S16" title='S16' data-ref="1192S16" data-ref-filename="1192S16">S16</a>, <a class="local col2 ref" href="#1192S16" title='S16' data-ref="1192S16" data-ref-filename="1192S16">S16</a>, <a class="local col2 ref" href="#1192S16" title='S16' data-ref="1192S16" data-ref-filename="1192S16">S16</a>}, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5SrcOpC1ENS_8RegisterE" title='llvm::SrcOp::SrcOp' data-ref="_ZN4llvm5SrcOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5SrcOpC1ENS_8RegisterE"></a><a class="local col9 ref" href="#1199RayInvDir" title='RayInvDir' data-ref="1199RayInvDir" data-ref-filename="1199RayInvDir">RayInvDir</a>);</td></tr>
<tr><th id="4592">4592</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1211R1" title='R1' data-type='llvm::Register' data-ref="1211R1" data-ref-filename="1211R1">R1</dfn> = <a class="local col1 ref" href="#1191MRI" title='MRI' data-ref="1191MRI" data-ref-filename="1191MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#1193S32" title='S32' data-ref="1193S32" data-ref-filename="1193S32">S32</a>);</td></tr>
<tr><th id="4593">4593</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="1212R2" title='R2' data-type='llvm::Register' data-ref="1212R2" data-ref-filename="1212R2">R2</dfn> = <a class="local col1 ref" href="#1191MRI" title='MRI' data-ref="1191MRI" data-ref-filename="1191MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#1193S32" title='S32' data-ref="1193S32" data-ref-filename="1193S32">S32</a>);</td></tr>
<tr><th id="4594">4594</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1213R3" title='R3' data-type='llvm::Register' data-ref="1213R3" data-ref-filename="1213R3">R3</dfn> = <a class="local col1 ref" href="#1191MRI" title='MRI' data-ref="1191MRI" data-ref-filename="1191MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#1193S32" title='S32' data-ref="1193S32" data-ref-filename="1193S32">S32</a>);</td></tr>
<tr><th id="4595">4595</th><td>    <a class="local col0 ref" href="#1190B" title='B' data-ref="1190B" data-ref-filename="1190B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#1211R1" title='R1' data-ref="1211R1" data-ref-filename="1211R1">R1</a>, {<a class="local col9 ref" href="#1209UnmergeRayDir" title='UnmergeRayDir' data-ref="1209UnmergeRayDir" data-ref-filename="1209UnmergeRayDir">UnmergeRayDir</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <a class="local col9 ref" href="#1209UnmergeRayDir" title='UnmergeRayDir' data-ref="1209UnmergeRayDir" data-ref-filename="1209UnmergeRayDir">UnmergeRayDir</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>)});</td></tr>
<tr><th id="4596">4596</th><td>    <a class="local col0 ref" href="#1190B" title='B' data-ref="1190B" data-ref-filename="1190B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col2 ref" href="#1212R2" title='R2' data-ref="1212R2" data-ref-filename="1212R2">R2</a>, {<a class="local col9 ref" href="#1209UnmergeRayDir" title='UnmergeRayDir' data-ref="1209UnmergeRayDir" data-ref-filename="1209UnmergeRayDir">UnmergeRayDir</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>2</var>), <a class="local col0 ref" href="#1210UnmergeRayInvDir" title='UnmergeRayInvDir' data-ref="1210UnmergeRayInvDir" data-ref-filename="1210UnmergeRayInvDir">UnmergeRayInvDir</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>)});</td></tr>
<tr><th id="4597">4597</th><td>    <a class="local col0 ref" href="#1190B" title='B' data-ref="1190B" data-ref-filename="1190B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" title='llvm::MachineIRBuilder::buildMerge' data-ref="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildMergeERKNS_5DstOpESt16initializer_listINS_5SrcOpEE">buildMerge</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col3 ref" href="#1213R3" title='R3' data-ref="1213R3" data-ref-filename="1213R3">R3</a>, {<a class="local col0 ref" href="#1210UnmergeRayInvDir" title='UnmergeRayInvDir' data-ref="1210UnmergeRayInvDir" data-ref-filename="1210UnmergeRayInvDir">UnmergeRayInvDir</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>), <a class="local col0 ref" href="#1210UnmergeRayInvDir" title='UnmergeRayInvDir' data-ref="1210UnmergeRayInvDir" data-ref-filename="1210UnmergeRayInvDir">UnmergeRayInvDir</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>2</var>)});</td></tr>
<tr><th id="4598">4598</th><td>    <a class="local col4 ref" href="#1204Ops" title='Ops' data-ref="1204Ops" data-ref-filename="1204Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1211R1" title='R1' data-ref="1211R1" data-ref-filename="1211R1">R1</a>);</td></tr>
<tr><th id="4599">4599</th><td>    <a class="local col4 ref" href="#1204Ops" title='Ops' data-ref="1204Ops" data-ref-filename="1204Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#1212R2" title='R2' data-ref="1212R2" data-ref-filename="1212R2">R2</a>);</td></tr>
<tr><th id="4600">4600</th><td>    <a class="local col4 ref" href="#1204Ops" title='Ops' data-ref="1204Ops" data-ref-filename="1204Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1213R3" title='R3' data-ref="1213R3" data-ref-filename="1213R3">R3</a>);</td></tr>
<tr><th id="4601">4601</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4602">4602</th><td>    <a class="local col6 ref" href="#1206packLanes" title='packLanes' data-ref="1206packLanes" data-ref-filename="1206packLanes">packLanes</a><a class="tu ref fn" href="#_ZZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderEENK3$_4clENS_8RegisterE" title='llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic(llvm::MachineInstr &amp;, llvm::MachineIRBuilder &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderEENK3$_4clENS_8RegisterE" data-ref-filename="_ZZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderEENK3$_4clENS_8RegisterE">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#1198RayDir" title='RayDir' data-ref="1198RayDir" data-ref-filename="1198RayDir">RayDir</a>)</a>;</td></tr>
<tr><th id="4603">4603</th><td>    <a class="local col6 ref" href="#1206packLanes" title='packLanes' data-ref="1206packLanes" data-ref-filename="1206packLanes">packLanes</a><a class="tu ref fn" href="#_ZZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderEENK3$_4clENS_8RegisterE" title='llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic(llvm::MachineInstr &amp;, llvm::MachineIRBuilder &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderEENK3$_4clENS_8RegisterE" data-ref-filename="_ZZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderEENK3$_4clENS_8RegisterE">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1199RayInvDir" title='RayInvDir' data-ref="1199RayInvDir" data-ref-filename="1199RayInvDir">RayInvDir</a>)</a>;</td></tr>
<tr><th id="4604">4604</th><td>  }</td></tr>
<tr><th id="4605">4605</th><td></td></tr>
<tr><th id="4606">4606</th><td>  <em>auto</em> <dfn class="local col4 decl" id="1214MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="1214MIB" data-ref-filename="1214MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="local col0 ref" href="#1190B" title='B' data-ref="1190B" data-ref-filename="1190B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY" title='llvm::AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY' data-ref="llvm::AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY" data-ref-filename="llvm..AMDGPU..G_AMDGPU_INTRIN_BVH_INTERSECT_RAY">G_AMDGPU_INTRIN_BVH_INTERSECT_RAY</a>)</td></tr>
<tr><th id="4607">4607</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#1194DstReg" title='DstReg' data-ref="1194DstReg" data-ref-filename="1194DstReg">DstReg</a>)</td></tr>
<tr><th id="4608">4608</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#1203Opcode" title='Opcode' data-ref="1203Opcode" data-ref-filename="1203Opcode">Opcode</a>);</td></tr>
<tr><th id="4609">4609</th><td></td></tr>
<tr><th id="4610">4610</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1215R" title='R' data-type='llvm::Register' data-ref="1215R" data-ref-filename="1215R">R</dfn> : <a class="local col4 ref" href="#1204Ops" title='Ops' data-ref="1204Ops" data-ref-filename="1204Ops">Ops</a>) {</td></tr>
<tr><th id="4611">4611</th><td>    <a class="local col4 ref" href="#1214MIB" title='MIB' data-ref="1214MIB" data-ref-filename="1214MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1215R" title='R' data-ref="1215R" data-ref-filename="1215R">R</a>);</td></tr>
<tr><th id="4612">4612</th><td>  }</td></tr>
<tr><th id="4613">4613</th><td></td></tr>
<tr><th id="4614">4614</th><td>  <a class="local col4 ref" href="#1214MIB" title='MIB' data-ref="1214MIB" data-ref-filename="1214MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1200TDescr" title='TDescr' data-ref="1200TDescr" data-ref-filename="1200TDescr">TDescr</a>)</td></tr>
<tr><th id="4615">4615</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#1201IsA16" title='IsA16' data-ref="1201IsA16" data-ref-filename="1201IsA16">IsA16</a> ? <var>1</var> : <var>0</var>)</td></tr>
<tr><th id="4616">4616</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col9 ref" href="#1189MI" title='MI' data-ref="1189MI" data-ref-filename="1189MI">MI</a>);</td></tr>
<tr><th id="4617">4617</th><td></td></tr>
<tr><th id="4618">4618</th><td>  <a class="local col9 ref" href="#1189MI" title='MI' data-ref="1189MI" data-ref-filename="1189MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4619">4619</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4620">4620</th><td>}</td></tr>
<tr><th id="4621">4621</th><td></td></tr>
<tr><th id="4622">4622</th><td><em>bool</em> <a class="type" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE" title='llvm::AMDGPULegalizerInfo::legalizeIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE">legalizeIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> &amp;<dfn class="local col6 decl" id="1216Helper" title='Helper' data-type='llvm::LegalizerHelper &amp;' data-ref="1216Helper" data-ref-filename="1216Helper">Helper</dfn>,</td></tr>
<tr><th id="4623">4623</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="1217MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1217MI" data-ref-filename="1217MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4624">4624</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="1218B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="1218B" data-ref-filename="1218B">B</dfn> = <a class="local col6 ref" href="#1216Helper" title='Helper' data-ref="1216Helper" data-ref-filename="1216Helper">Helper</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::MIRBuilder" title='llvm::LegalizerHelper::MIRBuilder' data-ref="llvm::LegalizerHelper::MIRBuilder" data-ref-filename="llvm..LegalizerHelper..MIRBuilder">MIRBuilder</a>;</td></tr>
<tr><th id="4625">4625</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="1219MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</dfn> = *<a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="4626">4626</th><td></td></tr>
<tr><th id="4627">4627</th><td>  <i>// Replace the use G_BRCOND with the exec manipulate and branch pseudos.</i></td></tr>
<tr><th id="4628">4628</th><td>  <em>auto</em> <dfn class="local col0 decl" id="1220IntrID" title='IntrID' data-type='unsigned int' data-ref="1220IntrID" data-ref-filename="1220IntrID">IntrID</dfn> = <a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getIntrinsicIDEv" title='llvm::MachineInstr::getIntrinsicID' data-ref="_ZNK4llvm12MachineInstr14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm12MachineInstr14getIntrinsicIDEv">getIntrinsicID</a>();</td></tr>
<tr><th id="4629">4629</th><td>  <b>switch</b> (<a class="local col0 ref" href="#1220IntrID" title='IntrID' data-ref="1220IntrID" data-ref-filename="1220IntrID">IntrID</a>) {</td></tr>
<tr><th id="4630">4630</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_if" title='llvm::Intrinsic::amdgcn_if' data-ref="llvm::Intrinsic::amdgcn_if" data-ref-filename="llvm..Intrinsic..amdgcn_if">amdgcn_if</a>:</td></tr>
<tr><th id="4631">4631</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_else" title='llvm::Intrinsic::amdgcn_else' data-ref="llvm::Intrinsic::amdgcn_else" data-ref-filename="llvm..Intrinsic..amdgcn_else">amdgcn_else</a>: {</td></tr>
<tr><th id="4632">4632</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="1221Br" title='Br' data-type='llvm::MachineInstr *' data-ref="1221Br" data-ref-filename="1221Br">Br</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4633">4633</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="1222UncondBrTarget" title='UncondBrTarget' data-type='llvm::MachineBasicBlock *' data-ref="1222UncondBrTarget" data-ref-filename="1222UncondBrTarget">UncondBrTarget</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4634">4634</th><td>    <em>bool</em> <dfn class="local col3 decl" id="1223Negated" title='Negated' data-type='bool' data-ref="1223Negated" data-ref-filename="1223Negated">Negated</dfn> = <b>false</b>;</td></tr>
<tr><th id="4635">4635</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="1224BrCond" title='BrCond' data-type='llvm::MachineInstr *' data-ref="1224BrCond" data-ref-filename="1224BrCond"><a class="local col4 ref" href="#1224BrCond" title='BrCond' data-ref="1224BrCond" data-ref-filename="1224BrCond">BrCond</a></dfn> =</td></tr>
<tr><th id="4636">4636</th><td>            <a class="tu ref fn" href="#_ZL17verifyCFIntrinsicRN4llvm12MachineInstrERNS_19MachineRegisterInfoERPS0_RPNS_17MachineBasicBlockERb" title='verifyCFIntrinsic' data-use='c' data-ref="_ZL17verifyCFIntrinsicRN4llvm12MachineInstrERNS_19MachineRegisterInfoERPS0_RPNS_17MachineBasicBlockERb" data-ref-filename="_ZL17verifyCFIntrinsicRN4llvm12MachineInstrERNS_19MachineRegisterInfoERPS0_RPNS_17MachineBasicBlockERb">verifyCFIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col1 ref" href="#1221Br" title='Br' data-ref="1221Br" data-ref-filename="1221Br">Br</a></span>, <span class='refarg'><a class="local col2 ref" href="#1222UncondBrTarget" title='UncondBrTarget' data-ref="1222UncondBrTarget" data-ref-filename="1222UncondBrTarget">UncondBrTarget</a></span>, <span class='refarg'><a class="local col3 ref" href="#1223Negated" title='Negated' data-ref="1223Negated" data-ref-filename="1223Negated">Negated</a></span>)) {</td></tr>
<tr><th id="4637">4637</th><td>      <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col5 decl" id="1225TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="1225TRI" data-ref-filename="1225TRI">TRI</dfn></td></tr>
<tr><th id="4638">4638</th><td>        = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *&gt;(<a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>());</td></tr>
<tr><th id="4639">4639</th><td></td></tr>
<tr><th id="4640">4640</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="1226Def" title='Def' data-type='llvm::Register' data-ref="1226Def" data-ref-filename="1226Def">Def</dfn> = <a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4641">4641</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="1227Use" title='Use' data-type='llvm::Register' data-ref="1227Use" data-ref-filename="1227Use">Use</dfn> = <a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4642">4642</th><td></td></tr>
<tr><th id="4643">4643</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="1228CondBrTarget" title='CondBrTarget' data-type='llvm::MachineBasicBlock *' data-ref="1228CondBrTarget" data-ref-filename="1228CondBrTarget">CondBrTarget</dfn> = <a class="local col4 ref" href="#1224BrCond" title='BrCond' data-ref="1224BrCond" data-ref-filename="1224BrCond">BrCond</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="4644">4644</th><td></td></tr>
<tr><th id="4645">4645</th><td>      <b>if</b> (<a class="local col3 ref" href="#1223Negated" title='Negated' data-ref="1223Negated" data-ref-filename="1223Negated">Negated</a>)</td></tr>
<tr><th id="4646">4646</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col8 ref" href="#1228CondBrTarget" title='CondBrTarget' data-ref="1228CondBrTarget" data-ref-filename="1228CondBrTarget">CondBrTarget</a></span>, <span class='refarg'><a class="local col2 ref" href="#1222UncondBrTarget" title='UncondBrTarget' data-ref="1222UncondBrTarget" data-ref-filename="1222UncondBrTarget">UncondBrTarget</a></span>);</td></tr>
<tr><th id="4647">4647</th><td></td></tr>
<tr><th id="4648">4648</th><td>      <a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col4 ref" href="#1224BrCond" title='BrCond' data-ref="1224BrCond" data-ref-filename="1224BrCond">BrCond</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="4649">4649</th><td>      <b>if</b> (<a class="local col0 ref" href="#1220IntrID" title='IntrID' data-ref="1220IntrID" data-ref-filename="1220IntrID">IntrID</a> == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_if" title='llvm::Intrinsic::amdgcn_if' data-ref="llvm::Intrinsic::amdgcn_if" data-ref-filename="llvm..Intrinsic..amdgcn_if">amdgcn_if</a>) {</td></tr>
<tr><th id="4650">4650</th><td>        <a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_IF" title='llvm::AMDGPU::SI_IF' data-ref="llvm::AMDGPU::SI_IF" data-ref-filename="llvm..AMDGPU..SI_IF">SI_IF</a>)</td></tr>
<tr><th id="4651">4651</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1226Def" title='Def' data-ref="1226Def" data-ref-filename="1226Def">Def</a>)</td></tr>
<tr><th id="4652">4652</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1227Use" title='Use' data-ref="1227Use" data-ref-filename="1227Use">Use</a>)</td></tr>
<tr><th id="4653">4653</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col2 ref" href="#1222UncondBrTarget" title='UncondBrTarget' data-ref="1222UncondBrTarget" data-ref-filename="1222UncondBrTarget">UncondBrTarget</a>);</td></tr>
<tr><th id="4654">4654</th><td>      } <b>else</b> {</td></tr>
<tr><th id="4655">4655</th><td>        <a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_ELSE" title='llvm::AMDGPU::SI_ELSE' data-ref="llvm::AMDGPU::SI_ELSE" data-ref-filename="llvm..AMDGPU..SI_ELSE">SI_ELSE</a>)</td></tr>
<tr><th id="4656">4656</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1226Def" title='Def' data-ref="1226Def" data-ref-filename="1226Def">Def</a>)</td></tr>
<tr><th id="4657">4657</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1227Use" title='Use' data-ref="1227Use" data-ref-filename="1227Use">Use</a>)</td></tr>
<tr><th id="4658">4658</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col2 ref" href="#1222UncondBrTarget" title='UncondBrTarget' data-ref="1222UncondBrTarget" data-ref-filename="1222UncondBrTarget">UncondBrTarget</a>);</td></tr>
<tr><th id="4659">4659</th><td>      }</td></tr>
<tr><th id="4660">4660</th><td></td></tr>
<tr><th id="4661">4661</th><td>      <b>if</b> (<a class="local col1 ref" href="#1221Br" title='Br' data-ref="1221Br" data-ref-filename="1221Br">Br</a>) {</td></tr>
<tr><th id="4662">4662</th><td>        <a class="local col1 ref" href="#1221Br" title='Br' data-ref="1221Br" data-ref-filename="1221Br">Br</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" title='llvm::MachineOperand::setMBB' data-ref="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE">setMBB</a>(<a class="local col8 ref" href="#1228CondBrTarget" title='CondBrTarget' data-ref="1228CondBrTarget" data-ref-filename="1228CondBrTarget">CondBrTarget</a>);</td></tr>
<tr><th id="4663">4663</th><td>      } <b>else</b> {</td></tr>
<tr><th id="4664">4664</th><td>        <i>// The IRTranslator skips inserting the G_BR for fallthrough cases, but</i></td></tr>
<tr><th id="4665">4665</th><td><i>        // since we're swapping branch targets it needs to be reinserted.</i></td></tr>
<tr><th id="4666">4666</th><td><i>        // FIXME: IRTranslator should probably not do this</i></td></tr>
<tr><th id="4667">4667</th><td>        <a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder7buildBrERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::buildBr' data-ref="_ZN4llvm16MachineIRBuilder7buildBrERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm16MachineIRBuilder7buildBrERNS_17MachineBasicBlockE">buildBr</a>(<span class='refarg'>*<a class="local col8 ref" href="#1228CondBrTarget" title='CondBrTarget' data-ref="1228CondBrTarget" data-ref-filename="1228CondBrTarget">CondBrTarget</a></span>);</td></tr>
<tr><th id="4668">4668</th><td>      }</td></tr>
<tr><th id="4669">4669</th><td></td></tr>
<tr><th id="4670">4670</th><td>      <a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#1226Def" title='Def' data-ref="1226Def" data-ref-filename="1226Def">Def</a>, <a class="local col5 ref" href="#1225TRI" title='TRI' data-ref="1225TRI" data-ref-filename="1225TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" title='llvm::SIRegisterInfo::getWaveMaskRegClass' data-ref="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv">getWaveMaskRegClass</a>());</td></tr>
<tr><th id="4671">4671</th><td>      <a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#1227Use" title='Use' data-ref="1227Use" data-ref-filename="1227Use">Use</a>, <a class="local col5 ref" href="#1225TRI" title='TRI' data-ref="1225TRI" data-ref-filename="1225TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" title='llvm::SIRegisterInfo::getWaveMaskRegClass' data-ref="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv">getWaveMaskRegClass</a>());</td></tr>
<tr><th id="4672">4672</th><td>      <a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4673">4673</th><td>      <a class="local col4 ref" href="#1224BrCond" title='BrCond' data-ref="1224BrCond" data-ref-filename="1224BrCond">BrCond</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4674">4674</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4675">4675</th><td>    }</td></tr>
<tr><th id="4676">4676</th><td></td></tr>
<tr><th id="4677">4677</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4678">4678</th><td>  }</td></tr>
<tr><th id="4679">4679</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_loop" title='llvm::Intrinsic::amdgcn_loop' data-ref="llvm::Intrinsic::amdgcn_loop" data-ref-filename="llvm..Intrinsic..amdgcn_loop">amdgcn_loop</a>: {</td></tr>
<tr><th id="4680">4680</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="1229Br" title='Br' data-type='llvm::MachineInstr *' data-ref="1229Br" data-ref-filename="1229Br">Br</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4681">4681</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="1230UncondBrTarget" title='UncondBrTarget' data-type='llvm::MachineBasicBlock *' data-ref="1230UncondBrTarget" data-ref-filename="1230UncondBrTarget">UncondBrTarget</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4682">4682</th><td>    <em>bool</em> <dfn class="local col1 decl" id="1231Negated" title='Negated' data-type='bool' data-ref="1231Negated" data-ref-filename="1231Negated">Negated</dfn> = <b>false</b>;</td></tr>
<tr><th id="4683">4683</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="1232BrCond" title='BrCond' data-type='llvm::MachineInstr *' data-ref="1232BrCond" data-ref-filename="1232BrCond"><a class="local col2 ref" href="#1232BrCond" title='BrCond' data-ref="1232BrCond" data-ref-filename="1232BrCond">BrCond</a></dfn> =</td></tr>
<tr><th id="4684">4684</th><td>            <a class="tu ref fn" href="#_ZL17verifyCFIntrinsicRN4llvm12MachineInstrERNS_19MachineRegisterInfoERPS0_RPNS_17MachineBasicBlockERb" title='verifyCFIntrinsic' data-use='c' data-ref="_ZL17verifyCFIntrinsicRN4llvm12MachineInstrERNS_19MachineRegisterInfoERPS0_RPNS_17MachineBasicBlockERb" data-ref-filename="_ZL17verifyCFIntrinsicRN4llvm12MachineInstrERNS_19MachineRegisterInfoERPS0_RPNS_17MachineBasicBlockERb">verifyCFIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1229Br" title='Br' data-ref="1229Br" data-ref-filename="1229Br">Br</a></span>, <span class='refarg'><a class="local col0 ref" href="#1230UncondBrTarget" title='UncondBrTarget' data-ref="1230UncondBrTarget" data-ref-filename="1230UncondBrTarget">UncondBrTarget</a></span>, <span class='refarg'><a class="local col1 ref" href="#1231Negated" title='Negated' data-ref="1231Negated" data-ref-filename="1231Negated">Negated</a></span>)) {</td></tr>
<tr><th id="4685">4685</th><td>      <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="local col3 decl" id="1233TRI" title='TRI' data-type='const llvm::SIRegisterInfo *' data-ref="1233TRI" data-ref-filename="1233TRI">TRI</dfn></td></tr>
<tr><th id="4686">4686</th><td>        = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *&gt;(<a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>());</td></tr>
<tr><th id="4687">4687</th><td></td></tr>
<tr><th id="4688">4688</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="1234CondBrTarget" title='CondBrTarget' data-type='llvm::MachineBasicBlock *' data-ref="1234CondBrTarget" data-ref-filename="1234CondBrTarget">CondBrTarget</dfn> = <a class="local col2 ref" href="#1232BrCond" title='BrCond' data-ref="1232BrCond" data-ref-filename="1232BrCond">BrCond</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="4689">4689</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="1235Reg" title='Reg' data-type='llvm::Register' data-ref="1235Reg" data-ref-filename="1235Reg">Reg</dfn> = <a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4690">4690</th><td></td></tr>
<tr><th id="4691">4691</th><td>      <b>if</b> (<a class="local col1 ref" href="#1231Negated" title='Negated' data-ref="1231Negated" data-ref-filename="1231Negated">Negated</a>)</td></tr>
<tr><th id="4692">4692</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col4 ref" href="#1234CondBrTarget" title='CondBrTarget' data-ref="1234CondBrTarget" data-ref-filename="1234CondBrTarget">CondBrTarget</a></span>, <span class='refarg'><a class="local col0 ref" href="#1230UncondBrTarget" title='UncondBrTarget' data-ref="1230UncondBrTarget" data-ref-filename="1230UncondBrTarget">UncondBrTarget</a></span>);</td></tr>
<tr><th id="4693">4693</th><td></td></tr>
<tr><th id="4694">4694</th><td>      <a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineIRBuilder::setInsertPt' data-ref="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm16MachineIRBuilder11setInsertPtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">setInsertPt</a>(<span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMBBEv" title='llvm::MachineIRBuilder::getMBB' data-ref="_ZN4llvm16MachineIRBuilder6getMBBEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMBBEv">getMBB</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col2 ref" href="#1232BrCond" title='BrCond' data-ref="1232BrCond" data-ref-filename="1232BrCond">BrCond</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="4695">4695</th><td>      <a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEj" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEj" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEj">buildInstr</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_LOOP" title='llvm::AMDGPU::SI_LOOP' data-ref="llvm::AMDGPU::SI_LOOP" data-ref-filename="llvm..AMDGPU..SI_LOOP">SI_LOOP</a>)</td></tr>
<tr><th id="4696">4696</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1235Reg" title='Reg' data-ref="1235Reg" data-ref-filename="1235Reg">Reg</a>)</td></tr>
<tr><th id="4697">4697</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col0 ref" href="#1230UncondBrTarget" title='UncondBrTarget' data-ref="1230UncondBrTarget" data-ref-filename="1230UncondBrTarget">UncondBrTarget</a>);</td></tr>
<tr><th id="4698">4698</th><td></td></tr>
<tr><th id="4699">4699</th><td>      <b>if</b> (<a class="local col9 ref" href="#1229Br" title='Br' data-ref="1229Br" data-ref-filename="1229Br">Br</a>)</td></tr>
<tr><th id="4700">4700</th><td>        <a class="local col9 ref" href="#1229Br" title='Br' data-ref="1229Br" data-ref-filename="1229Br">Br</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" title='llvm::MachineOperand::setMBB' data-ref="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm14MachineOperand6setMBBEPNS_17MachineBasicBlockE">setMBB</a>(<a class="local col4 ref" href="#1234CondBrTarget" title='CondBrTarget' data-ref="1234CondBrTarget" data-ref-filename="1234CondBrTarget">CondBrTarget</a>);</td></tr>
<tr><th id="4701">4701</th><td>      <b>else</b></td></tr>
<tr><th id="4702">4702</th><td>        <a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder7buildBrERNS_17MachineBasicBlockE" title='llvm::MachineIRBuilder::buildBr' data-ref="_ZN4llvm16MachineIRBuilder7buildBrERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm16MachineIRBuilder7buildBrERNS_17MachineBasicBlockE">buildBr</a>(<span class='refarg'>*<a class="local col4 ref" href="#1234CondBrTarget" title='CondBrTarget' data-ref="1234CondBrTarget" data-ref-filename="1234CondBrTarget">CondBrTarget</a></span>);</td></tr>
<tr><th id="4703">4703</th><td></td></tr>
<tr><th id="4704">4704</th><td>      <a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4705">4705</th><td>      <a class="local col2 ref" href="#1232BrCond" title='BrCond' data-ref="1232BrCond" data-ref-filename="1232BrCond">BrCond</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4706">4706</th><td>      <a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#1235Reg" title='Reg' data-ref="1235Reg" data-ref-filename="1235Reg">Reg</a>, <a class="local col3 ref" href="#1233TRI" title='TRI' data-ref="1233TRI" data-ref-filename="1233TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" title='llvm::SIRegisterInfo::getWaveMaskRegClass' data-ref="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo19getWaveMaskRegClassEv">getWaveMaskRegClass</a>());</td></tr>
<tr><th id="4707">4707</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4708">4708</th><td>    }</td></tr>
<tr><th id="4709">4709</th><td></td></tr>
<tr><th id="4710">4710</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4711">4711</th><td>  }</td></tr>
<tr><th id="4712">4712</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_kernarg_segment_ptr" title='llvm::Intrinsic::amdgcn_kernarg_segment_ptr' data-ref="llvm::Intrinsic::amdgcn_kernarg_segment_ptr" data-ref-filename="llvm..Intrinsic..amdgcn_kernarg_segment_ptr">amdgcn_kernarg_segment_ptr</a>:</td></tr>
<tr><th id="4713">4713</th><td>    <b>if</b> (!<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU8isKernelEj" title='llvm::AMDGPU::isKernel' data-ref="_ZN4llvm6AMDGPU8isKernelEj" data-ref-filename="_ZN4llvm6AMDGPU8isKernelEj">isKernel</a>(<a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder5getMFEv" title='llvm::MachineIRBuilder::getMF' data-ref="_ZN4llvm16MachineIRBuilder5getMFEv" data-ref-filename="_ZN4llvm16MachineIRBuilder5getMFEv">getMF</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>())) {</td></tr>
<tr><th id="4714">4714</th><td>      <i>// This only makes sense to call in a kernel, so just lower to null.</i></td></tr>
<tr><th id="4715">4715</th><td>      <a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>);</td></tr>
<tr><th id="4716">4716</th><td>      <a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4717">4717</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4718">4718</th><td>    }</td></tr>
<tr><th id="4719">4719</th><td></td></tr>
<tr><th id="4720">4720</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">legalizePreloadedArgIntrin</a>(</td></tr>
<tr><th id="4721">4721</th><td>      <span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>, <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR" title='llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR" data-ref-filename="llvm..AMDGPUFunctionArgInfo..KERNARG_SEGMENT_PTR">KERNARG_SEGMENT_PTR</a>);</td></tr>
<tr><th id="4722">4722</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_implicitarg_ptr" title='llvm::Intrinsic::amdgcn_implicitarg_ptr' data-ref="llvm::Intrinsic::amdgcn_implicitarg_ptr" data-ref-filename="llvm..Intrinsic..amdgcn_implicitarg_ptr">amdgcn_implicitarg_ptr</a>:</td></tr>
<tr><th id="4723">4723</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo22legalizeImplicitArgPtrERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeImplicitArgPtrERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeImplicitArgPtrERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeImplicitArgPtr</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>);</td></tr>
<tr><th id="4724">4724</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_workitem_id_x" title='llvm::Intrinsic::amdgcn_workitem_id_x' data-ref="llvm::Intrinsic::amdgcn_workitem_id_x" data-ref-filename="llvm..Intrinsic..amdgcn_workitem_id_x">amdgcn_workitem_id_x</a>:</td></tr>
<tr><th id="4725">4725</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">legalizePreloadedArgIntrin</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>,</td></tr>
<tr><th id="4726">4726</th><td>                                      <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_X" title='llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_X' data-ref="llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_X" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WORKITEM_ID_X">WORKITEM_ID_X</a>);</td></tr>
<tr><th id="4727">4727</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_workitem_id_y" title='llvm::Intrinsic::amdgcn_workitem_id_y' data-ref="llvm::Intrinsic::amdgcn_workitem_id_y" data-ref-filename="llvm..Intrinsic..amdgcn_workitem_id_y">amdgcn_workitem_id_y</a>:</td></tr>
<tr><th id="4728">4728</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">legalizePreloadedArgIntrin</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>,</td></tr>
<tr><th id="4729">4729</th><td>                                      <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Y" title='llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Y' data-ref="llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Y" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WORKITEM_ID_Y">WORKITEM_ID_Y</a>);</td></tr>
<tr><th id="4730">4730</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_workitem_id_z" title='llvm::Intrinsic::amdgcn_workitem_id_z' data-ref="llvm::Intrinsic::amdgcn_workitem_id_z" data-ref-filename="llvm..Intrinsic..amdgcn_workitem_id_z">amdgcn_workitem_id_z</a>:</td></tr>
<tr><th id="4731">4731</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">legalizePreloadedArgIntrin</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>,</td></tr>
<tr><th id="4732">4732</th><td>                                      <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Z" title='llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Z' data-ref="llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Z" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WORKITEM_ID_Z">WORKITEM_ID_Z</a>);</td></tr>
<tr><th id="4733">4733</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_workgroup_id_x" title='llvm::Intrinsic::amdgcn_workgroup_id_x' data-ref="llvm::Intrinsic::amdgcn_workgroup_id_x" data-ref-filename="llvm..Intrinsic..amdgcn_workgroup_id_x">amdgcn_workgroup_id_x</a>:</td></tr>
<tr><th id="4734">4734</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">legalizePreloadedArgIntrin</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>,</td></tr>
<tr><th id="4735">4735</th><td>                                      <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_X" title='llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_X' data-ref="llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_X" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WORKGROUP_ID_X">WORKGROUP_ID_X</a>);</td></tr>
<tr><th id="4736">4736</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_workgroup_id_y" title='llvm::Intrinsic::amdgcn_workgroup_id_y' data-ref="llvm::Intrinsic::amdgcn_workgroup_id_y" data-ref-filename="llvm..Intrinsic..amdgcn_workgroup_id_y">amdgcn_workgroup_id_y</a>:</td></tr>
<tr><th id="4737">4737</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">legalizePreloadedArgIntrin</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>,</td></tr>
<tr><th id="4738">4738</th><td>                                      <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Y" title='llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Y' data-ref="llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Y" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WORKGROUP_ID_Y">WORKGROUP_ID_Y</a>);</td></tr>
<tr><th id="4739">4739</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_workgroup_id_z" title='llvm::Intrinsic::amdgcn_workgroup_id_z' data-ref="llvm::Intrinsic::amdgcn_workgroup_id_z" data-ref-filename="llvm..Intrinsic..amdgcn_workgroup_id_z">amdgcn_workgroup_id_z</a>:</td></tr>
<tr><th id="4740">4740</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">legalizePreloadedArgIntrin</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>,</td></tr>
<tr><th id="4741">4741</th><td>                                      <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Z" title='llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Z' data-ref="llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Z" data-ref-filename="llvm..AMDGPUFunctionArgInfo..WORKGROUP_ID_Z">WORKGROUP_ID_Z</a>);</td></tr>
<tr><th id="4742">4742</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_dispatch_ptr" title='llvm::Intrinsic::amdgcn_dispatch_ptr' data-ref="llvm::Intrinsic::amdgcn_dispatch_ptr" data-ref-filename="llvm..Intrinsic..amdgcn_dispatch_ptr">amdgcn_dispatch_ptr</a>:</td></tr>
<tr><th id="4743">4743</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">legalizePreloadedArgIntrin</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>,</td></tr>
<tr><th id="4744">4744</th><td>                                      <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::DISPATCH_PTR" title='llvm::AMDGPUFunctionArgInfo::DISPATCH_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::DISPATCH_PTR" data-ref-filename="llvm..AMDGPUFunctionArgInfo..DISPATCH_PTR">DISPATCH_PTR</a>);</td></tr>
<tr><th id="4745">4745</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_queue_ptr" title='llvm::Intrinsic::amdgcn_queue_ptr' data-ref="llvm::Intrinsic::amdgcn_queue_ptr" data-ref-filename="llvm..Intrinsic..amdgcn_queue_ptr">amdgcn_queue_ptr</a>:</td></tr>
<tr><th id="4746">4746</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">legalizePreloadedArgIntrin</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>,</td></tr>
<tr><th id="4747">4747</th><td>                                      <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::QUEUE_PTR" title='llvm::AMDGPUFunctionArgInfo::QUEUE_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::QUEUE_PTR" data-ref-filename="llvm..AMDGPUFunctionArgInfo..QUEUE_PTR">QUEUE_PTR</a>);</td></tr>
<tr><th id="4748">4748</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_implicit_buffer_ptr" title='llvm::Intrinsic::amdgcn_implicit_buffer_ptr' data-ref="llvm::Intrinsic::amdgcn_implicit_buffer_ptr" data-ref-filename="llvm..Intrinsic..amdgcn_implicit_buffer_ptr">amdgcn_implicit_buffer_ptr</a>:</td></tr>
<tr><th id="4749">4749</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">legalizePreloadedArgIntrin</a>(</td></tr>
<tr><th id="4750">4750</th><td>      <span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>, <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::IMPLICIT_BUFFER_PTR" title='llvm::AMDGPUFunctionArgInfo::IMPLICIT_BUFFER_PTR' data-ref="llvm::AMDGPUFunctionArgInfo::IMPLICIT_BUFFER_PTR" data-ref-filename="llvm..AMDGPUFunctionArgInfo..IMPLICIT_BUFFER_PTR">IMPLICIT_BUFFER_PTR</a>);</td></tr>
<tr><th id="4751">4751</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_dispatch_id" title='llvm::Intrinsic::amdgcn_dispatch_id' data-ref="llvm::Intrinsic::amdgcn_dispatch_id" data-ref-filename="llvm..Intrinsic..amdgcn_dispatch_id">amdgcn_dispatch_id</a>:</td></tr>
<tr><th id="4752">4752</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">legalizePreloadedArgIntrin</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>,</td></tr>
<tr><th id="4753">4753</th><td>                                      <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="enum" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::DISPATCH_ID" title='llvm::AMDGPUFunctionArgInfo::DISPATCH_ID' data-ref="llvm::AMDGPUFunctionArgInfo::DISPATCH_ID" data-ref-filename="llvm..AMDGPUFunctionArgInfo..DISPATCH_ID">DISPATCH_ID</a>);</td></tr>
<tr><th id="4754">4754</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_fdiv_fast" title='llvm::Intrinsic::amdgcn_fdiv_fast' data-ref="llvm::Intrinsic::amdgcn_fdiv_fast" data-ref-filename="llvm..Intrinsic..amdgcn_fdiv_fast">amdgcn_fdiv_fast</a>:</td></tr>
<tr><th id="4755">4755</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo22legalizeFDIVFastIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFDIVFastIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFDIVFastIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFDIVFastIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFDIVFastIntrin</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>);</td></tr>
<tr><th id="4756">4756</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_is_shared" title='llvm::Intrinsic::amdgcn_is_shared' data-ref="llvm::Intrinsic::amdgcn_is_shared" data-ref-filename="llvm..Intrinsic..amdgcn_is_shared">amdgcn_is_shared</a>:</td></tr>
<tr><th id="4757">4757</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo19legalizeIsAddrSpaceERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEj" title='llvm::AMDGPULegalizerInfo::legalizeIsAddrSpace' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeIsAddrSpaceERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEj" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeIsAddrSpaceERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEj">legalizeIsAddrSpace</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::LOCAL_ADDRESS" title='llvm::AMDGPUAS::LOCAL_ADDRESS' data-ref="llvm::AMDGPUAS::LOCAL_ADDRESS" data-ref-filename="llvm..AMDGPUAS..LOCAL_ADDRESS">LOCAL_ADDRESS</a>);</td></tr>
<tr><th id="4758">4758</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_is_private" title='llvm::Intrinsic::amdgcn_is_private' data-ref="llvm::Intrinsic::amdgcn_is_private" data-ref-filename="llvm..Intrinsic..amdgcn_is_private">amdgcn_is_private</a>:</td></tr>
<tr><th id="4759">4759</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo19legalizeIsAddrSpaceERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEj" title='llvm::AMDGPULegalizerInfo::legalizeIsAddrSpace' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeIsAddrSpaceERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEj" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeIsAddrSpaceERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEj">legalizeIsAddrSpace</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>, <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>);</td></tr>
<tr><th id="4760">4760</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_wavefrontsize" title='llvm::Intrinsic::amdgcn_wavefrontsize' data-ref="llvm::Intrinsic::amdgcn_wavefrontsize" data-ref-filename="llvm..Intrinsic..amdgcn_wavefrontsize">amdgcn_wavefrontsize</a>: {</td></tr>
<tr><th id="4761">4761</th><td>    <a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm5DstOpC1ERKNS_14MachineOperandE"></a><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="member field" href="AMDGPULegalizerInfo.h.html#llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>());</td></tr>
<tr><th id="4762">4762</th><td>    <a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4763">4763</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4764">4764</th><td>  }</td></tr>
<tr><th id="4765">4765</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_s_buffer_load" title='llvm::Intrinsic::amdgcn_s_buffer_load' data-ref="llvm::Intrinsic::amdgcn_s_buffer_load" data-ref-filename="llvm..Intrinsic..amdgcn_s_buffer_load">amdgcn_s_buffer_load</a>:</td></tr>
<tr><th id="4766">4766</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo19legalizeSBufferLoadERNS_15LegalizerHelperERNS_12MachineInstrE" title='llvm::AMDGPULegalizerInfo::legalizeSBufferLoad' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeSBufferLoadERNS_15LegalizerHelperERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeSBufferLoadERNS_15LegalizerHelperERNS_12MachineInstrE">legalizeSBufferLoad</a>(<span class='refarg'><a class="local col6 ref" href="#1216Helper" title='Helper' data-ref="1216Helper" data-ref-filename="1216Helper">Helper</a></span>, <span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>);</td></tr>
<tr><th id="4767">4767</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_store" title='llvm::Intrinsic::amdgcn_raw_buffer_store' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_store" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_store">amdgcn_raw_buffer_store</a>:</td></tr>
<tr><th id="4768">4768</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_store" title='llvm::Intrinsic::amdgcn_struct_buffer_store' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_store" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_store">amdgcn_struct_buffer_store</a>:</td></tr>
<tr><th id="4769">4769</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo19legalizeBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" title='llvm::AMDGPULegalizerInfo::legalizeBufferStore' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb">legalizeBufferStore</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>, <b>false</b>, <b>false</b>);</td></tr>
<tr><th id="4770">4770</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_store_format" title='llvm::Intrinsic::amdgcn_raw_buffer_store_format' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_store_format" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_store_format">amdgcn_raw_buffer_store_format</a>:</td></tr>
<tr><th id="4771">4771</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_store_format" title='llvm::Intrinsic::amdgcn_struct_buffer_store_format' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_store_format" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_store_format">amdgcn_struct_buffer_store_format</a>:</td></tr>
<tr><th id="4772">4772</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo19legalizeBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" title='llvm::AMDGPULegalizerInfo::legalizeBufferStore' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb">legalizeBufferStore</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="4773">4773</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_tbuffer_store" title='llvm::Intrinsic::amdgcn_raw_tbuffer_store' data-ref="llvm::Intrinsic::amdgcn_raw_tbuffer_store" data-ref-filename="llvm..Intrinsic..amdgcn_raw_tbuffer_store">amdgcn_raw_tbuffer_store</a>:</td></tr>
<tr><th id="4774">4774</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_tbuffer_store" title='llvm::Intrinsic::amdgcn_struct_tbuffer_store' data-ref="llvm::Intrinsic::amdgcn_struct_tbuffer_store" data-ref-filename="llvm..Intrinsic..amdgcn_struct_tbuffer_store">amdgcn_struct_tbuffer_store</a>:</td></tr>
<tr><th id="4775">4775</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo19legalizeBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" title='llvm::AMDGPULegalizerInfo::legalizeBufferStore' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb">legalizeBufferStore</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>, <b>true</b>, <b>true</b>);</td></tr>
<tr><th id="4776">4776</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_load" title='llvm::Intrinsic::amdgcn_raw_buffer_load' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_load" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_load">amdgcn_raw_buffer_load</a>:</td></tr>
<tr><th id="4777">4777</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_load" title='llvm::Intrinsic::amdgcn_struct_buffer_load' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_load" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_load">amdgcn_struct_buffer_load</a>:</td></tr>
<tr><th id="4778">4778</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" title='llvm::AMDGPULegalizerInfo::legalizeBufferLoad' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb">legalizeBufferLoad</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>, <b>false</b>, <b>false</b>);</td></tr>
<tr><th id="4779">4779</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_load_format" title='llvm::Intrinsic::amdgcn_raw_buffer_load_format' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_load_format" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_load_format">amdgcn_raw_buffer_load_format</a>:</td></tr>
<tr><th id="4780">4780</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_load_format" title='llvm::Intrinsic::amdgcn_struct_buffer_load_format' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_load_format" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_load_format">amdgcn_struct_buffer_load_format</a>:</td></tr>
<tr><th id="4781">4781</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" title='llvm::AMDGPULegalizerInfo::legalizeBufferLoad' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb">legalizeBufferLoad</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>, <b>true</b>, <b>false</b>);</td></tr>
<tr><th id="4782">4782</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_tbuffer_load" title='llvm::Intrinsic::amdgcn_raw_tbuffer_load' data-ref="llvm::Intrinsic::amdgcn_raw_tbuffer_load" data-ref-filename="llvm..Intrinsic..amdgcn_raw_tbuffer_load">amdgcn_raw_tbuffer_load</a>:</td></tr>
<tr><th id="4783">4783</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_tbuffer_load" title='llvm::Intrinsic::amdgcn_struct_tbuffer_load' data-ref="llvm::Intrinsic::amdgcn_struct_tbuffer_load" data-ref-filename="llvm..Intrinsic..amdgcn_struct_tbuffer_load">amdgcn_struct_tbuffer_load</a>:</td></tr>
<tr><th id="4784">4784</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" title='llvm::AMDGPULegalizerInfo::legalizeBufferLoad' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb">legalizeBufferLoad</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>, <b>true</b>, <b>true</b>);</td></tr>
<tr><th id="4785">4785</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_swap" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_swap' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_swap" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_swap">amdgcn_raw_buffer_atomic_swap</a>:</td></tr>
<tr><th id="4786">4786</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_swap" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_swap' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_swap" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_swap">amdgcn_struct_buffer_atomic_swap</a>:</td></tr>
<tr><th id="4787">4787</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_add" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_add' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_add" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_add">amdgcn_raw_buffer_atomic_add</a>:</td></tr>
<tr><th id="4788">4788</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_add" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_add' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_add" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_add">amdgcn_struct_buffer_atomic_add</a>:</td></tr>
<tr><th id="4789">4789</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_sub" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_sub' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_sub" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_sub">amdgcn_raw_buffer_atomic_sub</a>:</td></tr>
<tr><th id="4790">4790</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_sub" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_sub' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_sub" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_sub">amdgcn_struct_buffer_atomic_sub</a>:</td></tr>
<tr><th id="4791">4791</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_smin" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_smin' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_smin" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_smin">amdgcn_raw_buffer_atomic_smin</a>:</td></tr>
<tr><th id="4792">4792</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_smin" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_smin' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_smin" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_smin">amdgcn_struct_buffer_atomic_smin</a>:</td></tr>
<tr><th id="4793">4793</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_umin" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_umin' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_umin" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_umin">amdgcn_raw_buffer_atomic_umin</a>:</td></tr>
<tr><th id="4794">4794</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_umin" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_umin' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_umin" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_umin">amdgcn_struct_buffer_atomic_umin</a>:</td></tr>
<tr><th id="4795">4795</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_smax" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_smax' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_smax" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_smax">amdgcn_raw_buffer_atomic_smax</a>:</td></tr>
<tr><th id="4796">4796</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_smax" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_smax' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_smax" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_smax">amdgcn_struct_buffer_atomic_smax</a>:</td></tr>
<tr><th id="4797">4797</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_umax" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_umax' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_umax" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_umax">amdgcn_raw_buffer_atomic_umax</a>:</td></tr>
<tr><th id="4798">4798</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_umax" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_umax' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_umax" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_umax">amdgcn_struct_buffer_atomic_umax</a>:</td></tr>
<tr><th id="4799">4799</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_and" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_and' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_and" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_and">amdgcn_raw_buffer_atomic_and</a>:</td></tr>
<tr><th id="4800">4800</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_and" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_and' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_and" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_and">amdgcn_struct_buffer_atomic_and</a>:</td></tr>
<tr><th id="4801">4801</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_or" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_or' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_or" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_or">amdgcn_raw_buffer_atomic_or</a>:</td></tr>
<tr><th id="4802">4802</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_or" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_or' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_or" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_or">amdgcn_struct_buffer_atomic_or</a>:</td></tr>
<tr><th id="4803">4803</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_xor" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_xor' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_xor" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_xor">amdgcn_raw_buffer_atomic_xor</a>:</td></tr>
<tr><th id="4804">4804</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_xor" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_xor' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_xor" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_xor">amdgcn_struct_buffer_atomic_xor</a>:</td></tr>
<tr><th id="4805">4805</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_inc" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_inc' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_inc" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_inc">amdgcn_raw_buffer_atomic_inc</a>:</td></tr>
<tr><th id="4806">4806</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_inc" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_inc' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_inc" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_inc">amdgcn_struct_buffer_atomic_inc</a>:</td></tr>
<tr><th id="4807">4807</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_dec" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_dec' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_dec" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_dec">amdgcn_raw_buffer_atomic_dec</a>:</td></tr>
<tr><th id="4808">4808</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_dec" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_dec' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_dec" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_dec">amdgcn_struct_buffer_atomic_dec</a>:</td></tr>
<tr><th id="4809">4809</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_fadd" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_fadd' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_fadd" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_fadd">amdgcn_raw_buffer_atomic_fadd</a>:</td></tr>
<tr><th id="4810">4810</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_fadd" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_fadd' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_fadd" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_fadd">amdgcn_struct_buffer_atomic_fadd</a>:</td></tr>
<tr><th id="4811">4811</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_raw_buffer_atomic_cmpswap" title='llvm::Intrinsic::amdgcn_raw_buffer_atomic_cmpswap' data-ref="llvm::Intrinsic::amdgcn_raw_buffer_atomic_cmpswap" data-ref-filename="llvm..Intrinsic..amdgcn_raw_buffer_atomic_cmpswap">amdgcn_raw_buffer_atomic_cmpswap</a>:</td></tr>
<tr><th id="4812">4812</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_struct_buffer_atomic_cmpswap" title='llvm::Intrinsic::amdgcn_struct_buffer_atomic_cmpswap' data-ref="llvm::Intrinsic::amdgcn_struct_buffer_atomic_cmpswap" data-ref-filename="llvm..Intrinsic..amdgcn_struct_buffer_atomic_cmpswap">amdgcn_struct_buffer_atomic_cmpswap</a>:</td></tr>
<tr><th id="4813">4813</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo20legalizeBufferAtomicERNS_12MachineInstrERNS_16MachineIRBuilderEj" title='llvm::AMDGPULegalizerInfo::legalizeBufferAtomic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo20legalizeBufferAtomicERNS_12MachineInstrERNS_16MachineIRBuilderEj" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo20legalizeBufferAtomicERNS_12MachineInstrERNS_16MachineIRBuilderEj">legalizeBufferAtomic</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>, <a class="local col0 ref" href="#1220IntrID" title='IntrID' data-ref="1220IntrID" data-ref-filename="1220IntrID">IntrID</a>);</td></tr>
<tr><th id="4814">4814</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_atomic_inc" title='llvm::Intrinsic::amdgcn_atomic_inc' data-ref="llvm::Intrinsic::amdgcn_atomic_inc" data-ref-filename="llvm..Intrinsic..amdgcn_atomic_inc">amdgcn_atomic_inc</a>:</td></tr>
<tr><th id="4815">4815</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo20legalizeAtomicIncDecERNS_12MachineInstrERNS_16MachineIRBuilderEb" title='llvm::AMDGPULegalizerInfo::legalizeAtomicIncDec' data-ref="_ZNK4llvm19AMDGPULegalizerInfo20legalizeAtomicIncDecERNS_12MachineInstrERNS_16MachineIRBuilderEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo20legalizeAtomicIncDecERNS_12MachineInstrERNS_16MachineIRBuilderEb">legalizeAtomicIncDec</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>, <b>true</b>);</td></tr>
<tr><th id="4816">4816</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_atomic_dec" title='llvm::Intrinsic::amdgcn_atomic_dec' data-ref="llvm::Intrinsic::amdgcn_atomic_dec" data-ref-filename="llvm..Intrinsic..amdgcn_atomic_dec">amdgcn_atomic_dec</a>:</td></tr>
<tr><th id="4817">4817</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo20legalizeAtomicIncDecERNS_12MachineInstrERNS_16MachineIRBuilderEb" title='llvm::AMDGPULegalizerInfo::legalizeAtomicIncDec' data-ref="_ZNK4llvm19AMDGPULegalizerInfo20legalizeAtomicIncDecERNS_12MachineInstrERNS_16MachineIRBuilderEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo20legalizeAtomicIncDecERNS_12MachineInstrERNS_16MachineIRBuilderEb">legalizeAtomicIncDec</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>, <b>false</b>);</td></tr>
<tr><th id="4818">4818</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::trap" title='llvm::Intrinsic::trap' data-ref="llvm::Intrinsic::trap" data-ref-filename="llvm..Intrinsic..trap">trap</a>:</td></tr>
<tr><th id="4819">4819</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo21legalizeTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeTrapIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo21legalizeTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo21legalizeTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeTrapIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>);</td></tr>
<tr><th id="4820">4820</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::debugtrap" title='llvm::Intrinsic::debugtrap' data-ref="llvm::Intrinsic::debugtrap" data-ref-filename="llvm..Intrinsic..debugtrap">debugtrap</a>:</td></tr>
<tr><th id="4821">4821</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo26legalizeDebugTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeDebugTrapIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizeDebugTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizeDebugTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeDebugTrapIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>);</td></tr>
<tr><th id="4822">4822</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_rsq_clamp" title='llvm::Intrinsic::amdgcn_rsq_clamp' data-ref="llvm::Intrinsic::amdgcn_rsq_clamp" data-ref-filename="llvm..Intrinsic..amdgcn_rsq_clamp">amdgcn_rsq_clamp</a>:</td></tr>
<tr><th id="4823">4823</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo25legalizeRsqClampIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeRsqClampIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo25legalizeRsqClampIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo25legalizeRsqClampIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeRsqClampIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#1219MRI" title='MRI' data-ref="1219MRI" data-ref-filename="1219MRI">MRI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>);</td></tr>
<tr><th id="4824">4824</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_fadd" title='llvm::Intrinsic::amdgcn_ds_fadd' data-ref="llvm::Intrinsic::amdgcn_ds_fadd" data-ref-filename="llvm..Intrinsic..amdgcn_ds_fadd">amdgcn_ds_fadd</a>:</td></tr>
<tr><th id="4825">4825</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_fmin" title='llvm::Intrinsic::amdgcn_ds_fmin' data-ref="llvm::Intrinsic::amdgcn_ds_fmin" data-ref-filename="llvm..Intrinsic..amdgcn_ds_fmin">amdgcn_ds_fmin</a>:</td></tr>
<tr><th id="4826">4826</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_ds_fmax" title='llvm::Intrinsic::amdgcn_ds_fmax' data-ref="llvm::Intrinsic::amdgcn_ds_fmax" data-ref-filename="llvm..Intrinsic..amdgcn_ds_fmax">amdgcn_ds_fmax</a>:</td></tr>
<tr><th id="4827">4827</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo27legalizeDSAtomicFPIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrEj" title='llvm::AMDGPULegalizerInfo::legalizeDSAtomicFPIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo27legalizeDSAtomicFPIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo27legalizeDSAtomicFPIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrEj">legalizeDSAtomicFPIntrinsic</a>(<span class='refarg'><a class="local col6 ref" href="#1216Helper" title='Helper' data-ref="1216Helper" data-ref-filename="1216Helper">Helper</a></span>, <span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <a class="local col0 ref" href="#1220IntrID" title='IntrID' data-ref="1220IntrID" data-ref-filename="1220IntrID">IntrID</a>);</td></tr>
<tr><th id="4828">4828</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html#llvm::Intrinsic::amdgcn_image_bvh_intersect_ray" title='llvm::Intrinsic::amdgcn_image_bvh_intersect_ray' data-ref="llvm::Intrinsic::amdgcn_image_bvh_intersect_ray" data-ref-filename="llvm..Intrinsic..amdgcn_image_bvh_intersect_ray">amdgcn_image_bvh_intersect_ray</a>:</td></tr>
<tr><th id="4829">4829</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderE">legalizeBVHIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>);</td></tr>
<tr><th id="4830">4830</th><td>  <b>default</b>: {</td></tr>
<tr><th id="4831">4831</th><td>    <b>if</b> (<em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo" title='llvm::AMDGPU::ImageDimIntrinsicInfo' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo">ImageDimIntrinsicInfo</a> *<dfn class="local col6 decl" id="1236ImageDimIntr" title='ImageDimIntr' data-type='const AMDGPU::ImageDimIntrinsicInfo *' data-ref="1236ImageDimIntr" data-ref-filename="1236ImageDimIntr"><a class="local col6 ref" href="#1236ImageDimIntr" title='ImageDimIntr' data-ref="1236ImageDimIntr" data-ref-filename="1236ImageDimIntr">ImageDimIntr</a></dfn> =</td></tr>
<tr><th id="4832">4832</th><td>            <span class="namespace">AMDGPU::</span><a class="ref fn" href="AMDGPUInstrInfo.h.html#_ZN4llvm6AMDGPU24getImageDimIntrinsicInfoEj" title='llvm::AMDGPU::getImageDimIntrinsicInfo' data-ref="_ZN4llvm6AMDGPU24getImageDimIntrinsicInfoEj" data-ref-filename="_ZN4llvm6AMDGPU24getImageDimIntrinsicInfoEj">getImageDimIntrinsicInfo</a>(<a class="local col0 ref" href="#1220IntrID" title='IntrID' data-ref="1220IntrID" data-ref-filename="1220IntrID">IntrID</a>))</td></tr>
<tr><th id="4833">4833</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE" title='llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE">legalizeImageIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#1217MI" title='MI' data-ref="1217MI" data-ref-filename="1217MI">MI</a></span>, <span class='refarg'><a class="local col8 ref" href="#1218B" title='B' data-ref="1218B" data-ref-filename="1218B">B</a></span>, <span class='refarg'><a class="local col6 ref" href="#1216Helper" title='Helper' data-ref="1216Helper" data-ref-filename="1216Helper">Helper</a>.<a class="ref field" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerHelper.h.html#llvm::LegalizerHelper::Observer" title='llvm::LegalizerHelper::Observer' data-ref="llvm::LegalizerHelper::Observer" data-ref-filename="llvm..LegalizerHelper..Observer">Observer</a></span>, <a class="local col6 ref" href="#1236ImageDimIntr" title='ImageDimIntr' data-ref="1236ImageDimIntr" data-ref-filename="1236ImageDimIntr">ImageDimIntr</a>);</td></tr>
<tr><th id="4834">4834</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4835">4835</th><td>  }</td></tr>
<tr><th id="4836">4836</th><td>  }</td></tr>
<tr><th id="4837">4837</th><td></td></tr>
<tr><th id="4838">4838</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4839">4839</th><td>}</td></tr>
<tr><th id="4840">4840</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>