0.6
2017.3
Oct  4 2017
20:11:37
F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0.v,1629133759,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v,,clk_wiz_0,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v,1629133759,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/d_ff.v,,clk_wiz_0_clk_wiz,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/d_ff.v,1629295184,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v,,d_ff,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/debounce.v,1629295146,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_d.v,,debounce,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_d.v,1629294976,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_l.v,,debounce_d,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_l.v,1629294981,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_r.v,,debounce_l,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_r.v,1629294974,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_u.v,,debounce_r,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_u.v,1629295004,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v,,debounce_u,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v,1629133879,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v,,draw_background,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v,1629293838,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v,,draw_rect,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v,1629293838,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/slow_clock_4Hz.v,,draw_rect_ctl,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/slow_clock_4Hz.v,1629293838,verilog,,F:/Project_tetris/uec2_projekt/vivado/sim/tiff_writer.v,,slowe_clock_4Hz,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v,1629294591,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v,,vga_example,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v,1629133759,verilog,,F:/Project_tetris/uec2_projekt/vivado/sim/testbench.v,,vga_timing,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/sim/testbench.v,1629133759,verilog,,,,testbench,,,,,,,,
F:/Project_tetris/uec2_projekt/vivado/sim/tiff_writer.v,1629133759,verilog,,F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v,,tiff_writer,,,,,,,,
