16:11:41 INFO  : Registering command handlers for SDK TCF services
16:11:43 INFO  : Launching XSCT server: xsct.bat -interactive D:\Vivado\project\hw4_top\hw4_top.sdk\temp_xsdb_launch_script.tcl
16:11:48 INFO  : XSCT server has started successfully.
16:11:49 INFO  : Successfully done setting XSCT server connection channel  
16:11:49 INFO  : Successfully done setting SDK workspace  
16:11:49 INFO  : Processing command line option -hwspec D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper.hdf.
16:23:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:23:17 INFO  : 'jtag frequency' command is executed.
16:23:17 INFO  : Sourcing of 'D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:23:20 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:23:20 INFO  : Context for 'APU' is selected.
16:23:20 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:23:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:20 INFO  : Context for 'APU' is selected.
16:23:20 INFO  : 'stop' command is executed.
16:23:20 INFO  : 'ps7_init' command is executed.
16:23:20 INFO  : 'ps7_post_config' command is executed.
16:23:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:23:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:21 INFO  : The application 'D:/Vivado/project/hw4_top/hw4_top.sdk/top/Debug/top.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw4_top/hw4_top.sdk/top/Debug/top.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:21 INFO  : 'con' command is executed.
16:23:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:23:21 INFO  : Disconnected from the channel tcfchan#1.
16:26:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:26:05 INFO  : 'jtag frequency' command is executed.
16:26:05 INFO  : Sourcing of 'D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:26:08 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:26:08 INFO  : Context for 'APU' is selected.
16:26:09 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:26:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:09 INFO  : Context for 'APU' is selected.
16:26:09 INFO  : 'stop' command is executed.
16:26:10 INFO  : 'ps7_init' command is executed.
16:26:10 INFO  : 'ps7_post_config' command is executed.
16:26:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:10 INFO  : The application 'D:/Vivado/project/hw4_top/hw4_top.sdk/top/Debug/top.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw4_top/hw4_top.sdk/top/Debug/top.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:10 INFO  : 'con' command is executed.
16:26:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:26:10 INFO  : Disconnected from the channel tcfchan#2.
16:30:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:30:10 INFO  : 'jtag frequency' command is executed.
16:30:10 INFO  : Sourcing of 'D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:30:13 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:30:13 INFO  : Context for 'APU' is selected.
16:30:14 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:30:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:14 INFO  : Context for 'APU' is selected.
16:30:14 INFO  : 'stop' command is executed.
16:30:15 INFO  : 'ps7_init' command is executed.
16:30:15 INFO  : 'ps7_post_config' command is executed.
16:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:15 INFO  : The application 'D:/Vivado/project/hw4_top/hw4_top.sdk/top/Debug/top.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw4_top/hw4_top.sdk/top/Debug/top.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:15 INFO  : 'con' command is executed.
16:30:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:30:15 INFO  : Disconnected from the channel tcfchan#3.
16:30:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:30:43 INFO  : 'jtag frequency' command is executed.
16:30:43 INFO  : Sourcing of 'D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:30:46 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:30:46 INFO  : Context for 'APU' is selected.
16:30:47 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:30:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:47 INFO  : Context for 'APU' is selected.
16:30:47 INFO  : 'stop' command is executed.
16:30:48 INFO  : 'ps7_init' command is executed.
16:30:48 INFO  : 'ps7_post_config' command is executed.
16:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:48 INFO  : The application 'D:/Vivado/project/hw4_top/hw4_top.sdk/top/Debug/top.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw4_top/hw4_top.sdk/top/Debug/top.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:48 INFO  : 'con' command is executed.
16:30:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:30:48 INFO  : Disconnected from the channel tcfchan#4.
16:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:32:25 INFO  : 'jtag frequency' command is executed.
16:32:25 INFO  : Sourcing of 'D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:32:27 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:27 INFO  : Context for 'APU' is selected.
16:32:29 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:32:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:29 INFO  : Context for 'APU' is selected.
16:32:29 INFO  : 'stop' command is executed.
16:32:29 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
16:32:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

16:32:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:32:37 INFO  : 'jtag frequency' command is executed.
16:32:37 INFO  : Sourcing of 'D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:32:43 ERROR : fpga configuration failed. DONE PIN is not HIGH
16:32:43 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
16:32:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

16:33:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:33:04 INFO  : 'jtag frequency' command is executed.
16:33:04 INFO  : Sourcing of 'D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:33:06 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:33:06 INFO  : Context for 'APU' is selected.
16:33:06 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:33:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:06 INFO  : Context for 'APU' is selected.
16:33:06 INFO  : 'stop' command is executed.
16:33:07 INFO  : 'ps7_init' command is executed.
16:33:07 INFO  : 'ps7_post_config' command is executed.
16:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:07 INFO  : The application 'D:/Vivado/project/hw4_top/hw4_top.sdk/top/Debug/top.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw4_top/hw4_top.sdk/top/Debug/top.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:07 INFO  : 'con' command is executed.
16:33:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:33:07 INFO  : Disconnected from the channel tcfchan#5.
16:34:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:34:27 INFO  : 'jtag frequency' command is executed.
16:34:27 INFO  : Sourcing of 'D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:34:29 INFO  : FPGA configured successfully with bitstream "D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:34:29 INFO  : Context for 'APU' is selected.
16:34:31 INFO  : Hardware design information is loaded from 'D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:34:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:31 INFO  : Context for 'APU' is selected.
16:34:31 INFO  : 'stop' command is executed.
16:34:32 INFO  : 'ps7_init' command is executed.
16:34:32 INFO  : 'ps7_post_config' command is executed.
16:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:32 INFO  : The application 'D:/Vivado/project/hw4_top/hw4_top.sdk/top/Debug/top.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/Vivado/project/hw4_top/hw4_top.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/Vivado/project/hw4_top/hw4_top.sdk/top/Debug/top.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:32 INFO  : 'con' command is executed.
16:34:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:34:32 INFO  : Disconnected from the channel tcfchan#6.
