{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II " "Info: Running Quartus II Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 21 17:55:26 2019 " "Info: Processing started: Wed Aug 21 17:55:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Info: Found entity 1: add" {  } { { "add.v" "" { Text "D:/github/mipscpu/add.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file add8.v" { { "Info" "ISGN_ENTITY_NAME" "1 add8 " "Info: Found entity 1: add8" {  } { { "add8.v" "" { Text "D:/github/mipscpu/add8.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/github/mipscpu/alu.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "insout INSOUT cpu.v(11) " "Info (10281): Verilog HDL Declaration information at cpu.v(11): object \"insout\" differs only in case from object \"INSOUT\" in the same scope" {  } { { "cpu.v" "" { Text "D:/github/mipscpu/cpu.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.v" "" { Text "D:/github/mipscpu/cpu.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file extend5.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend5 " "Info: Found entity 1: extend5" {  } { { "extend5.v" "" { Text "D:/github/mipscpu/extend5.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file extend16.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend16 " "Info: Found entity 1: extend16" {  } { { "extend16.v" "" { Text "D:/github/mipscpu/extend16.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend18.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file extend18.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend18 " "Info: Found entity 1: extend18" {  } { { "extend18.v" "" { Text "D:/github/mipscpu/extend18.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "II.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file II.v" { { "Info" "ISGN_ENTITY_NAME" "1 II " "Info: Found entity 1: II" {  } { { "II.v" "" { Text "D:/github/mipscpu/II.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_dec.v(42) " "Warning (10273): Verilog HDL warning at instr_dec.v(42): extended using \"x\" or \"z\"" {  } { { "instr_dec.v" "" { Text "D:/github/mipscpu/instr_dec.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_dec.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instr_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_dec " "Info: Found entity 1: instr_dec" {  } { { "instr_dec.v" "" { Text "D:/github/mipscpu/instr_dec.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux D:/github/mipscpu/mux.v " "Warning: Entity \"mux\" obtained from \"D:/github/mipscpu/mux.v\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/github/mipscpu/mux.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux5.v(16) " "Warning (10273): Verilog HDL warning at mux5.v(16): extended using \"x\" or \"z\"" {  } { { "mux5.v" "" { Text "D:/github/mipscpu/mux5.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Info: Found entity 1: mux5" {  } { { "mux5.v" "" { Text "D:/github/mipscpu/mux5.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "npc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file npc.v" { { "Info" "ISGN_ENTITY_NAME" "1 npc " "Info: Found entity 1: npc" {  } { { "npc.v" "" { Text "D:/github/mipscpu/npc.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operation.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file operation.v" { { "Info" "ISGN_ENTITY_NAME" "1 operation " "Info: Found entity 1: operation" {  } { { "operation.v" "" { Text "D:/github/mipscpu/operation.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file pcreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcreg " "Info: Found entity 1: pcreg" {  } { { "pcreg.v" "" { Text "D:/github/mipscpu/pcreg.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 D_FF1 " "Info: Found entity 2: D_FF1" {  } { { "pcreg.v" "" { Text "D:/github/mipscpu/pcreg.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(84) " "Warning (10273): Verilog HDL warning at regfile.v(84): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "D:/github/mipscpu/regfile.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/github/mipscpu/regfile.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Decoder " "Info: Found entity 2: Decoder" {  } { { "regfile.v" "" { Text "D:/github/mipscpu/regfile.v" 79 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Pcreg " "Info: Found entity 3: Pcreg" {  } { { "regfile.v" "" { Text "D:/github/mipscpu/regfile.v" 87 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 D_FF " "Info: Found entity 4: D_FF" {  } { { "regfile.v" "" { Text "D:/github/mipscpu/regfile.v" 130 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INSTMEM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file INSTMEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTMEM " "Info: Found entity 1: INSTMEM" {  } { { "INSTMEM.v" "" { Text "D:/github/mipscpu/INSTMEM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DATAMEM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DATAMEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAMEM " "Info: Found entity 1: DATAMEM" {  } { { "DATAMEM.v" "" { Text "D:/github/mipscpu/DATAMEM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RDADDRE cpu.v(93) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(93): created implicit net for \"RDADDRE\"" {  } { { "cpu.v" "" { Text "D:/github/mipscpu/cpu.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add cpu.v(111) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(111): created implicit net for \"add\"" {  } { { "cpu.v" "" { Text "D:/github/mipscpu/cpu.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D_Reg3 cpu.v(114) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(114): created implicit net for \"D_Reg3\"" {  } { { "cpu.v" "" { Text "D:/github/mipscpu/cpu.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D_Reg4 cpu.v(114) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(114): created implicit net for \"D_Reg4\"" {  } { { "cpu.v" "" { Text "D:/github/mipscpu/cpu.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D_Reg5 cpu.v(114) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(114): created implicit net for \"D_Reg5\"" {  } { { "cpu.v" "" { Text "D:/github/mipscpu/cpu.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D_Reg6 cpu.v(114) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(114): created implicit net for \"D_Reg6\"" {  } { { "cpu.v" "" { Text "D:/github/mipscpu/cpu.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RDADDRE cpu.v(93) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(93): object \"RDADDRE\" assigned a value but never read" {  } { { "cpu.v" "" { Text "D:/github/mipscpu/cpu.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 cpu.v(93) " "Warning (10230): Verilog HDL assignment warning at cpu.v(93): truncated value with size 5 to match size of target (1)" {  } { { "cpu.v" "" { Text "D:/github/mipscpu/cpu.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RAADDRE\[4\] cpu.v(19) " "Warning (10034): Output port \"RAADDRE\[4\]\" at cpu.v(19) has no driver" {  } { { "cpu.v" "" { Text "D:/github/mipscpu/cpu.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RAADDRE\[3\] cpu.v(19) " "Warning (10034): Output port \"RAADDRE\[3\]\" at cpu.v(19) has no driver" {  } { { "cpu.v" "" { Text "D:/github/mipscpu/cpu.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RAADDRE\[2\] cpu.v(19) " "Warning (10034): Output port \"RAADDRE\[2\]\" at cpu.v(19) has no driver" {  } { { "cpu.v" "" { Text "D:/github/mipscpu/cpu.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RAADDRE\[1\] cpu.v(19) " "Warning (10034): Output port \"RAADDRE\[1\]\" at cpu.v(19) has no driver" {  } { { "cpu.v" "" { Text "D:/github/mipscpu/cpu.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RAADDRE\[0\] cpu.v(19) " "Warning (10034): Output port \"RAADDRE\[0\]\" at cpu.v(19) has no driver" {  } { { "cpu.v" "" { Text "D:/github/mipscpu/cpu.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_dec instr_dec:cpu_ins " "Info: Elaborating entity \"instr_dec\" for hierarchy \"instr_dec:cpu_ins\"" {  } { { "cpu.v" "cpu_ins" { Text "D:/github/mipscpu/cpu.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operation operation:cpu_opcode " "Info: Elaborating entity \"operation\" for hierarchy \"operation:cpu_opcode\"" {  } { { "cpu.v" "cpu_opcode" { Text "D:/github/mipscpu/cpu.v" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTMEM INSTMEM:insmem " "Info: Elaborating entity \"INSTMEM\" for hierarchy \"INSTMEM:insmem\"" {  } { { "cpu.v" "insmem" { Text "D:/github/mipscpu/cpu.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 INSTMEM.v(39) " "Warning (10230): Verilog HDL assignment warning at INSTMEM.v(39): truncated value with size 33 to match size of target (32)" {  } { { "INSTMEM.v" "" { Text "D:/github/mipscpu/INSTMEM.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAMEM DATAMEM:datamem " "Info: Elaborating entity \"DATAMEM\" for hierarchy \"DATAMEM:datamem\"" {  } { { "cpu.v" "datamem" { Text "D:/github/mipscpu/cpu.v" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcreg pcreg:pc_out " "Info: Elaborating entity \"pcreg\" for hierarchy \"pcreg:pc_out\"" {  } { { "cpu.v" "pc_out" { Text "D:/github/mipscpu/cpu.v" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF pcreg:pc_out\|D_FF:D0 " "Info: Elaborating entity \"D_FF\" for hierarchy \"pcreg:pc_out\|D_FF:D0\"" {  } { { "pcreg.v" "D0" { Text "D:/github/mipscpu/pcreg.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:cpu_alu " "Info: Elaborating entity \"alu\" for hierarchy \"alu:cpu_alu\"" {  } { { "cpu.v" "cpu_alu" { Text "D:/github/mipscpu/cpu.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sresult alu.v(37) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(37): inferring latch(es) for variable \"sresult\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/github/mipscpu/alu.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(89) " "Warning (10230): Verilog HDL assignment warning at alu.v(89): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "D:/github/mipscpu/alu.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sresult\[32\] alu.v(37) " "Info (10041): Inferred latch for \"sresult\[32\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "D:/github/mipscpu/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sresult\[33\] alu.v(37) " "Info (10041): Inferred latch for \"sresult\[33\]\" at alu.v(37)" {  } { { "alu.v" "" { Text "D:/github/mipscpu/alu.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:cpu_ref " "Info: Elaborating entity \"regfile\" for hierarchy \"regfile:cpu_ref\"" {  } { { "cpu.v" "cpu_ref" { Text "D:/github/mipscpu/cpu.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "regfile.v(30) " "Warning (10059): Verilog HDL Case Statement warning at regfile.v(30): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "regfile.v" "" { Text "D:/github/mipscpu/regfile.v" 30 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder regfile:cpu_ref\|Decoder:dec " "Info: Elaborating entity \"Decoder\" for hierarchy \"regfile:cpu_ref\|Decoder:dec\"" {  } { { "regfile.v" "dec" { Text "D:/github/mipscpu/regfile.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pcreg regfile:cpu_ref\|Pcreg:Reg2 " "Info: Elaborating entity \"Pcreg\" for hierarchy \"regfile:cpu_ref\|Pcreg:Reg2\"" {  } { { "regfile.v" "Reg2" { Text "D:/github/mipscpu/regfile.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:cpu_mux1 " "Info: Elaborating entity \"mux\" for hierarchy \"mux:cpu_mux1\"" {  } { { "cpu.v" "cpu_mux1" { Text "D:/github/mipscpu/cpu.v" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:cpu_mux4 " "Info: Elaborating entity \"mux5\" for hierarchy \"mux5:cpu_mux4\"" {  } { { "cpu.v" "cpu_mux4" { Text "D:/github/mipscpu/cpu.v" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend5 extend5:cpu_ext5 " "Info: Elaborating entity \"extend5\" for hierarchy \"extend5:cpu_ext5\"" {  } { { "cpu.v" "cpu_ext5" { Text "D:/github/mipscpu/cpu.v" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend16 extend16:cpu_ext16 " "Info: Elaborating entity \"extend16\" for hierarchy \"extend16:cpu_ext16\"" {  } { { "cpu.v" "cpu_ext16" { Text "D:/github/mipscpu/cpu.v" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend18 extend18:cpu_ext18 " "Info: Elaborating entity \"extend18\" for hierarchy \"extend18:cpu_ext18\"" {  } { { "cpu.v" "cpu_ext18" { Text "D:/github/mipscpu/cpu.v" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:cpu_add " "Info: Elaborating entity \"add\" for hierarchy \"add:cpu_add\"" {  } { { "cpu.v" "cpu_add" { Text "D:/github/mipscpu/cpu.v" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 add.v(9) " "Warning (10230): Verilog HDL assignment warning at add.v(9): truncated value with size 32 to match size of target (1)" {  } { { "add.v" "" { Text "D:/github/mipscpu/add.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add8 add8:cpu_add8 " "Info: Elaborating entity \"add8\" for hierarchy \"add8:cpu_add8\"" {  } { { "cpu.v" "cpu_add8" { Text "D:/github/mipscpu/cpu.v" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "npc npc:cpu_npc " "Info: Elaborating entity \"npc\" for hierarchy \"npc:cpu_npc\"" {  } { { "cpu.v" "cpu_npc" { Text "D:/github/mipscpu/cpu.v" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "II II:cpu_ii " "Info: Elaborating entity \"II\" for hierarchy \"II:cpu_ii\"" {  } { { "cpu.v" "cpu_ii" { Text "D:/github/mipscpu/cpu.v" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/github/mipscpu/cpu.map.smsg " "Info: Generated suppressed messages file D:/github/mipscpu/cpu.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 20 s Quartus II " "Info: Quartus II Analysis & Elaboration was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 21 17:55:28 2019 " "Info: Processing ended: Wed Aug 21 17:55:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 21 17:55:33 2019 " "Info: Processing started: Wed Aug 21 17:55:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp cpu -c cpu --netlist_type=sgate " "Info: Command: quartus_rpp cpu -c cpu --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 21 17:55:33 2019 " "Info: Processing ended: Wed Aug 21 17:55:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
