<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: pwr.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('h7_2pwr_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">h7/pwr.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="h7_2pwr_8h__dep__incl.png" border="0" usemap="#apwr_8hdep" alt=""/></div>
<map name="apwr_8hdep" id="apwr_8hdep">
<area shape="rect" title=" " alt="" coords="5,5,63,32"/>
<area shape="rect" href="h7_2rcc_8h.html" title=" " alt="" coords="7,80,61,107"/>
</map>
</div>
</div>
<p><a href="h7_2pwr_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae94d5fc655ca59c7323271c0e53bbdd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gae94d5fc655ca59c7323271c0e53bbdd0">PWR_CR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x00)</td></tr>
<tr class="memdesc:gae94d5fc655ca59c7323271c0e53bbdd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power control register.  <a href="group__pwr__registers.html#gae94d5fc655ca59c7323271c0e53bbdd0">More...</a><br /></td></tr>
<tr class="separator:gae94d5fc655ca59c7323271c0e53bbdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb179a46544116ee245f97d5b3e3cb88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gaeb179a46544116ee245f97d5b3e3cb88">PWR_CSR1</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x04)</td></tr>
<tr class="memdesc:gaeb179a46544116ee245f97d5b3e3cb88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power control/status register.  <a href="group__pwr__registers.html#gaeb179a46544116ee245f97d5b3e3cb88">More...</a><br /></td></tr>
<tr class="separator:gaeb179a46544116ee245f97d5b3e3cb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec2014a0ee4d2754101559446ac2a64f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gaec2014a0ee4d2754101559446ac2a64f">PWR_CR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x08)</td></tr>
<tr class="memdesc:gaec2014a0ee4d2754101559446ac2a64f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power control register 2.  <a href="group__pwr__registers.html#gaec2014a0ee4d2754101559446ac2a64f">More...</a><br /></td></tr>
<tr class="separator:gaec2014a0ee4d2754101559446ac2a64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89abe2c7e888cc2f84a4a73b9d471a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gaf89abe2c7e888cc2f84a4a73b9d471a9">PWR_CR3</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x0C)</td></tr>
<tr class="memdesc:gaf89abe2c7e888cc2f84a4a73b9d471a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power control register 3.  <a href="group__pwr__registers.html#gaf89abe2c7e888cc2f84a4a73b9d471a9">More...</a><br /></td></tr>
<tr class="separator:gaf89abe2c7e888cc2f84a4a73b9d471a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3122f011ea4930e761ba9c622f9dd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#gac3122f011ea4930e761ba9c622f9dd58">PWR_CPUCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x10)</td></tr>
<tr class="memdesc:gac3122f011ea4930e761ba9c622f9dd58"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU Power control register 3.  <a href="group__pwr__registers.html#gac3122f011ea4930e761ba9c622f9dd58">More...</a><br /></td></tr>
<tr class="separator:gac3122f011ea4930e761ba9c622f9dd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6db3b62729c85d626ee10e6f3d94a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#ga2b6db3b62729c85d626ee10e6f3d94a3">PWR_D3CR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x18)</td></tr>
<tr class="memdesc:ga2b6db3b62729c85d626ee10e6f3d94a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">D3 Domain Power Control register.  <a href="group__pwr__registers.html#ga2b6db3b62729c85d626ee10e6f3d94a3">More...</a><br /></td></tr>
<tr class="separator:ga2b6db3b62729c85d626ee10e6f3d94a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80015fc88d91befb24eef733e7bf79cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#ga80015fc88d91befb24eef733e7bf79cd">PWR_SRDCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x18)</td></tr>
<tr class="separator:ga80015fc88d91befb24eef733e7bf79cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3d696069dbeef4cbe5d5dd42d200b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__registers.html#ga5d3d696069dbeef4cbe5d5dd42d200b7">PWR_WKUPCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2h7_2memorymap_8h.html#abe53be146f06a961f5fcf569f99a916e">POWER_CONTROL_BASE</a> + 0x20)</td></tr>
<tr class="memdesc:ga5d3d696069dbeef4cbe5d5dd42d200b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup Domain Power Control register.  <a href="group__pwr__registers.html#ga5d3d696069dbeef4cbe5d5dd42d200b7">More...</a><br /></td></tr>
<tr class="separator:ga5d3d696069dbeef4cbe5d5dd42d200b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce29bebb99157ac00a9b6a30f990b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga4ce29bebb99157ac00a9b6a30f990b45">PWR_CR1_SVOS_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga4ce29bebb99157ac00a9b6a30f990b45"><td class="mdescLeft">&#160;</td><td class="mdescRight">VOS[15:14]: Regulator voltage scaling output selection.  <a href="group__pwr__defines.html#ga4ce29bebb99157ac00a9b6a30f990b45">More...</a><br /></td></tr>
<tr class="separator:ga4ce29bebb99157ac00a9b6a30f990b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b19162d7620f8d9e6a96fbf9d19e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga89b19162d7620f8d9e6a96fbf9d19e6d">PWR_CR1_SVOS_MASK</a>&#160;&#160;&#160;(0x3)</td></tr>
<tr class="separator:ga89b19162d7620f8d9e6a96fbf9d19e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad613494b0b1c44e53c3c866bd1bb46b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gad613494b0b1c44e53c3c866bd1bb46b9">PWR_CR1_SVOS_SCALE_3</a>&#160;&#160;&#160;(0x3)</td></tr>
<tr class="separator:gad613494b0b1c44e53c3c866bd1bb46b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d7dfd0aab08f3ce736783b00473f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga53d7dfd0aab08f3ce736783b00473f3a">PWR_CR1_SVOS_SCALE_4</a>&#160;&#160;&#160;(0x2)</td></tr>
<tr class="separator:ga53d7dfd0aab08f3ce736783b00473f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4338dc7363c85d2b27278f67dc7fb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gac4338dc7363c85d2b27278f67dc7fb3c">PWR_CR1_SVOS_SCALE_5</a>&#160;&#160;&#160;(0x1)</td></tr>
<tr class="separator:gac4338dc7363c85d2b27278f67dc7fb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60adebe66b02d4d6babaa39d774f3bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga60adebe66b02d4d6babaa39d774f3bde">PWR_CR1_SRDRAMSO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#afdd1584eaddf508717554b35a600b0fd">BIT27</a></td></tr>
<tr class="memdesc:ga60adebe66b02d4d6babaa39d774f3bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">SmartRun domain AHB memory shut-off in DStop/DStop2 low-power mode.  <a href="group__pwr__defines.html#ga60adebe66b02d4d6babaa39d774f3bde">More...</a><br /></td></tr>
<tr class="separator:ga60adebe66b02d4d6babaa39d774f3bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5874c5da05b36efaf534d8665654eda2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga5874c5da05b36efaf534d8665654eda2">PWR_CR1_HSITFSO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a4f97a8963cc15a1a50521d855b8a1331">BIT26</a></td></tr>
<tr class="memdesc:ga5874c5da05b36efaf534d8665654eda2"><td class="mdescLeft">&#160;</td><td class="mdescRight">high-speed interfaces USB and FDCAN memory shut-off in DStop/DStop2 mode  <a href="group__pwr__defines.html#ga5874c5da05b36efaf534d8665654eda2">More...</a><br /></td></tr>
<tr class="separator:ga5874c5da05b36efaf534d8665654eda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c028f0d04aa173af1ebadcef818a7ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga9c028f0d04aa173af1ebadcef818a7ce">PWR_CR1_GFXSO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a3017291241a7269c1582154a3d3b1f09">BIT25</a></td></tr>
<tr class="memdesc:ga9c028f0d04aa173af1ebadcef818a7ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">GFXMMU and JPEG memory shut-off in DStop/DStop2 mode.  <a href="group__pwr__defines.html#ga9c028f0d04aa173af1ebadcef818a7ce">More...</a><br /></td></tr>
<tr class="separator:ga9c028f0d04aa173af1ebadcef818a7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaeb0cb4a480ee2df5c52cd1b2d85aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gabaeb0cb4a480ee2df5c52cd1b2d85aed">PWR_CR1_ITCMSO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a96cfb019bda32752ff4c8b8244aa6ea0">BIT24</a></td></tr>
<tr class="memdesc:gabaeb0cb4a480ee2df5c52cd1b2d85aed"><td class="mdescLeft">&#160;</td><td class="mdescRight">instruction TCM and ETM memory shut-off in DStop/DStop2 mode  <a href="group__pwr__defines.html#gabaeb0cb4a480ee2df5c52cd1b2d85aed">More...</a><br /></td></tr>
<tr class="separator:gabaeb0cb4a480ee2df5c52cd1b2d85aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf073d12c7ac0f601e545298842a0d5c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaf073d12c7ac0f601e545298842a0d5c7">PWR_CR1_AHBRAM2SO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#ada7be80971d1875e5c4774edd3ecd97d">BIT23</a></td></tr>
<tr class="memdesc:gaf073d12c7ac0f601e545298842a0d5c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB SRAM2 shut-off in DStop/DStop2 mode.  <a href="group__pwr__defines.html#gaf073d12c7ac0f601e545298842a0d5c7">More...</a><br /></td></tr>
<tr class="separator:gaf073d12c7ac0f601e545298842a0d5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga366f3dfd3642bf33870f8044cad1b67a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga366f3dfd3642bf33870f8044cad1b67a">PWR_CR1_AHBRAM1SO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#afdaa01ee37bdcd01ea44dbab6a30fd0d">BIT22</a></td></tr>
<tr class="memdesc:ga366f3dfd3642bf33870f8044cad1b67a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB SRAM1 shut-off in DStop/DStop2 mode.  <a href="group__pwr__defines.html#ga366f3dfd3642bf33870f8044cad1b67a">More...</a><br /></td></tr>
<tr class="separator:ga366f3dfd3642bf33870f8044cad1b67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c95167737507b1d9b816104f3874978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga7c95167737507b1d9b816104f3874978">PWR_CR1_AXIRAM3SO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a1a5b4d4ca137f11bcb2e9c381f2ea6c5">BIT21</a></td></tr>
<tr class="memdesc:ga7c95167737507b1d9b816104f3874978"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI SRAM3 shut-off in DStop/DStop2 mode.  <a href="group__pwr__defines.html#ga7c95167737507b1d9b816104f3874978">More...</a><br /></td></tr>
<tr class="separator:ga7c95167737507b1d9b816104f3874978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888f993adf46193f3538c2e4ad3fd9d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga888f993adf46193f3538c2e4ad3fd9d6">PWR_CR1_AXIRAM2SO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a83aaba3456aa46dfefe199fe6264d8dc">BIT20</a></td></tr>
<tr class="memdesc:ga888f993adf46193f3538c2e4ad3fd9d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI SRAM2 shut-off in DStop/DStop2 mode.  <a href="group__pwr__defines.html#ga888f993adf46193f3538c2e4ad3fd9d6">More...</a><br /></td></tr>
<tr class="separator:ga888f993adf46193f3538c2e4ad3fd9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad688c955f849cbdc3f58cb35933560ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gad688c955f849cbdc3f58cb35933560ac">PWR_CR1_AXIRAM1SO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a9ce58ae33c478370e59c915b04b05381">BIT19</a></td></tr>
<tr class="memdesc:gad688c955f849cbdc3f58cb35933560ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI SRAM1 shut-off in DStop/DStop2 mode.  <a href="group__pwr__defines.html#gad688c955f849cbdc3f58cb35933560ac">More...</a><br /></td></tr>
<tr class="separator:gad688c955f849cbdc3f58cb35933560ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf182c6b6e8bca92692b40eaf6e95cffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaf182c6b6e8bca92692b40eaf6e95cffb">PWR_CR1_ALS_SHIFT</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gaf182c6b6e8bca92692b40eaf6e95cffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">voltage threshold detected by the AVD.  <a href="group__pwr__defines.html#gaf182c6b6e8bca92692b40eaf6e95cffb">More...</a><br /></td></tr>
<tr class="separator:gaf182c6b6e8bca92692b40eaf6e95cffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad80a9c2f756b17d4475ec44f388b87e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaad80a9c2f756b17d4475ec44f388b87e">PWR_CR1_ALS_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gaad80a9c2f756b17d4475ec44f388b87e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67db90350563320277e4662a7690147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaa67db90350563320277e4662a7690147">PWR_CR1_ALS_1P7V</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa67db90350563320277e4662a7690147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b10f9213ee1780c337b9dcade03ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga03b10f9213ee1780c337b9dcade03ef2">PWR_CR1_ALS_2P1V</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga03b10f9213ee1780c337b9dcade03ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75121ad833c7d84117fd85ff4b4743d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaa75121ad833c7d84117fd85ff4b4743d">PWR_CR1_ALS_2P5V</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gaa75121ad833c7d84117fd85ff4b4743d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd47859fd1d48ffcb357391e466e839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga1cd47859fd1d48ffcb357391e466e839">PWR_CR1_ALS_2P8V</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga1cd47859fd1d48ffcb357391e466e839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d3657986e2d92c7f5f72f4422b0a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gae5d3657986e2d92c7f5f72f4422b0a52">PWR_CR1_AVDEN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a7c55b9d74a6a1b129397792053cf08d5">BIT16</a></td></tr>
<tr class="memdesc:gae5d3657986e2d92c7f5f72f4422b0a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">peripheral voltage monitor on V DDA enable <br  />
  <a href="group__pwr__defines.html#gae5d3657986e2d92c7f5f72f4422b0a52">More...</a><br /></td></tr>
<tr class="separator:gae5d3657986e2d92c7f5f72f4422b0a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84aeddb7becce4f8f075d95f8b6640b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga84aeddb7becce4f8f075d95f8b6640b2">PWR_CR1_AVD_READY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a965dc1748ab1cf91426bd04a2fe16ecf">BIT13</a></td></tr>
<tr class="memdesc:ga84aeddb7becce4f8f075d95f8b6640b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">analog voltage ready This bit is only used when the analog switch boost needs to be enabled (see BOOSTE bit).  <a href="group__pwr__defines.html#ga84aeddb7becce4f8f075d95f8b6640b2">More...</a><br /></td></tr>
<tr class="separator:ga84aeddb7becce4f8f075d95f8b6640b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0ad5c30c0cca545e2cf11a9573785f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gae0ad5c30c0cca545e2cf11a9573785f4">PWR_CR1_BOOSTE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aaa0a6acba8436baabcaa1e91fad6c0bd">BIT12</a></td></tr>
<tr class="memdesc:gae0ad5c30c0cca545e2cf11a9573785f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">analog switch VBoost control This bit enables the booster to guarantee the analog switch AC performance when the V DD supply voltage is below 2.7 V (reduction of the total harmonic distortion to have the same switch performance over the full supply voltage range) The V DD supply voltage can be monitored through the PVD and the PLS bits.  <a href="group__pwr__defines.html#gae0ad5c30c0cca545e2cf11a9573785f4">More...</a><br /></td></tr>
<tr class="separator:gae0ad5c30c0cca545e2cf11a9573785f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09950f76d292eb9d01f72dd825082f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a0e80e65237843fa1ff15c68cd78066f8">BIT8</a></td></tr>
<tr class="memdesc:ga09950f76d292eb9d01f72dd825082f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DBP[8]: Disable backup domain write protection.  <a href="group__pwr__defines.html#ga09950f76d292eb9d01f72dd825082f1b">More...</a><br /></td></tr>
<tr class="separator:ga09950f76d292eb9d01f72dd825082f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79bb49b4f18688f1ca0fa8e41039d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gac79bb49b4f18688f1ca0fa8e41039d53">PWR_CSR1_MMCVDO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a27fe52b845a36280f50414ab4a00f74f">BIT17</a></td></tr>
<tr class="memdesc:gac79bb49b4f18688f1ca0fa8e41039d53"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR1 Register Bits.  <a href="group__pwr__defines.html#gac79bb49b4f18688f1ca0fa8e41039d53">More...</a><br /></td></tr>
<tr class="separator:gac79bb49b4f18688f1ca0fa8e41039d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0839931d400544985c1955ed9eeb55e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga0839931d400544985c1955ed9eeb55e9">PWR_CSR1_AVDO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a7c55b9d74a6a1b129397792053cf08d5">BIT16</a></td></tr>
<tr class="separator:ga0839931d400544985c1955ed9eeb55e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc12aa24ac4eec40b3f2ffe1e94f63fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gabc12aa24ac4eec40b3f2ffe1e94f63fc">PWR_CSR1_ACTVOS_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gabc12aa24ac4eec40b3f2ffe1e94f63fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c8845e351ae1b92d1e6ec45395102f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga6c8845e351ae1b92d1e6ec45395102f3">PWR_CSR1_ACTVOSRDY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a965dc1748ab1cf91426bd04a2fe16ecf">BIT13</a></td></tr>
<tr class="separator:ga6c8845e351ae1b92d1e6ec45395102f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e9a5812547f32576265e00802de3d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaf3e9a5812547f32576265e00802de3d0">PWR_CSR1_PVDO</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="separator:gaf3e9a5812547f32576265e00802de3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab519388ffad6698f98ada73c4bf81248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gab519388ffad6698f98ada73c4bf81248">PWR_CR2_TEMPH</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#ada7be80971d1875e5c4774edd3ecd97d">BIT23</a></td></tr>
<tr class="memdesc:gab519388ffad6698f98ada73c4bf81248"><td class="mdescLeft">&#160;</td><td class="mdescRight">CR2 Register Bits.  <a href="group__pwr__defines.html#gab519388ffad6698f98ada73c4bf81248">More...</a><br /></td></tr>
<tr class="separator:gab519388ffad6698f98ada73c4bf81248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186c016996c65b07e913e83155082865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga186c016996c65b07e913e83155082865">PWR_CR2_TEMPL</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#afdaa01ee37bdcd01ea44dbab6a30fd0d">BIT22</a></td></tr>
<tr class="memdesc:ga186c016996c65b07e913e83155082865"><td class="mdescLeft">&#160;</td><td class="mdescRight">temperature level monitoring versus low threshold  <a href="group__pwr__defines.html#ga186c016996c65b07e913e83155082865">More...</a><br /></td></tr>
<tr class="separator:ga186c016996c65b07e913e83155082865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3552758eb3c4985410fe8911560f298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gae3552758eb3c4985410fe8911560f298">PWR_CR2_BRRDY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a7c55b9d74a6a1b129397792053cf08d5">BIT16</a></td></tr>
<tr class="memdesc:gae3552758eb3c4985410fe8911560f298"><td class="mdescLeft">&#160;</td><td class="mdescRight">backup regulator ready  <a href="group__pwr__defines.html#gae3552758eb3c4985410fe8911560f298">More...</a><br /></td></tr>
<tr class="separator:gae3552758eb3c4985410fe8911560f298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732609af3be64eef8c4c243ce7f1f46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga732609af3be64eef8c4c243ce7f1f46c">PWR_CR2_MONEN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="memdesc:ga732609af3be64eef8c4c243ce7f1f46c"><td class="mdescLeft">&#160;</td><td class="mdescRight">V BAT and temperature monitoring enable.  <a href="group__pwr__defines.html#ga732609af3be64eef8c4c243ce7f1f46c">More...</a><br /></td></tr>
<tr class="separator:ga732609af3be64eef8c4c243ce7f1f46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8387ab1b7dc6a1d8de702c6bc899c620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga8387ab1b7dc6a1d8de702c6bc899c620">PWR_CR2_BREN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a></td></tr>
<tr class="memdesc:ga8387ab1b7dc6a1d8de702c6bc899c620"><td class="mdescLeft">&#160;</td><td class="mdescRight">backup regulator enable  <a href="group__pwr__defines.html#ga8387ab1b7dc6a1d8de702c6bc899c620">More...</a><br /></td></tr>
<tr class="separator:ga8387ab1b7dc6a1d8de702c6bc899c620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e25571a035b217eee2f8d99f5ca20d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga64e25571a035b217eee2f8d99f5ca20d">PWR_CR3_USB33RDY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a4f97a8963cc15a1a50521d855b8a1331">BIT26</a></td></tr>
<tr class="memdesc:ga64e25571a035b217eee2f8d99f5ca20d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CR3 Register Bits.  <a href="group__pwr__defines.html#ga64e25571a035b217eee2f8d99f5ca20d">More...</a><br /></td></tr>
<tr class="separator:ga64e25571a035b217eee2f8d99f5ca20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb4aff167de72e6d0b786abc6d9e45f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gacdb4aff167de72e6d0b786abc6d9e45f">PWR_CR3_USBREGEN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a3017291241a7269c1582154a3d3b1f09">BIT25</a></td></tr>
<tr class="separator:gacdb4aff167de72e6d0b786abc6d9e45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d45cbf0931adfbbca0af29a7740151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga40d45cbf0931adfbbca0af29a7740151">PWR_CR3_USB33DEN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a96cfb019bda32752ff4c8b8244aa6ea0">BIT24</a></td></tr>
<tr class="separator:ga40d45cbf0931adfbbca0af29a7740151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac69d6d10d724e67f0b2abf42ee21cdd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gac69d6d10d724e67f0b2abf42ee21cdd2">PWR_CR3_SMPSEXTRDY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a7c55b9d74a6a1b129397792053cf08d5">BIT16</a></td></tr>
<tr class="memdesc:gac69d6d10d724e67f0b2abf42ee21cdd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPS step-down converter external supply ready.  <a href="group__pwr__defines.html#gac69d6d10d724e67f0b2abf42ee21cdd2">More...</a><br /></td></tr>
<tr class="separator:gac69d6d10d724e67f0b2abf42ee21cdd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21807d08cdbb2fbd8f42b731a5d528ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga21807d08cdbb2fbd8f42b731a5d528ce">PWR_CR3_VBRS</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a3aa20ab5eb33383fa31b0e94f4401cdf">BIT9</a></td></tr>
<tr class="memdesc:ga21807d08cdbb2fbd8f42b731a5d528ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">V BAT charging resistor selection <br  />
  <a href="group__pwr__defines.html#ga21807d08cdbb2fbd8f42b731a5d528ce">More...</a><br /></td></tr>
<tr class="separator:ga21807d08cdbb2fbd8f42b731a5d528ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabba4222905284bb54d6f5157883c30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaabba4222905284bb54d6f5157883c30b">PWR_CR3_VBE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a0e80e65237843fa1ff15c68cd78066f8">BIT8</a></td></tr>
<tr class="memdesc:gaabba4222905284bb54d6f5157883c30b"><td class="mdescLeft">&#160;</td><td class="mdescRight">V BAT charging enable.  <a href="group__pwr__defines.html#gaabba4222905284bb54d6f5157883c30b">More...</a><br /></td></tr>
<tr class="separator:gaabba4222905284bb54d6f5157883c30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14bdc98a0b6039be10c01b3bef82fff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__cr3__smpslevel.html#ga14bdc98a0b6039be10c01b3bef82fff9">PWR_CR3_SMPSLEVEL_VOS</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga14bdc98a0b6039be10c01b3bef82fff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac15fd6458966a2bf835794ad7e75abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__cr3__smpslevel.html#gaac15fd6458966a2bf835794ad7e75abb">PWR_CR3_SMPSLEVEL_1P8V</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaac15fd6458966a2bf835794ad7e75abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b440f6a95399e389e84599d4461f54e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__cr3__smpslevel.html#ga3b440f6a95399e389e84599d4461f54e">PWR_CR3_SMPSLEVEL_2P5V</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga3b440f6a95399e389e84599d4461f54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5d2c9f865f05b46ecdbd050d24d9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga4e5d2c9f865f05b46ecdbd050d24d9e3">PWR_CR3_SMPSLEVEL_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga4e5d2c9f865f05b46ecdbd050d24d9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d89528d96d308a2cea722427885a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gac9d89528d96d308a2cea722427885a7d">PWR_CR3_SMPSLEVEL_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gac9d89528d96d308a2cea722427885a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2452b8c4f3e91a4da9b8c08b5f5d3b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga2452b8c4f3e91a4da9b8c08b5f5d3b3d">PWR_CR3_SMPSEXTHP</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td></tr>
<tr class="memdesc:ga2452b8c4f3e91a4da9b8c08b5f5d3b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPS step-down converter external power delivery selection.  <a href="group__pwr__defines.html#ga2452b8c4f3e91a4da9b8c08b5f5d3b3d">More...</a><br /></td></tr>
<tr class="separator:ga2452b8c4f3e91a4da9b8c08b5f5d3b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a8423dbc59c5572057861d59115222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaf5a8423dbc59c5572057861d59115222">PWR_CR3_SCUEN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td></tr>
<tr class="separator:gaf5a8423dbc59c5572057861d59115222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7056f0ab0cd906f0f49bd11df9b5325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gae7056f0ab0cd906f0f49bd11df9b5325">PWR_CR3_SMPSEN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td></tr>
<tr class="separator:gae7056f0ab0cd906f0f49bd11df9b5325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e5832efbbab5ab98c031bdb891a7977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga2e5832efbbab5ab98c031bdb891a7977">PWR_CR3_LDOEN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a601923eba46784638244c1ebf2622a2a">BIT1</a></td></tr>
<tr class="separator:ga2e5832efbbab5ab98c031bdb891a7977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18df5e5c7aaa92d19eb53be04121d143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga18df5e5c7aaa92d19eb53be04121d143">PWR_CR3_BYPASS</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a></td></tr>
<tr class="separator:ga18df5e5c7aaa92d19eb53be04121d143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga474482bd93a0c1b2924cdb5d528c5948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga474482bd93a0c1b2924cdb5d528c5948">PWR_D3CR_VOSRDY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a965dc1748ab1cf91426bd04a2fe16ecf">BIT13</a></td></tr>
<tr class="memdesc:ga474482bd93a0c1b2924cdb5d528c5948"><td class="mdescLeft">&#160;</td><td class="mdescRight">D3CR Register Bits.  <a href="group__pwr__defines.html#ga474482bd93a0c1b2924cdb5d528c5948">More...</a><br /></td></tr>
<tr class="separator:ga474482bd93a0c1b2924cdb5d528c5948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b76e6e64dd791f7a6376e639e48d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga66b76e6e64dd791f7a6376e639e48d1c">PWR_D3CR_VOS_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga66b76e6e64dd791f7a6376e639e48d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5695bfaf1d1bb741aab0b062286b25ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga5695bfaf1d1bb741aab0b062286b25ed">PWR_D3CR_VOS_MASK</a>&#160;&#160;&#160;(0x03)</td></tr>
<tr class="separator:ga5695bfaf1d1bb741aab0b062286b25ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c6b7a727daad73fb46d530191aadcbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga1c6b7a727daad73fb46d530191aadcbb">PWR_D3CR_VOS_SCALE_0</a>&#160;&#160;&#160;(0x0)</td></tr>
<tr class="memdesc:ga1c6b7a727daad73fb46d530191aadcbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">VOS0 is implemented on STM32H72x/3x with simple VOS setting.  <a href="group__pwr__defines.html#ga1c6b7a727daad73fb46d530191aadcbb">More...</a><br /></td></tr>
<tr class="separator:ga1c6b7a727daad73fb46d530191aadcbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae3d7cac9596668ce63316679436ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gadae3d7cac9596668ce63316679436ff5">PWR_D3CR_VOS_SCALE_3</a>&#160;&#160;&#160;(0x1)</td></tr>
<tr class="separator:gadae3d7cac9596668ce63316679436ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b94626acf3089a7d7803cc9144ad17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gae5b94626acf3089a7d7803cc9144ad17">PWR_D3CR_VOS_SCALE_2</a>&#160;&#160;&#160;(0x2)</td></tr>
<tr class="separator:gae5b94626acf3089a7d7803cc9144ad17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78793461bf614c867774a32075bcf03a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga78793461bf614c867774a32075bcf03a">PWR_D3CR_VOS_SCALE_1</a>&#160;&#160;&#160;(0x3)</td></tr>
<tr class="separator:ga78793461bf614c867774a32075bcf03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657af66f177652a0614e62ef534c04ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga657af66f177652a0614e62ef534c04ff">PWR_SRDCR_VOSRDY</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a965dc1748ab1cf91426bd04a2fe16ecf">BIT13</a></td></tr>
<tr class="memdesc:ga657af66f177652a0614e62ef534c04ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRDCR Register Bits.  <a href="group__pwr__defines.html#ga657af66f177652a0614e62ef534c04ff">More...</a><br /></td></tr>
<tr class="separator:ga657af66f177652a0614e62ef534c04ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga025dbd090f98ee636d38588545b059c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga025dbd090f98ee636d38588545b059c2">PWR_SRDCR_VOS_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga025dbd090f98ee636d38588545b059c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9f9940eb061e274d80e50732cc3bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga3d9f9940eb061e274d80e50732cc3bc5">PWR_SRDCR_VOS_MASK</a>&#160;&#160;&#160;(0x03)</td></tr>
<tr class="separator:ga3d9f9940eb061e274d80e50732cc3bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909cd54d5f7fba174719c2710ff4d4f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga909cd54d5f7fba174719c2710ff4d4f5">PWR_SRDCR_VOS_SCALE_3</a>&#160;&#160;&#160;(0x0)</td></tr>
<tr class="separator:ga909cd54d5f7fba174719c2710ff4d4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaddfcb4e32a5ebbf9b590866408186d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaaddfcb4e32a5ebbf9b590866408186d2">PWR_SRDCR_VOS_SCALE_2</a>&#160;&#160;&#160;(0x1)</td></tr>
<tr class="separator:gaaddfcb4e32a5ebbf9b590866408186d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc836a3eaab629a24cac7550f6815a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gabc836a3eaab629a24cac7550f6815a98">PWR_SRDCR_VOS_SCALE_1</a>&#160;&#160;&#160;(0x2)</td></tr>
<tr class="separator:gabc836a3eaab629a24cac7550f6815a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8eaab3237ed57b28f8e8cdbffbb6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gafc8eaab3237ed57b28f8e8cdbffbb6cc">PWR_SRDCR_VOS_SCALE_0</a>&#160;&#160;&#160;(0x3)</td></tr>
<tr class="separator:gafc8eaab3237ed57b28f8e8cdbffbb6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaffc4e743e1eab7acf3d5cb01b22977e1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#gaffc4e743e1eab7acf3d5cb01b22977e1">pwr_sys_mode</a> { <br />
&#160;&#160;<a class="el" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1aa5f4edcad3627a562eb9f76fd8e1719f">PWR_SYS_SCU_LDO</a> = 0
, <a class="el" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1afc18630c26646b1ceea1ec4f77812ea6">PWR_SYS_SCU_BYPASS</a>
, <a class="el" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1aa6bba6635dec6df4e3a14797239f1cda">PWR_SYS_LDO</a>
, <a class="el" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1a03209db3cd0478af2f087765a5dbab73">PWR_SYS_SMPS_DIRECT</a>
, <br />
&#160;&#160;<a class="el" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1aa1b4150d0305cd373e9874b252dd2a2b">PWR_SYS_SMPS_LDO</a>
, <a class="el" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1a144edabe921db413499824a7284d5f9e">PWR_SYS_EXT_SMPS_LDO</a>
, <a class="el" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1ad88b69ce0041e0b7aae78b2435ca7932">PWR_SYS_EXT_SMPS_LDO_BYP</a>
, <a class="el" href="group__pwr__defines.html#ggaffc4e743e1eab7acf3d5cb01b22977e1af8a3198cf1709ad48a3bc89cd0a0553d">PWR_SYS_BYPASS</a>
<br />
 }</td></tr>
<tr class="separator:gaffc4e743e1eab7acf3d5cb01b22977e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539bd9bc928f877950e08523217eb288"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga539bd9bc928f877950e08523217eb288">pwr_svos_scale</a> { <a class="el" href="group__pwr__defines.html#gga539bd9bc928f877950e08523217eb288af188dcc75a4493f03312b54db8eaebb9">PWR_SVOS_SCALE3</a> = PWR_CR1_SVOS_SCALE_3 &lt;&lt; PWR_CR1_SVOS_SHIFT
, <a class="el" href="group__pwr__defines.html#gga539bd9bc928f877950e08523217eb288a11d8ab9196d902dcf3365287383498c8">PWR_SVOS_SCALE4</a> = PWR_CR1_SVOS_SCALE_4 &lt;&lt; PWR_CR1_SVOS_SHIFT
, <a class="el" href="group__pwr__defines.html#gga539bd9bc928f877950e08523217eb288a6caef9de1642b1f67f68bd874f39d6fa">PWR_SVOS_SCALE5</a> = PWR_CR1_SVOS_SCALE_5 &lt;&lt; PWR_CR1_SVOS_SHIFT
 }</td></tr>
<tr class="separator:ga539bd9bc928f877950e08523217eb288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763ebcf54b3996fea95742ecf772f19f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__defines.html#ga763ebcf54b3996fea95742ecf772f19f">pwr_vos_scale</a> { <br />
&#160;&#160;<a class="el" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fabc62d1bb467752a80e4b9a7d4584af8e">PWR_VOS_SCALE_UNDEFINED</a> = 0
, <a class="el" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa844611e1693e4103391f64fdc9e3aa81">PWR_VOS_SCALE_0</a>
, <a class="el" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa73f609fd5c5db25241c767d4a0e90726">PWR_VOS_SCALE_1</a>
, <a class="el" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fa70d99037e7c178c9e54dbcbf3c829cbc">PWR_VOS_SCALE_2</a>
, <br />
&#160;&#160;<a class="el" href="group__pwr__defines.html#gga763ebcf54b3996fea95742ecf772f19fab9030c1286cdcbfb87b5b12f3b7cca42">PWR_VOS_SCALE_3</a>
<br />
 }</td></tr>
<tr class="separator:ga763ebcf54b3996fea95742ecf772f19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3524ee938b8cf8efd7d5a3e0c1b905ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__peripheral__api.html#ga3524ee938b8cf8efd7d5a3e0c1b905ec">pwr_set_mode_ldo</a> (void)</td></tr>
<tr class="memdesc:ga3524ee938b8cf8efd7d5a3e0c1b905ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set power subsystem to utilize the LDO for CPU.  <a href="group__pwr__peripheral__api.html#ga3524ee938b8cf8efd7d5a3e0c1b905ec">More...</a><br /></td></tr>
<tr class="separator:ga3524ee938b8cf8efd7d5a3e0c1b905ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a22a85591e4590c3a88c3caa45f9c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__peripheral__api.html#gad6a22a85591e4590c3a88c3caa45f9c3">pwr_set_mode_scu_ldo</a> (void)</td></tr>
<tr class="memdesc:gad6a22a85591e4590c3a88c3caa45f9c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specific STM32H742/43/50/53 LDO mode setting.  <a href="group__pwr__peripheral__api.html#gad6a22a85591e4590c3a88c3caa45f9c3">More...</a><br /></td></tr>
<tr class="separator:gad6a22a85591e4590c3a88c3caa45f9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9254443b998d8753b58e88b24765e88c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__peripheral__api.html#ga9254443b998d8753b58e88b24765e88c">pwr_set_mode_smps_ldo</a> (bool supply_external, uint32_t smps_level, bool use_ldo)</td></tr>
<tr class="memdesc:ga9254443b998d8753b58e88b24765e88c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set power subsystem to utilize the SMPS run through the LDO for CPU.  <a href="group__pwr__peripheral__api.html#ga9254443b998d8753b58e88b24765e88c">More...</a><br /></td></tr>
<tr class="separator:ga9254443b998d8753b58e88b24765e88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95ea1bcfc487e86698c6f26d4d0d5ae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__peripheral__api.html#gaf95ea1bcfc487e86698c6f26d4d0d5ae">pwr_set_mode</a> (enum <a class="el" href="group__pwr__defines.html#gaffc4e743e1eab7acf3d5cb01b22977e1">pwr_sys_mode</a> mode, uint8_t smps_level)</td></tr>
<tr class="memdesc:gaf95ea1bcfc487e86698c6f26d4d0d5ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set power system based on "System Supply Configurations" table in reference manual.  <a href="group__pwr__peripheral__api.html#gaf95ea1bcfc487e86698c6f26d4d0d5ae">More...</a><br /></td></tr>
<tr class="separator:gaf95ea1bcfc487e86698c6f26d4d0d5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7471e54450434061de6beacc346b5b09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__peripheral__api.html#ga7471e54450434061de6beacc346b5b09">pwr_set_mode_bypass</a> (void)</td></tr>
<tr class="memdesc:ga7471e54450434061de6beacc346b5b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set power subsystem to bypass all internal supplies.  <a href="group__pwr__peripheral__api.html#ga7471e54450434061de6beacc346b5b09">More...</a><br /></td></tr>
<tr class="separator:ga7471e54450434061de6beacc346b5b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9890cbfa8e42a1244df0f6c25f9bdd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__peripheral__api.html#ga7f9890cbfa8e42a1244df0f6c25f9bdd">pwr_set_mode_scu_bypass</a> (void)</td></tr>
<tr class="memdesc:ga7f9890cbfa8e42a1244df0f6c25f9bdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specific STM32H742/43/50/53 Bypsass mode setting.  <a href="group__pwr__peripheral__api.html#ga7f9890cbfa8e42a1244df0f6c25f9bdd">More...</a><br /></td></tr>
<tr class="separator:ga7f9890cbfa8e42a1244df0f6c25f9bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga344c024fe329217018d360df1f9a21ea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__peripheral__api.html#ga344c024fe329217018d360df1f9a21ea">pwr_set_svos_scale</a> (enum <a class="el" href="group__pwr__defines.html#ga539bd9bc928f877950e08523217eb288">pwr_svos_scale</a> scale)</td></tr>
<tr class="memdesc:ga344c024fe329217018d360df1f9a21ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the voltage scaling/strength for the internal SMPS/LDO when in Stop mode.  <a href="group__pwr__peripheral__api.html#ga344c024fe329217018d360df1f9a21ea">More...</a><br /></td></tr>
<tr class="separator:ga344c024fe329217018d360df1f9a21ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c20c3e54554d82e05cf53cc02fba118"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pwr__peripheral__api.html#ga5c20c3e54554d82e05cf53cc02fba118">pwr_set_vos_scale</a> (enum <a class="el" href="group__pwr__defines.html#ga763ebcf54b3996fea95742ecf772f19f">pwr_vos_scale</a> scale)</td></tr>
<tr class="memdesc:ga5c20c3e54554d82e05cf53cc02fba118"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the voltage scaling/strength for the internal SMPS/LDO while running.  <a href="group__pwr__peripheral__api.html#ga5c20c3e54554d82e05cf53cc02fba118">More...</a><br /></td></tr>
<tr class="separator:ga5c20c3e54554d82e05cf53cc02fba118"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_4a066b5d31b7210a86bf09109c98838d.html">h7</a></li><li class="navelem"><a class="el" href="h7_2pwr_8h.html">pwr.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:56 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
