---
COUNT: 1
DESCRIPTION: CDU CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: Shard3 hash table1 way5 Memory Double Bit ECC Error
      NAME: shd3_htbl1_uerr_w5
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table1 way4 Memory Double Bit ECC Error
      NAME: shd3_htbl1_uerr_w4
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table1 way3 Memory Double Bit ECC Error
      NAME: shd3_htbl1_uerr_w3
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table1 way2 Memory Double Bit ECC Error
      NAME: shd3_htbl1_uerr_w2
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table1 way1 Memory Double Bit ECC Error
      NAME: shd3_htbl1_uerr_w1
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table1 way0 Memory Double Bit ECC Error
      NAME: shd3_htbl1_uerr_w0
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table0 way5 Memory Double Bit ECC Error
      NAME: shd3_htbl0_uerr_w5
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table0 way4 Memory Double Bit ECC Error
      NAME: shd3_htbl0_uerr_w4
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table0 way3 Memory Double Bit ECC Error
      NAME: shd3_htbl0_uerr_w3
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table0 way2 Memory Double Bit ECC Error
      NAME: shd3_htbl0_uerr_w2
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table0 way1 Memory Double Bit ECC Error
      NAME: shd3_htbl0_uerr_w1
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table0 way0 Memory Double Bit ECC Error
      NAME: shd3_htbl0_uerr_w0
      WIDTH: 1
    - DESCRIPTION: Shard3 PRQ memory Double Bit ECC Error
      NAME: shd3_prq_uerr
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table1 way5 Memory Double Bit ECC Error
      NAME: shd2_htbl1_uerr_w5
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table1 way4 Memory Double Bit ECC Error
      NAME: shd2_htbl1_uerr_w4
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table1 way3 Memory Double Bit ECC Error
      NAME: shd2_htbl1_uerr_w3
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table1 way2 Memory Double Bit ECC Error
      NAME: shd2_htbl1_uerr_w2
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table1 way1 Memory Double Bit ECC Error
      NAME: shd2_htbl1_uerr_w1
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table1 way0 Memory Double Bit ECC Error
      NAME: shd2_htbl1_uerr_w0
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table0 way5 Memory Double Bit ECC Error
      NAME: shd2_htbl0_uerr_w5
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table0 way4 Memory Double Bit ECC Error
      NAME: shd2_htbl0_uerr_w4
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table0 way3 Memory Double Bit ECC Error
      NAME: shd2_htbl0_uerr_w3
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table0 way2 Memory Double Bit ECC Error
      NAME: shd2_htbl0_uerr_w2
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table0 way1 Memory Double Bit ECC Error
      NAME: shd2_htbl0_uerr_w1
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table0 way0 Memory Double Bit ECC Error
      NAME: shd2_htbl0_uerr_w0
      WIDTH: 1
    - DESCRIPTION: Shard2 PRQ memory Double Bit ECC Error
      NAME: shd2_prq_uerr
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table1 way5 Memory Double Bit ECC Error
      NAME: shd1_htbl1_uerr_w5
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table1 way4 Memory Double Bit ECC Error
      NAME: shd1_htbl1_uerr_w4
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table1 way3 Memory Double Bit ECC Error
      NAME: shd1_htbl1_uerr_w3
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table1 way2 Memory Double Bit ECC Error
      NAME: shd1_htbl1_uerr_w2
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table1 way1 Memory Double Bit ECC Error
      NAME: shd1_htbl1_uerr_w1
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table1 way0 Memory Double Bit ECC Error
      NAME: shd1_htbl1_uerr_w0
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table0 way5 Memory Double Bit ECC Error
      NAME: shd1_htbl0_uerr_w5
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table0 way4 Memory Double Bit ECC Error
      NAME: shd1_htbl0_uerr_w4
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table0 way3 Memory Double Bit ECC Error
      NAME: shd1_htbl0_uerr_w3
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table0 way2 Memory Double Bit ECC Error
      NAME: shd1_htbl0_uerr_w2
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table0 way1 Memory Double Bit ECC Error
      NAME: shd1_htbl0_uerr_w1
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table0 way0 Memory Double Bit ECC Error
      NAME: shd1_htbl0_uerr_w0
      WIDTH: 1
    - DESCRIPTION: Shard1 PRQ memory Double Bit ECC Error
      NAME: shd1_prq_uerr
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table1 way5 Memory Double Bit ECC Error
      NAME: shd0_htbl1_uerr_w5
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table1 way4 Memory Double Bit ECC Error
      NAME: shd0_htbl1_uerr_w4
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table1 way3 Memory Double Bit ECC Error
      NAME: shd0_htbl1_uerr_w3
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table1 way2 Memory Double Bit ECC Error
      NAME: shd0_htbl1_uerr_w2
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table1 way1 Memory Double Bit ECC Error
      NAME: shd0_htbl1_uerr_w1
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table1 way0 Memory Double Bit ECC Error
      NAME: shd0_htbl1_uerr_w0
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table0 way5 Memory Double Bit ECC Error
      NAME: shd0_htbl0_uerr_w5
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table0 way4 Memory Double Bit ECC Error
      NAME: shd0_htbl0_uerr_w4
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table0 way3 Memory Double Bit ECC Error
      NAME: shd0_htbl0_uerr_w3
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table0 way2 Memory Double Bit ECC Error
      NAME: shd0_htbl0_uerr_w2
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table0 way1 Memory Double Bit ECC Error
      NAME: shd0_htbl0_uerr_w1
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table0 way0 Memory Double Bit ECC Error
      NAME: shd0_htbl0_uerr_w0
      WIDTH: 1
    - DESCRIPTION: Shard0 PRQ memory Double Bit ECC Error
      NAME: shd0_prq_uerr
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: Shard3 hash table1 way5 Memory Single Bit ECC Error
      NAME: shd3_htbl1_cerr_w5
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table1 way4 Memory Single Bit ECC Error
      NAME: shd3_htbl1_cerr_w4
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table1 way3 Memory Single Bit ECC Error
      NAME: shd3_htbl1_cerr_w3
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table1 way2 Memory Single Bit ECC Error
      NAME: shd3_htbl1_cerr_w2
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table1 way1 Memory Single Bit ECC Error
      NAME: shd3_htbl1_cerr_w1
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table1 way0 Memory Single Bit ECC Error
      NAME: shd3_htbl1_cerr_w0
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table0 way5 Memory Single Bit ECC Error
      NAME: shd3_htbl0_cerr_w5
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table0 way4 Memory Single Bit ECC Error
      NAME: shd3_htbl0_cerr_w4
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table0 way3 Memory Single Bit ECC Error
      NAME: shd3_htbl0_cerr_w3
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table0 way2 Memory Single Bit ECC Error
      NAME: shd3_htbl0_cerr_w2
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table0 way1 Memory Single Bit ECC Error
      NAME: shd3_htbl0_cerr_w1
      WIDTH: 1
    - DESCRIPTION: Shard3 hash table0 way0 Memory Single Bit ECC Error
      NAME: shd3_htbl0_cerr_w0
      WIDTH: 1
    - DESCRIPTION: Shard3 PRQ memory Single Bit ECC Error
      NAME: shd3_prq_cerr
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table1 way5 Memory Single Bit ECC Error
      NAME: shd2_htbl1_cerr_w5
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table1 way4 Memory Single Bit ECC Error
      NAME: shd2_htbl1_cerr_w4
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table1 way3 Memory Single Bit ECC Error
      NAME: shd2_htbl1_cerr_w3
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table1 way2 Memory Single Bit ECC Error
      NAME: shd2_htbl1_cerr_w2
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table1 way1 Memory Single Bit ECC Error
      NAME: shd2_htbl1_cerr_w1
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table1 way0 Memory Single Bit ECC Error
      NAME: shd2_htbl1_cerr_w0
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table0 way5 Memory Single Bit ECC Error
      NAME: shd2_htbl0_cerr_w5
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table0 way4 Memory Single Bit ECC Error
      NAME: shd2_htbl0_cerr_w4
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table0 way3 Memory Single Bit ECC Error
      NAME: shd2_htbl0_cerr_w3
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table0 way2 Memory Single Bit ECC Error
      NAME: shd2_htbl0_cerr_w2
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table0 way1 Memory Single Bit ECC Error
      NAME: shd2_htbl0_cerr_w1
      WIDTH: 1
    - DESCRIPTION: Shard2 hash table0 way0 Memory Single Bit ECC Error
      NAME: shd2_htbl0_cerr_w0
      WIDTH: 1
    - DESCRIPTION: Shard2 PRQ memory Single Bit ECC Error
      NAME: shd2_prq_cerr
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table1 way5 Memory Single Bit ECC Error
      NAME: shd1_htbl1_cerr_w5
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table1 way4 Memory Single Bit ECC Error
      NAME: shd1_htbl1_cerr_w4
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table1 way3 Memory Single Bit ECC Error
      NAME: shd1_htbl1_cerr_w3
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table1 way2 Memory Single Bit ECC Error
      NAME: shd1_htbl1_cerr_w2
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table1 way1 Memory Single Bit ECC Error
      NAME: shd1_htbl1_cerr_w1
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table1 way0 Memory Single Bit ECC Error
      NAME: shd1_htbl1_cerr_w0
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table0 way5 Memory Single Bit ECC Error
      NAME: shd1_htbl0_cerr_w5
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table0 way4 Memory Single Bit ECC Error
      NAME: shd1_htbl0_cerr_w4
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table0 way3 Memory Single Bit ECC Error
      NAME: shd1_htbl0_cerr_w3
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table0 way2 Memory Single Bit ECC Error
      NAME: shd1_htbl0_cerr_w2
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table0 way1 Memory Single Bit ECC Error
      NAME: shd1_htbl0_cerr_w1
      WIDTH: 1
    - DESCRIPTION: Shard1 hash table0 way0 Memory Single Bit ECC Error
      NAME: shd1_htbl0_cerr_w0
      WIDTH: 1
    - DESCRIPTION: Shard1 PRQ memory Single Bit ECC Error
      NAME: shd1_prq_cerr
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table1 way5 Memory Single Bit ECC Error
      NAME: shd0_htbl1_cerr_w5
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table1 way4 Memory Single Bit ECC Error
      NAME: shd0_htbl1_cerr_w4
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table1 way3 Memory Single Bit ECC Error
      NAME: shd0_htbl1_cerr_w3
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table1 way2 Memory Single Bit ECC Error
      NAME: shd0_htbl1_cerr_w2
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table1 way1 Memory Single Bit ECC Error
      NAME: shd0_htbl1_cerr_w1
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table1 way0 Memory Single Bit ECC Error
      NAME: shd0_htbl1_cerr_w0
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table0 way5 Memory Single Bit ECC Error
      NAME: shd0_htbl0_cerr_w5
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table0 way4 Memory Single Bit ECC Error
      NAME: shd0_htbl0_cerr_w4
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table0 way3 Memory Single Bit ECC Error
      NAME: shd0_htbl0_cerr_w3
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table0 way2 Memory Single Bit ECC Error
      NAME: shd0_htbl0_cerr_w2
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table0 way1 Memory Single Bit ECC Error
      NAME: shd0_htbl0_cerr_w1
      WIDTH: 1
    - DESCRIPTION: Shard0 hash table0 way0 Memory Single Bit ECC Error
      NAME: shd0_htbl0_cerr_w0
      WIDTH: 1
    - DESCRIPTION: Shard0 PRQ memory Single Bit ECC Error
      NAME: shd0_prq_cerr
      WIDTH: 1
INTR_PORT_EN: 1
NAME: CDU_AN
PARENTNAME: pc_soc_clk_an
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: cdu_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: cdu_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: cdu_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: Shard3 hash table1 way5 Memory Double Bit ECC Error
        NAME: shd3_htbl1_uerr_w5
        WIDTH: 1
      - &2
        DESCRIPTION: Shard3 hash table1 way4 Memory Double Bit ECC Error
        NAME: shd3_htbl1_uerr_w4
        WIDTH: 1
      - &3
        DESCRIPTION: Shard3 hash table1 way3 Memory Double Bit ECC Error
        NAME: shd3_htbl1_uerr_w3
        WIDTH: 1
      - &4
        DESCRIPTION: Shard3 hash table1 way2 Memory Double Bit ECC Error
        NAME: shd3_htbl1_uerr_w2
        WIDTH: 1
      - &5
        DESCRIPTION: Shard3 hash table1 way1 Memory Double Bit ECC Error
        NAME: shd3_htbl1_uerr_w1
        WIDTH: 1
      - &6
        DESCRIPTION: Shard3 hash table1 way0 Memory Double Bit ECC Error
        NAME: shd3_htbl1_uerr_w0
        WIDTH: 1
      - &7
        DESCRIPTION: Shard3 hash table0 way5 Memory Double Bit ECC Error
        NAME: shd3_htbl0_uerr_w5
        WIDTH: 1
      - &8
        DESCRIPTION: Shard3 hash table0 way4 Memory Double Bit ECC Error
        NAME: shd3_htbl0_uerr_w4
        WIDTH: 1
      - &9
        DESCRIPTION: Shard3 hash table0 way3 Memory Double Bit ECC Error
        NAME: shd3_htbl0_uerr_w3
        WIDTH: 1
      - &10
        DESCRIPTION: Shard3 hash table0 way2 Memory Double Bit ECC Error
        NAME: shd3_htbl0_uerr_w2
        WIDTH: 1
      - &11
        DESCRIPTION: Shard3 hash table0 way1 Memory Double Bit ECC Error
        NAME: shd3_htbl0_uerr_w1
        WIDTH: 1
      - &12
        DESCRIPTION: Shard3 hash table0 way0 Memory Double Bit ECC Error
        NAME: shd3_htbl0_uerr_w0
        WIDTH: 1
      - &13
        DESCRIPTION: Shard3 PRQ memory Double Bit ECC Error
        NAME: shd3_prq_uerr
        WIDTH: 1
      - &14
        DESCRIPTION: Shard2 hash table1 way5 Memory Double Bit ECC Error
        NAME: shd2_htbl1_uerr_w5
        WIDTH: 1
      - &15
        DESCRIPTION: Shard2 hash table1 way4 Memory Double Bit ECC Error
        NAME: shd2_htbl1_uerr_w4
        WIDTH: 1
      - &16
        DESCRIPTION: Shard2 hash table1 way3 Memory Double Bit ECC Error
        NAME: shd2_htbl1_uerr_w3
        WIDTH: 1
      - &17
        DESCRIPTION: Shard2 hash table1 way2 Memory Double Bit ECC Error
        NAME: shd2_htbl1_uerr_w2
        WIDTH: 1
      - &18
        DESCRIPTION: Shard2 hash table1 way1 Memory Double Bit ECC Error
        NAME: shd2_htbl1_uerr_w1
        WIDTH: 1
      - &19
        DESCRIPTION: Shard2 hash table1 way0 Memory Double Bit ECC Error
        NAME: shd2_htbl1_uerr_w0
        WIDTH: 1
      - &20
        DESCRIPTION: Shard2 hash table0 way5 Memory Double Bit ECC Error
        NAME: shd2_htbl0_uerr_w5
        WIDTH: 1
      - &21
        DESCRIPTION: Shard2 hash table0 way4 Memory Double Bit ECC Error
        NAME: shd2_htbl0_uerr_w4
        WIDTH: 1
      - &22
        DESCRIPTION: Shard2 hash table0 way3 Memory Double Bit ECC Error
        NAME: shd2_htbl0_uerr_w3
        WIDTH: 1
      - &23
        DESCRIPTION: Shard2 hash table0 way2 Memory Double Bit ECC Error
        NAME: shd2_htbl0_uerr_w2
        WIDTH: 1
      - &24
        DESCRIPTION: Shard2 hash table0 way1 Memory Double Bit ECC Error
        NAME: shd2_htbl0_uerr_w1
        WIDTH: 1
      - &25
        DESCRIPTION: Shard2 hash table0 way0 Memory Double Bit ECC Error
        NAME: shd2_htbl0_uerr_w0
        WIDTH: 1
      - &26
        DESCRIPTION: Shard2 PRQ memory Double Bit ECC Error
        NAME: shd2_prq_uerr
        WIDTH: 1
      - &27
        DESCRIPTION: Shard1 hash table1 way5 Memory Double Bit ECC Error
        NAME: shd1_htbl1_uerr_w5
        WIDTH: 1
      - &28
        DESCRIPTION: Shard1 hash table1 way4 Memory Double Bit ECC Error
        NAME: shd1_htbl1_uerr_w4
        WIDTH: 1
      - &29
        DESCRIPTION: Shard1 hash table1 way3 Memory Double Bit ECC Error
        NAME: shd1_htbl1_uerr_w3
        WIDTH: 1
      - &30
        DESCRIPTION: Shard1 hash table1 way2 Memory Double Bit ECC Error
        NAME: shd1_htbl1_uerr_w2
        WIDTH: 1
      - &31
        DESCRIPTION: Shard1 hash table1 way1 Memory Double Bit ECC Error
        NAME: shd1_htbl1_uerr_w1
        WIDTH: 1
      - &32
        DESCRIPTION: Shard1 hash table1 way0 Memory Double Bit ECC Error
        NAME: shd1_htbl1_uerr_w0
        WIDTH: 1
      - &33
        DESCRIPTION: Shard1 hash table0 way5 Memory Double Bit ECC Error
        NAME: shd1_htbl0_uerr_w5
        WIDTH: 1
      - &34
        DESCRIPTION: Shard1 hash table0 way4 Memory Double Bit ECC Error
        NAME: shd1_htbl0_uerr_w4
        WIDTH: 1
      - &35
        DESCRIPTION: Shard1 hash table0 way3 Memory Double Bit ECC Error
        NAME: shd1_htbl0_uerr_w3
        WIDTH: 1
      - &36
        DESCRIPTION: Shard1 hash table0 way2 Memory Double Bit ECC Error
        NAME: shd1_htbl0_uerr_w2
        WIDTH: 1
      - &37
        DESCRIPTION: Shard1 hash table0 way1 Memory Double Bit ECC Error
        NAME: shd1_htbl0_uerr_w1
        WIDTH: 1
      - &38
        DESCRIPTION: Shard1 hash table0 way0 Memory Double Bit ECC Error
        NAME: shd1_htbl0_uerr_w0
        WIDTH: 1
      - &39
        DESCRIPTION: Shard1 PRQ memory Double Bit ECC Error
        NAME: shd1_prq_uerr
        WIDTH: 1
      - &40
        DESCRIPTION: Shard0 hash table1 way5 Memory Double Bit ECC Error
        NAME: shd0_htbl1_uerr_w5
        WIDTH: 1
      - &41
        DESCRIPTION: Shard0 hash table1 way4 Memory Double Bit ECC Error
        NAME: shd0_htbl1_uerr_w4
        WIDTH: 1
      - &42
        DESCRIPTION: Shard0 hash table1 way3 Memory Double Bit ECC Error
        NAME: shd0_htbl1_uerr_w3
        WIDTH: 1
      - &43
        DESCRIPTION: Shard0 hash table1 way2 Memory Double Bit ECC Error
        NAME: shd0_htbl1_uerr_w2
        WIDTH: 1
      - &44
        DESCRIPTION: Shard0 hash table1 way1 Memory Double Bit ECC Error
        NAME: shd0_htbl1_uerr_w1
        WIDTH: 1
      - &45
        DESCRIPTION: Shard0 hash table1 way0 Memory Double Bit ECC Error
        NAME: shd0_htbl1_uerr_w0
        WIDTH: 1
      - &46
        DESCRIPTION: Shard0 hash table0 way5 Memory Double Bit ECC Error
        NAME: shd0_htbl0_uerr_w5
        WIDTH: 1
      - &47
        DESCRIPTION: Shard0 hash table0 way4 Memory Double Bit ECC Error
        NAME: shd0_htbl0_uerr_w4
        WIDTH: 1
      - &48
        DESCRIPTION: Shard0 hash table0 way3 Memory Double Bit ECC Error
        NAME: shd0_htbl0_uerr_w3
        WIDTH: 1
      - &49
        DESCRIPTION: Shard0 hash table0 way2 Memory Double Bit ECC Error
        NAME: shd0_htbl0_uerr_w2
        WIDTH: 1
      - &50
        DESCRIPTION: Shard0 hash table0 way1 Memory Double Bit ECC Error
        NAME: shd0_htbl0_uerr_w1
        WIDTH: 1
      - &51
        DESCRIPTION: Shard0 hash table0 way0 Memory Double Bit ECC Error
        NAME: shd0_htbl0_uerr_w0
        WIDTH: 1
      - &52
        DESCRIPTION: Shard0 PRQ memory Double Bit ECC Error
        NAME: shd0_prq_uerr
        WIDTH: 1
    NAME: cdu_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
    NAME: cdu_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
    NAME: cdu_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
    NAME: cdu_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
    NAME: cdu_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &53
        DESCRIPTION: Shard3 hash table1 way5 Memory Single Bit ECC Error
        NAME: shd3_htbl1_cerr_w5
        WIDTH: 1
      - &54
        DESCRIPTION: Shard3 hash table1 way4 Memory Single Bit ECC Error
        NAME: shd3_htbl1_cerr_w4
        WIDTH: 1
      - &55
        DESCRIPTION: Shard3 hash table1 way3 Memory Single Bit ECC Error
        NAME: shd3_htbl1_cerr_w3
        WIDTH: 1
      - &56
        DESCRIPTION: Shard3 hash table1 way2 Memory Single Bit ECC Error
        NAME: shd3_htbl1_cerr_w2
        WIDTH: 1
      - &57
        DESCRIPTION: Shard3 hash table1 way1 Memory Single Bit ECC Error
        NAME: shd3_htbl1_cerr_w1
        WIDTH: 1
      - &58
        DESCRIPTION: Shard3 hash table1 way0 Memory Single Bit ECC Error
        NAME: shd3_htbl1_cerr_w0
        WIDTH: 1
      - &59
        DESCRIPTION: Shard3 hash table0 way5 Memory Single Bit ECC Error
        NAME: shd3_htbl0_cerr_w5
        WIDTH: 1
      - &60
        DESCRIPTION: Shard3 hash table0 way4 Memory Single Bit ECC Error
        NAME: shd3_htbl0_cerr_w4
        WIDTH: 1
      - &61
        DESCRIPTION: Shard3 hash table0 way3 Memory Single Bit ECC Error
        NAME: shd3_htbl0_cerr_w3
        WIDTH: 1
      - &62
        DESCRIPTION: Shard3 hash table0 way2 Memory Single Bit ECC Error
        NAME: shd3_htbl0_cerr_w2
        WIDTH: 1
      - &63
        DESCRIPTION: Shard3 hash table0 way1 Memory Single Bit ECC Error
        NAME: shd3_htbl0_cerr_w1
        WIDTH: 1
      - &64
        DESCRIPTION: Shard3 hash table0 way0 Memory Single Bit ECC Error
        NAME: shd3_htbl0_cerr_w0
        WIDTH: 1
      - &65
        DESCRIPTION: Shard3 PRQ memory Single Bit ECC Error
        NAME: shd3_prq_cerr
        WIDTH: 1
      - &66
        DESCRIPTION: Shard2 hash table1 way5 Memory Single Bit ECC Error
        NAME: shd2_htbl1_cerr_w5
        WIDTH: 1
      - &67
        DESCRIPTION: Shard2 hash table1 way4 Memory Single Bit ECC Error
        NAME: shd2_htbl1_cerr_w4
        WIDTH: 1
      - &68
        DESCRIPTION: Shard2 hash table1 way3 Memory Single Bit ECC Error
        NAME: shd2_htbl1_cerr_w3
        WIDTH: 1
      - &69
        DESCRIPTION: Shard2 hash table1 way2 Memory Single Bit ECC Error
        NAME: shd2_htbl1_cerr_w2
        WIDTH: 1
      - &70
        DESCRIPTION: Shard2 hash table1 way1 Memory Single Bit ECC Error
        NAME: shd2_htbl1_cerr_w1
        WIDTH: 1
      - &71
        DESCRIPTION: Shard2 hash table1 way0 Memory Single Bit ECC Error
        NAME: shd2_htbl1_cerr_w0
        WIDTH: 1
      - &72
        DESCRIPTION: Shard2 hash table0 way5 Memory Single Bit ECC Error
        NAME: shd2_htbl0_cerr_w5
        WIDTH: 1
      - &73
        DESCRIPTION: Shard2 hash table0 way4 Memory Single Bit ECC Error
        NAME: shd2_htbl0_cerr_w4
        WIDTH: 1
      - &74
        DESCRIPTION: Shard2 hash table0 way3 Memory Single Bit ECC Error
        NAME: shd2_htbl0_cerr_w3
        WIDTH: 1
      - &75
        DESCRIPTION: Shard2 hash table0 way2 Memory Single Bit ECC Error
        NAME: shd2_htbl0_cerr_w2
        WIDTH: 1
      - &76
        DESCRIPTION: Shard2 hash table0 way1 Memory Single Bit ECC Error
        NAME: shd2_htbl0_cerr_w1
        WIDTH: 1
      - &77
        DESCRIPTION: Shard2 hash table0 way0 Memory Single Bit ECC Error
        NAME: shd2_htbl0_cerr_w0
        WIDTH: 1
      - &78
        DESCRIPTION: Shard2 PRQ memory Single Bit ECC Error
        NAME: shd2_prq_cerr
        WIDTH: 1
      - &79
        DESCRIPTION: Shard1 hash table1 way5 Memory Single Bit ECC Error
        NAME: shd1_htbl1_cerr_w5
        WIDTH: 1
      - &80
        DESCRIPTION: Shard1 hash table1 way4 Memory Single Bit ECC Error
        NAME: shd1_htbl1_cerr_w4
        WIDTH: 1
      - &81
        DESCRIPTION: Shard1 hash table1 way3 Memory Single Bit ECC Error
        NAME: shd1_htbl1_cerr_w3
        WIDTH: 1
      - &82
        DESCRIPTION: Shard1 hash table1 way2 Memory Single Bit ECC Error
        NAME: shd1_htbl1_cerr_w2
        WIDTH: 1
      - &83
        DESCRIPTION: Shard1 hash table1 way1 Memory Single Bit ECC Error
        NAME: shd1_htbl1_cerr_w1
        WIDTH: 1
      - &84
        DESCRIPTION: Shard1 hash table1 way0 Memory Single Bit ECC Error
        NAME: shd1_htbl1_cerr_w0
        WIDTH: 1
      - &85
        DESCRIPTION: Shard1 hash table0 way5 Memory Single Bit ECC Error
        NAME: shd1_htbl0_cerr_w5
        WIDTH: 1
      - &86
        DESCRIPTION: Shard1 hash table0 way4 Memory Single Bit ECC Error
        NAME: shd1_htbl0_cerr_w4
        WIDTH: 1
      - &87
        DESCRIPTION: Shard1 hash table0 way3 Memory Single Bit ECC Error
        NAME: shd1_htbl0_cerr_w3
        WIDTH: 1
      - &88
        DESCRIPTION: Shard1 hash table0 way2 Memory Single Bit ECC Error
        NAME: shd1_htbl0_cerr_w2
        WIDTH: 1
      - &89
        DESCRIPTION: Shard1 hash table0 way1 Memory Single Bit ECC Error
        NAME: shd1_htbl0_cerr_w1
        WIDTH: 1
      - &90
        DESCRIPTION: Shard1 hash table0 way0 Memory Single Bit ECC Error
        NAME: shd1_htbl0_cerr_w0
        WIDTH: 1
      - &91
        DESCRIPTION: Shard1 PRQ memory Single Bit ECC Error
        NAME: shd1_prq_cerr
        WIDTH: 1
      - &92
        DESCRIPTION: Shard0 hash table1 way5 Memory Single Bit ECC Error
        NAME: shd0_htbl1_cerr_w5
        WIDTH: 1
      - &93
        DESCRIPTION: Shard0 hash table1 way4 Memory Single Bit ECC Error
        NAME: shd0_htbl1_cerr_w4
        WIDTH: 1
      - &94
        DESCRIPTION: Shard0 hash table1 way3 Memory Single Bit ECC Error
        NAME: shd0_htbl1_cerr_w3
        WIDTH: 1
      - &95
        DESCRIPTION: Shard0 hash table1 way2 Memory Single Bit ECC Error
        NAME: shd0_htbl1_cerr_w2
        WIDTH: 1
      - &96
        DESCRIPTION: Shard0 hash table1 way1 Memory Single Bit ECC Error
        NAME: shd0_htbl1_cerr_w1
        WIDTH: 1
      - &97
        DESCRIPTION: Shard0 hash table1 way0 Memory Single Bit ECC Error
        NAME: shd0_htbl1_cerr_w0
        WIDTH: 1
      - &98
        DESCRIPTION: Shard0 hash table0 way5 Memory Single Bit ECC Error
        NAME: shd0_htbl0_cerr_w5
        WIDTH: 1
      - &99
        DESCRIPTION: Shard0 hash table0 way4 Memory Single Bit ECC Error
        NAME: shd0_htbl0_cerr_w4
        WIDTH: 1
      - &100
        DESCRIPTION: Shard0 hash table0 way3 Memory Single Bit ECC Error
        NAME: shd0_htbl0_cerr_w3
        WIDTH: 1
      - &101
        DESCRIPTION: Shard0 hash table0 way2 Memory Single Bit ECC Error
        NAME: shd0_htbl0_cerr_w2
        WIDTH: 1
      - &102
        DESCRIPTION: Shard0 hash table0 way1 Memory Single Bit ECC Error
        NAME: shd0_htbl0_cerr_w1
        WIDTH: 1
      - &103
        DESCRIPTION: Shard0 hash table0 way0 Memory Single Bit ECC Error
        NAME: shd0_htbl0_cerr_w0
        WIDTH: 1
      - &104
        DESCRIPTION: Shard0 PRQ memory Single Bit ECC Error
        NAME: shd0_prq_cerr
        WIDTH: 1
    NAME: cdu_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
      - *104
    NAME: cdu_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
      - *104
    NAME: cdu_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
      - *104
    NAME: cdu_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
      - *104
    NAME: cdu_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for CDU Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: 0
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: cdu_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: cdu_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: cdu_scratchpad
    WIDTH: 64
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            A 0->1 transsition will start the initilization of lookup hash table memories
                                           
        NAME: lkmem_init_start
        WIDTH: 1
      - DEFAULT: 170
        DESCRIPTION: |-2
          
                                            Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values
                                           
        NAME: module_id
        WIDTH: 8
    NAME: cdu_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: HBM Address Map Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            address distribustion between shard
                                            0 - Spary Mode
                                            1 - Stacked Mode
                                           
        NAME: mode
        WIDTH: 1
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            Number of active shards
                                            2'd0 - 1 shard
                                            2'd1 - 2 shard - hbm0 only active (shd0, 1)
                                            2'd2 - 4 shard
                                            2'd3 - 2 shard - hbm1 only active (shd2, 3)
                                           
        NAME: num_shards
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            HBM part size (only applicable for stacked mode)
                                            1'd0 - 8GB HBM
                                            1'd1 - 16GB HBM
                                           
        NAME: part_size
        WIDTH: 1
    NAME: cdu_hbm_addrmap_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: DDR Address Map Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            address distribustion between shard
                                            0 - Spary Mode
                                            1 - Non-interleaved Mode
                                           
        NAME: mode
        WIDTH: 1
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            Number of active shards (only applicable for Non-interleaved Mode)
                                            2'd0 - 1 shard
                                            2'd1 - 4 shard (DDR1:0-512GB; DDR0:512G-1TB)
                                            2'd2 - 4 shard (DDR0:0-512GB; DDR1:512G-1TB) Default
                                            2'd3 - RSVD
                                           
        NAME: num_shards
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            DDR part size (only applicable for Non-interleaved mode)
                                            1'd0 - 512GB DDR
                                            1'd1 - 256GB DDR
                                           
        NAME: part_size
        WIDTH: 1
    NAME: cdu_ddr_addrmap_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: 'HBM Hash mask for shd_id[0]'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Hash mask for HBM address to compute shard_id[0] 
                                           
        NAME: val
        WIDTH: 26
    NAME: cdu_hbm_hash_mask0
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: 'HBM Hash mask for shd_id[1]'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Hash mask for HBM address to compute shard_id[1] 
                                           
        NAME: val
        WIDTH: 26
    NAME: cdu_hbm_hash_mask1
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: 'HBM Hash mask for shd_id[0]'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Hash mask for HBM address to compute shard_id[0] 
                                           
        NAME: val
        WIDTH: 32
    NAME: cdu_ddr_hash_mask0
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: 'HBM Hash mask for shd_id[1]'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Hash mask for HBM address to compute shard_id[1] 
                                           
        NAME: val
        WIDTH: 32
    NAME: cdu_ddr_hash_mask1
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: DVM  Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Indicates which broadcast/Invalidation domain the cluster falls
                                            for DVM messages
                                            Each vector bit reprsents the cluster#
                                            0 - Belong to broadcast domain 0
                                            1 - Belong to broadcast domain 1
                                            NOTE: all 9 cluster must belong to one of the groups.
                                           
        NAME: br_domain_sel
        WIDTH: 9
      - DEFAULT: 255
        DESCRIPTION: |-2
          
                                            cluster member of broadcast domain 0
                                            Bit set indicates the corresponding cluster belong to the group
                                            NOTE: domain0 and domain1 members must be mutually exclusive.
                                           
        NAME: br_domain0
        WIDTH: 9
      - DEFAULT: 256
        DESCRIPTION: |-2
          
                                            cluster member of broadcast domain 1
                                            Bit set indicates the corresponding cluster belong to the group
                                            NOTE: domain0 and domain1 members must be mutually exclusive.
                                           
        NAME: br_domain1
        WIDTH: 9
    NAME: cdu_dvm_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Stash DIR-EVT Threshold
    FLDLST:
      - DEFAULT: 24
        DESCRIPTION: |-2
          
                                            Statsh occupancy threshold below which will cause DIR-Eviction
                                            If Stash occupancy count goes below the threshold, DIR will initiate 
                                            DIR-EVICT to invliadate a cacheline in all applicable clusters.
                                            stash depth is 32.
                                           
        NAME: cnt
        WIDTH: 6
    NAME: cdu_stash_devt_thresh
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: CDU Memory Initization Status
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Initiazation of all lookup Hash table completed
                                            (across all shards)
                                           
        NAME: lkmem_init_done
        WIDTH: 1
    NAME: cdu_mem_init_sts
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into shard3 hash table 0 Memory'
        NAME: shd3_htbl1
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into shard3 hash table 0 Memory'
        NAME: shd3_htbl0
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into shard3 PRQ Memory'
        NAME: shd3_prq
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into shard2 hash table 0 Memory'
        NAME: shd2_htbl1
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into shard2 hash table 0 Memory'
        NAME: shd2_htbl0
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into shard2 PRQ Memory'
        NAME: shd2_prq
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into shard1 hash table 0 Memory'
        NAME: shd1_htbl1
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into shard1 hash table 0 Memory'
        NAME: shd1_htbl0
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into shard1 PRQ Memory'
        NAME: shd1_prq
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into shard0 hash table 0 Memory'
        NAME: shd0_htbl1
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into shard0 hash table 0 Memory'
        NAME: shd0_htbl0
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' Inject error into shard0 PRQ Memory'
        NAME: shd0_prq
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          Type of error to be injected
                                            Applied to all memory error injection
                                            0 - Uncorrectable error
                                            1 - Correctable error
                                            
        NAME: err_type
        WIDTH: 1
    NAME: cdu_mem_err_inj_cfg
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            First SRAM uncorrectable ECC error detected (1-hot)
                                            Set when first error is detected
                                            Reset when corresponding interrupt status bit is cleared
                                            [0]      - shard0 prq uerr
                                            [6:1]    - shard0 htbl0 uerr
                                            [12:7]   - shard0 htbl1 uerr
                                            [13]     - shard1 prq uerr
                                            [19:14]  - shard1 htbl0 uerr
                                            [25:20]  - shard1 htbl1 uerr
                                            [26]     - shard2 prq uerr
                                            [32:27]  - shard2 htbl0 uerr
                                            [38:33]  - shard2 htbl1 uerr
                                            [39]     - shard3 prq uerr
                                            [45:40]  - shard3 htbl0 uerr
                                            [51:46]  - shard3 htbl1 uerr
                                           
        NAME: val
        WIDTH: 52
    NAME: cdu_usram_log_err
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Syndrome related to uncorrectable ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 9
    NAME: cdu_usram_log_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Address related to uncorrectable ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 11
    NAME: cdu_usram_log_addr
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            First SRAM correctable ECC error detected (1-hot)
                                            Set when first error is detected
                                            Reset when corresponding interrupt status bit is cleared
                                            [0]      - shard0 prq uerr
                                            [6:1]    - shard0 htbl0 uerr
                                            [12:7]   - shard0 htbl1 uerr
                                            [13]     - shard1 prq uerr
                                            [19:14]  - shard1 htbl0 uerr
                                            [25:20]  - shard1 htbl1 uerr
                                            [26]     - shard2 prq uerr
                                            [32:27]  - shard2 htbl0 uerr
                                            [38:33]  - shard2 htbl1 uerr
                                            [39]     - shard3 prq uerr
                                            [45:40]  - shard3 htbl0 uerr
                                            [51:46]  - shard3 htbl1 uerr
                                           
        NAME: val
        WIDTH: 52
    NAME: cdu_csram_log_err
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Syndrome related to correctable ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 9
    NAME: cdu_csram_log_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Address related to correctable ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 11
    NAME: cdu_csram_log_addr
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: 'Debug control Registers - Default value must not be changed for normal mode'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Bucket Eviction mode
                                            For MOVE operation, when all buckets are occupied, mode bit decides which 
                                            bucket should be picked for victimization of cell and replacement
                                            0 - Pick a cell from different bucket compared to MOVE request bucket
                                            1 - Pick a random bucket
                                           
        NAME: bkt_evt_mode
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Disable the stash move operation'
        NAME: stash_move_disable
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
           Enable for Direct mapping of txn address to Bucket index
                                            NOTE: Used for debug mode only.
                                            Uses addr[11:0] for hash_table0 index
                                            Uses addr[12:1] for hash_table1 index
                                            0 - Disable 
                                            1 - Enable
                                           
        NAME: dirmap_bkt_idx_en
        WIDTH: 1
    NAME: cdu_debug_ctrl
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: Stash DIR-EVT Threshold
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Stash Max occupancy Count for shard3'
        NAME: shd3_mcnt
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' Stash Max occupancy Count for shard2'
        NAME: shd2_mcnt
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' Stash Max occupancy Count for shard1'
        NAME: shd1_mcnt
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' Stash Max occupancy Count for shard0'
        NAME: shd0_mcnt
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' Stash occupancy Count for shard3'
        NAME: shd3_cnt
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' Stash occupancy Count for shard2'
        NAME: shd2_cnt
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' Stash occupancy Count for shard1'
        NAME: shd1_cnt
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' Stash occupancy Count for shard0'
        NAME: shd0_cnt
        WIDTH: 6
    NAME: cdu_stash_cnt_sts
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: 'Internal data strcuture Access control Registers - Debug only'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select the way number to read the lkmem data
                                            valid values 0-5
                                           
        NAME: lkmem_way_sel
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select the hash table to read the lkmem data
                                           
        NAME: lkmem_ht_sel
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select the Shard number to read the lkmem data
                                           
        NAME: lkmem_shd_sel
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select the Shard number to read the stash data
                                            2'd0 - shard0
                                            2'd1 - shard1
                                            2'd2 - shard2
                                            2'd3 - shard3
                                           
        NAME: stash_shd_sel
        WIDTH: 2
    NAME: cdu_dstrct_acc_ctrl
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Debug Control Registers
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select the Shard for viewing context state 
                                           
        NAME: shard_select
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select the Context for viewing its internal state 
                                           
        NAME: ctxt_select
        WIDTH: 4
    NAME: cdu_ctxt_debug_ctrl
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: Debug status Registers
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
           
                                            Captures different signals status for debug 
                                           
        NAME: flags
        WIDTH: 60
      - DEFAULT: 0
        DESCRIPTION: ' CDU Context state information'
        NAME: state
        WIDTH: 4
    NAME: cdu_ctxt_debug_sts
    TEST_ATTR: 0
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'Stat counters - Number of Read trasnaction recieved by CDU'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Number of memory read trasnaction recieved'
        NAME: cnt
        WIDTH: 64
    NAME: cdu_rd_txn_cntr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'Stat counters - Number of write trasnaction recieved by CDU'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Number of memory write trasnaction recieved'
        NAME: cnt
        WIDTH: 64
    NAME: cdu_wr_txn_cntr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'Stat counters - Number of DVM trasnaction recieved by CDU'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Number of memory DVM trasnaction recieved'
        NAME: cnt
        WIDTH: 64
    NAME: cdu_dvm_txn_cntr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'Stat counters - Number of memory Read request Issued'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Number of memory read request sent to HCA'
        NAME: cnt
        WIDTH: 64
    NAME: cdu_hbm_mrd_cntr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'Stat counters - Number of memory write request Issued'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Number of memory write request sent to HCA'
        NAME: cnt
        WIDTH: 64
    NAME: cdu_hbm_mwr_cntr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'Stat counters - Number of memory Read request Issued'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Number of memory read request sent to DCA'
        NAME: cnt
        WIDTH: 64
    NAME: cdu_ddr_mrd_cntr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'Stat counters - Number of memory write request Issued'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Number of memory write request sent to DCA'
        NAME: cnt
        WIDTH: 64
    NAME: cdu_ddr_mwr_cntr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'Stat counters - Number of snoop request Issued'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Number of snoop request Issued'
        NAME: cnt
        WIDTH: 64
    NAME: cdu_snp_cntr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Stash DIR-EVT counters
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Number of DIR-EVT isssed'
        NAME: cnt
        WIDTH: 64
    NAME: cdu_stash_devt_cntr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Stash data register
    ENTRIES: 32
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Stash entry data = {addr, prv, vld}
                                            entry selected using regs cdu_dstruct_acc_ctrl
                                           
        NAME: val
        WIDTH: 64
    NAME: cdu_debug_stash_data
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: hash table data register
    ENTRIES: 2048
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            hash table entry (one way)
                                            consists of 4 cells {tag,prv,vld}
                                            entry selected using regs cdu_dstruct_acc_ctrl
                                           
        NAME: val
        WIDTH: 132
    NAME: cdu_debug_lkmem_data
XASIZE: 0
