`timescale 1ns / 1ps
module Div2Hz(
 input clk,rst,
	output reg clk_out = 1'b0
    );

	reg [2:0] counter =3'd0;
	
	always @(posedge clk, posedge rst)
	begin
		if (rst)
			begin
				counter<=3'd0;
				clk_out<= 1'b0;
			end
		else
			if (counter==3'd4) //esto genera un clk de  100MHz 
			begin
				counter<=3'd0;
				clk_out <= ~clk_out;
			end
	  else
	   begin
			counter <=counter+1'b1;
		end
	end



endmodule
