// [armdata.js]
// ARM instruction-set data.
//
// [License]
// Public Domain.

// DESCRIPTION
// -----------
//
// These tables can be used for any purpose. The idea is to have an instruction
// database that can be used to generate tables needed by assemblers and disasm
// engines, and also to have data that can be used to generate instruction tables
// for developers.


// INSTRUCTIONS
// ------------
//
// Each instruction definition consists of 5 strings:
//
//   [0] - Instruction name.
//   [1] - Instruction operands.
//   [2] - Instruction operation mode, represents both architecture and encoding.
//   [3] - Instruction opcode (fields separated by '|' character forming 16/32 bits).
//   [4] - Instruction tags - CPU requirements, APSR (read/write), and other metadata.
//
// The definition tries to match ARM manuals, but there are some small changes
// to make the parsing of opcodes easier.


// OPERANDS
// --------
//
// Instruction operands contain standard operand field(s) as defined by ARM
// instruction reference, and also additional metadata that is defined by
// ARM, but in notes section (instead of instruction format section). Additional
// data include:
//
//   - "R?!=HI" - The register cannot be R8..R15 (most T16 instructions).
//   - "R?!=PC" - The register cannot be R15 (PC).
//   - "R?!=SP" - The register cannot be R13 (SP).
//   - "R?!=XX" - The register cannot be R13 (SP) or R15 (PC).
//
// Also, all instructions that use T16 encoding were normalized into 3 operand
// form to make these compatible with T32 and A32 encodings. It was designed
// for convenience. These are easily recognizable as they always share the first
// two operands.
//
// Divergence from ARM Manual:
//   - "Rdn" register (used by T16 encoding) was renamed to Rx to make the table
//     easier to read when multiple instructions follow (register names have the
//     same length)


// METADATA
// --------
//
// The following metadata is used to describe instructions:
//
//   "ARMv??"
///    - Required ARM version:
//       - '+' sign means it's supported by that version and above.
//       - '-' sign means it's deprecated (and discontinued) by that version.
//
//   "ARMv6T2_IF_LOW"
//     - The instruction requires at least ARMv6T2 if both registers are LOW (R0..R7).
//
//   "IT"
//     - Conditional execution block THUMB/THUMB2:
//       - IT=IN means the instruction can be executed inside of IT block (THUMB).
//       - IT=OUT means the instruction can be executed outside of IT block (THUMB).
//       - IT=ANY means the instruction can be executed inside or outside of IT block (THUMB2).
//
//   "APSR"
//     - The instruction reads/writes APSR register:
//       - [N|Z|C|V] - Which flags are read/written
//       - Since most of ARM instructions provide conditional execution the
//         APSR mostly defines APSR writes, as reads are controlled by IT
//         or condition code {cond}, which is part of each instruction.
//
//   "APSR_IF_NOT_PC"
//     - Instruction writes to APSR register only if the destination register
//       is not R15 (PC). In that case APSR is not modified (ARM specific).
//
//   "LSL_3_IF_SP"
//     - If the destination register is SP the only possible shift type is LSL
//       and the shift constant can be only contain values from 0 to 3, inclusive.
//
//   "UNPRED_COMPLEX"
//     - The instruction has complex rules for unpredictability (TODO, should be fixed).
//
//   "UNPRED_IF_ALL_LOW"
//     - At least one register must be HI reg (R8..R15) or the instruction is UNPREDICTABLE.
//
//   "T16_LDM"
//     - Writeback is enabled if Rn is specified also in RList (T16).
//
//   "T32_LDM"
//     - RList mask is restricted, can contain one of R15|R14 and requires at least 2
//       registers to be present.

// TODO: MISSING/REVIEW:
//   cdp
//   cdp2
//   chka
//   cps
//   enterx
//   leavex
//   HB, HBL, HBLP, HBP
//   ldc / ldc2
//   MCR / MCR2
//   MCRR / MCRR2
//   MRC / MRC2
//   MRRC / MRRC2
//   ADD 'mov' with shift spec.
//   RFE
//   SMC
//   SRS
//   STC / SRC2
//   SUBS PC, LR

(function($export, $as) {
"use strict";

$export[$as] = {
  architectures: [
    "T16",
    "T32",
    "A32",
    "A64"
  ],

  features: [
    "ARMv4",
    "ARMv4T",
    "ARMv5T",
    "ARMv5TE",
    "ARMv6",
    "ARMv6K",
    "ARMv6T2",
    "ARMv7",
    "ARMv8",
    "ARMv8_1",
    "ARMv8_2",

    "CRC32",
    "IDIVA",
    "IDIVT",
    "SECURITY"
  ],

  registers: {
    "w"   : { kind: "gp" , any: "w", names: ["w0-31"] },
    "x"   : { kind: "gp" , any: "x", names: ["x0-31"] },
    "s"   : { kind: "vfp", any: "s", names: ["s0-31"] },
    "d"   : { kind: "vfp", any: "d", names: ["d0-31"] },
    "v"   : { kind: "vfp", any: "v", names: ["v0-31"] }
  },

  instructions: [
    ["adc"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0101|Rm:3|Rx:3"                               , "ARMv4T+  IT=IN"],
    ["adcs"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0101|Rm:3|Rx:3"                               , "ARMv4T+  IT=OUT N=W Z=W C=W V=W APSR_IF_NOT_PC"],
    ["adc"              , "Rd!=XX, Rn!=XX, #ImmA"                      , "T32", "11110|ImmA:1|0|1010|0|Rn|0|ImmA:3|Rd|ImmA:8"         , "ARMv6T2+ IT=ANY"],
    ["adcs"             , "Rd!=XX, Rn!=XX, #ImmA"                      , "T32", "11110|ImmA:1|0|1010|1|Rn|0|ImmA:3|Rd|ImmA:8"         , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W APSR_IF_NOT_PC"],
    ["adc"              , "Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"      , "T32", "1110101|1010|0|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"    , "ARMv6T2+ IT=ANY"],
    ["adcs"             , "Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"      , "T32", "1110101|1010|1|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"    , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W APSR_IF_NOT_PC"],
    ["add"              , "Rx!=HI, Rx!=HI, #ImmZ"                      , "T16", "00110|Rx:3|ImmZ:8"                                   , "ARMv4T+  IT=IN"],
    ["adds"             , "Rx!=HI, Rx!=HI, #ImmZ"                      , "T16", "00110|Rx:3|ImmZ:8"                                   , "ARMv4T+  IT=OUT N=W Z=W C=W V=W"],
    ["add"              , "Rd!=HI, Rn!=HI, #ImmZ"                      , "T16", "000111|0|ImmZ:3|Rn:3|Rd:3"                           , "ARMv4T+  IT=IN"],
    ["adds"             , "Rd!=HI, Rn!=HI, #ImmZ"                      , "T16", "000111|0|ImmZ:3|Rn:3|Rd:3"                           , "ARMv4T+  IT=OUT N=W Z=W C=W V=W"],
    ["add"              , "Rd!=HI, Rn!=HI, Rm!=HI"                     , "T16", "000110|0|Rm:3|Rn:3|Rd:3"                             , "ARMv4T+  IT=IN"],
    ["adds"             , "Rd!=HI, Rn!=HI, Rm!=HI"                     , "T16", "000110|0|Rm:3|Rn:3|Rd:3"                             , "ARMv4T+  IT=OUT N=W Z=W C=W V=W"],
    ["add"              , "Rx!=XX, Rx!=XX, Rm!=XX"                     , "T16", "010001|00|Rx:1|Rm:4|Rx:3"                            , "ARMv4T+  IT=IN  ARMv6T2_IF_LOW"],
    ["add"              , "Rx==SP, Rx==SP, #ImmZ*4"                    , "T16", "1011|00000|ImmZ:7"                                   , "ARMv4T+  IT=ANY"],
    ["add"              , "Rd!=SP, Rn==SP, #ImmZ*4"                    , "T16", "10101|Rd:3|ImmZ:8"                                   , "ARMv4T+  IT=ANY"],
    ["add"              , "Rx, SP, Rx"                                 , "T16", "010001|00|Rdm:1|1101|Rx:3"                           , "ARMv4T+  IT=ANY"],
    ["add"              , "Rx==SP, Rx==SP, Rm"                         , "T16", "010001|00|1|Rm:4|101"                                , "ARMv4T+  IT=ANY"],
    ["add"              , "Rd!=XX, Rn!=PC, #ImmZ"                      , "T32", "11110|ImmZ:1|1|0000|0|Rn|0|ImmZ:3|Rd|ImmZ:8"         , "ARMv6T2+ IT=ANY"],
    ["add"              , "Rd!=XX, Rn!=PC, #ImmA"                      , "T32", "11110|ImmA:1|0|1000|0|Rn|0|ImmA:3|Rd|ImmA:8"         , "ARMv6T2+ IT=ANY"],
    ["adds"             , "Rd!=XX, Rn!=PC, #ImmA"                      , "T32", "11110|ImmA:1|0|1000|1|Rn|0|ImmA:3|Rd|ImmA:8"         , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W"],
    ["add"              , "Rd!=XX, Rn!=PC, Rm!=XX, {Type #Shift}"      , "T32", "1110101|1000|0|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"    , "ARMv6T2+ IT=ANY"],
    ["adds"             , "Rd!=XX, Rn!=PC, Rm!=XX, {Type #Shift}"      , "T32", "1110101|1000|1|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"    , "ARMv6T2+ IT=ANY"],
    ["add"              , "Rd!=PC, Rn==SP, #ImmZ"                      , "T32", "11110|ImmZ:1|1|0000|0|1101|0|ImmZ:3|Rd|ImmZ:8"       , "ARMv6T2+ IT=ANY"],
    ["add"              , "Rd!=PC, Rn==SP, #ImmA"                      , "T32", "11110|ImmA:1|0|1000|0|1101|0|ImmA:3|Rd|ImmA:8"       , "ARMv6T2+ IT=ANY"],
    ["adds"             , "Rd!=PC, Rn==SP, #ImmA"                      , "T32", "11110|ImmA:1|0|1000|1|1101|0|ImmA:3|Rd|ImmA:8"       , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W"],
    ["add"              , "Rd!=PC, Rn==SP, Rm!=XX, {Type #Shift}"      , "T32", "11101|011000|0|1101|0|Shift:3|Rd|Shift:2|Type:2|Rm"  , "ARMv6T2+ IT=ANY LSL_3_IF_SP"],
    ["adds"             , "Rd!=PC, Rn==SP, Rm!=XX, {Type #Shift}"      , "T32", "11101|011000|1|1101|0|Shift:3|Rd|Shift:2|Type:2|Rm"  , "ARMv6T2+ IT=ANY LSL_3_IF_SP"],
    ["adr"              , "Rd!=HI, RelZ*4"                             , "T16", "10100|Rd:3|RelZ:8"                                   , "ARMv4T+  IT=ANY ADD=1"],
    ["adr"              , "Rd!=XX, RelZ"                               , "T32", "11110|RelZ:1|10000|0|1111|0|RelZ:3|Rd|RelZ:8"        , "ARMv6T2+ IT=ANY ADD=1"],
    ["adr"              , "Rd!=XX, RelZ"                               , "T32", "11110|RelZ:1|10101|0|1111|0|RelZ:3|Rd|RelZ:8"        , "ARMv6T2+ IT=ANY ADD=0"],
    ["and"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0000|Rm:3|Rx:3"                               , "ARMv4T+  IT=IN"],
    ["ands"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0000|Rm:3|Rx:3"                               , "ARMv4T+  IT=OUT N=W Z=W"],
    ["and"              , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|1010|0|Rn|0|ImmC:3|Rd|ImmC:8"         , "ARMv6T2+ IT=ANY"],
    ["ands"             , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|1010|1|Rn|0|ImmC:3|Rd|ImmC:8"         , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W APSR_IF_NOT_PC"],
    ["and"              , "Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"      , "T32", "1110101|0000|0|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"    , "ARMv6T2+ IT=ANY"],
    ["ands"             , "Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"      , "T32", "1110101|0000|1|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"    , "ARMv6T2+ IT=ANY N=W Z=W C=W"],
    ["asr"              , "Rd!=HI, Rm!=HI, #Shift"                     , "T16", "00010|Shift:5|Rm:3|Rd:3"                             , "ARMv4T+  IT=IN"],
    ["asrs"             , "Rd!=HI, Rm!=HI, #Shift"                     , "T16", "00010|Shift:5|Rm:3|Rd:3"                             , "ARMv4T+  IT=OUT N=W Z=W C=W"],
    ["asr"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0100|Rm:3|Rx:3"                               , "ARMv4T+  IT=IN"],
    ["asrs"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0100|Rm:3|Rx:3"                               , "ARMv4T+  IT=OUT N=W Z=W C=W"],
    ["asr"              , "Rd!=XX, Rm!=XX, #Shift"                     , "T32", "1110101|0010|0|1111|0|Shift:3|Rd|Shift:2|10|Rm"      , "ARMv6T2+ IT=ANY"],
    ["asrs"             , "Rd!=XX, Rm!=XX, #Shift"                     , "T32", "1110101|0010|1|1111|0|Shift:3|Rd|Shift:2|10|Rm"      , "ARMv6T2+ IT=ANY N=W Z=W C=W"],

    ["b"                , "Rel*2"                                      , "T16", "1101|Cond|Rel:8"                                     , "ARMv4T+  IT=OUT"],
    ["b"                , "Rel*2"                                      , "T16", "11100|Rel:11"                                        , "ARMv4T+  IT=OUT|LAST"],
    ["b"                , "Rel*2"                                      , "T32", "11110|Rel[19]|Cond|Rel[16:11]|10|J1|0|J2|Rel[10:0]"  , "ARMv6T2+ IT=OUT"],
    ["b"                , "Rel*2"                                      , "T32", "11110|Rel[23]|     Rel[20:11]|10|J1|1|J2|Rel[10:0]"  , "ARMv6T2+ IT=OUT|LAST"],
    ["bfc"              , "Rd!=XX, #LSB, #Width"                       , "T32", "1111001|1011|0|1111|0|LSB:3|Rd|LSB:2|0|Width:5"      , "ARMv6T2+ IT=ANY"],
    ["bfi"              , "Rd!=XX, Rn!=XX, #LSB, #Width"               , "T32", "1111001|1011|0|Rn|0|LSB:3|Rd|LSB:2|0|Width:5"        , "ARMv6T2+ IT=ANY"],
    ["bic"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|1110|Rm:3|Rx:3"                               , "ARMv4T+  IT=IN"],
    ["bics"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|1110|Rm:3|Rx:3"                               , "ARMv4T+  IT=OUT N=W Z=W C=W"],
    ["bic"              , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|0001|0|Rn|0|ImmC:3|Rd|ImmC:8"         , "ARMv6T2+ IT=ANY"],
    ["bics"             , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|0001|1|Rn|0|ImmC:3|Rd|ImmC:8"         , "ARMv6T2+ IT=ANY N=W Z=W C=W"],
    ["bic"              , "Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"      , "T32", "11101|01|0001|0|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"   , "ARMv6T2+ IT=ANY"],
    ["bics"             , "Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"      , "T32", "11101|01|0001|1|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"   , "ARMv6T2+ IT=ANY N=W Z=W C=W"],
    ["bkpt"             , "#ImmZ"                                      , "T16", "101111|10|ImmZ:8"                                    , "ARMv5T+  IT=UNCOND"],
    ["bl"               , "Rel*2"                                      , "T32", "11110|Rel[23]|Rel[20:11]|11|J1|1|J2|Rel[10:0]"       , "ARMv4T+  IT=OUT|LAST"],
    ["blx"              , "Rm!=PC"                                     , "T16", "010001|11|1|Rm:4|000"                                , "ARMv5T+  IT=OUT|LAST"],
    ["blx"              , "Rel*4"                                      , "T32", "11110|Rel[22]|Rel[19:10]|11|J1|0|J2|Rel[9:0]|0"      , "ARMv4T+  IT=OUT|LAST"],
    ["bx"               , "Rm"                                         , "T16", "010001|11|0|Rm:4|000"                                , "ARMv4T+  IT=OUT|LAST"],
    ["bxj"              , "Rm!=XX"                                     , "T32", "11110|0|1111|00|Rm|1000|1111|00000000"               , "ARMv6T2+ IT=OUT|LAST"],

    ["cbz"              , "Rn!=HI, RelZ*2"                             , "T16", "101100|RelZ:1|1|RelZ:5|Rn:3"                         , "ARMv6T2+ IT=OUT"],
    ["cbnz"             , "Rn!=HI, RelZ*2"                             , "T16", "101110|RelZ:1|1|RelZ:5|Rn:3"                         , "ARMv6T2+ IT=OUT"],
    ["clrex"            , ""                                           , "T32", "11110|0|1110|11|1111|1000|1111|0010|1111"            , "ARMv7+   IT=ANY"],
    ["clz"              , "Rd!=XX, Rm!=XX"                             , "T32", "11111|0|1010|11|Rm|1111|Rd|1000|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["cmn"              , "Rn!=HI, Rm!=HI"                             , "T16", "010000|1011|Rm:3|Rn:3"                               , "ARMv4T+  IT=ANY N=W Z=W C=W V=W"],
    ["cmn"              , "Rn!=PC, #ImmA"                              , "T32", "11110|ImmA:1|0|1000|1|Rn|0|ImmA:3|1111|ImmA:8"       , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W"],
    ["cmn"              , "Rn!=PC, Rm!=XX, {Type #Shift}"              , "T32", "11101|01|1000|1|Rn|0|Shift:3|1111|Shift:2|Type:2|Rm" , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W"],
    ["cmp"              , "Rn!=HI, #ImmZ"                              , "T16", "00101|Rn:3|ImmZ:8"                                   , "ARMv4T+  IT=ANY N=W Z=W C=W V=W"],
    ["cmp"              , "Rn!=HI, Rm!=HI"                             , "T16", "010000|1010|Rm:3|Rn:3"                               , "ARMv4T+  IT=ANY N=W Z=W C=W V=W"],
    ["cmp"              , "Rn!=HI, Rm!=HI"                             , "T16", "010000|1010|Rm:3|Rn:3"                               , "ARMv4T+  IT=ANY N=W Z=W C=W V=W"],
    ["cmp"              , "Rn!=PC, Rm!=PC"                             , "T16", "010001|01|Rn:1|Rm:4|Rn:3"                            , "ARMv4T+  IT=ANY N=W Z=W C=W V=W UNPRED_IF_ALL_LOW"],
    ["cmp"              , "Rn!=PC, #ImmA"                              , "T32", "11110|ImmA:1|0|1101|1|Rn|0|ImmA:3|1111|ImmA:8"       , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W"],
    ["cmp"              , "Rn!=PC, Rm!=XX, {Type #Shift}"              , "T32", "11101|01|1101|1|Rn|0|Shift:3|1111|Shift:2|Type:2|Rm" , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W"],

    ["dbg"              , "#ImmZ"                                      , "T32", "11110|01|1101|0|1111|1000|0000|1111|ImmZ:4"          , "ARMv6T2+ IT=ANY"],
    ["dmb"              , "#ImmZ"                                      , "T32", "11110|01|1101|1|1111|1000|1111|0101|ImmZ:4"          , "ARMv7+   IT=ANY"],
    ["dsb"              , "#ImmZ"                                      , "T32", "11110|01|1101|1|1111|1000|1111|0100|ImmZ:4"          , "ARMv7+   IT=ANY"],

    ["eor"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0001|Rm:3|Rx:3"                               , "ARMv4T+  IT=IN"],
    ["eors"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0001|Rm:3|Rx:3"                               , "ARMv4T+  IT=OUT N=W Z=W C=W"],
    ["eor"              , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|0100|0|Rn|0|ImmC:3|Rd|ImmC:8"         , "ARMv6T2+ IT=ANY"],
    ["eors"             , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|0100|1|Rn|0|ImmC:3|Rd|ImmC:8"         , "ARMv6T2+ IT=ANY N=W Z=W C=W"],
    ["eor"              , "Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"      , "T32", "11101|01|0100|0|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"   , "ARMv6T2+ IT=ANY"],
    ["eors"             , "Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"      , "T32", "11101|01|0100|1|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"   , "ARMv6T2+ IT=ANY N=W Z=W C=W"],

    ["it{x}{y}{z}"      , "#FirstCond!=15"                             , "T16", "101111|11|FirstCond:4|Mask:4"                        , "ARMv6T2+ IT=OUT"],

    ["ldm"              , "[Rn!=HI]{!}, RList"                         , "T16", "11001|Rn:3|RList:8"                                  , "ARMv4T+  IT=ANY T16_LDM"],
    ["ldm"              , "[Rn!=PC]{!}, RList"                         , "T32", "11101|00|010|W|1|Rn|RList[15:14]|0|RList[12:0]"      , "ARMv6T2+ IT=ANY T32_LDM"],
    ["ldmdb"            , "[Rn!=PC]{!}, RList"                         , "T32", "11101|00|100|W|1|Rn|RList[15:14]|0|RList[12:0]"      , "ARMv6T2+ IT=ANY T32_LDM"],
    ["ldr"              , "Rt!=HI, [Rn!=HI, {#ImmZ * 4}]"              , "T16", "01101|ImmZ:5|Rn:3|Rt:3"                              , "ARMv4T+  IT=ANY"],
    ["ldr"              , "Rt!=HI, [Rn!=HI, Rm!=HI]"                   , "T16", "01011|00|Rm:3|Rn:3|Rt:3"                             , "ARMv4T+  IT=ANY"],
    ["ldr"              , "Rt!=HI, [SP, {#ImmZ * 4}]"                  , "T16", "10011|Rt:3|ImmZ:8"                                   , "ARMv4T+  IT=ANY"],
    ["ldr"              , "Rt!=HI, RelZ*4"                             , "T16", "01001|Rt:3|RelZ:8"                                   , "ARMv6T2+ IT=ANY"],
    ["ldr"              , "Rt, [Rn!=PC, {#ImmZ}]"                      , "T32", "11111|00|0110|1|Rn|Rt|ImmZ:12"                       , "ARMv6T2+ IT=ANY"],
    ["ldr"              , "Rt, [Rn!=PC, {#+/-ImmZ}]{!}"                , "T32", "11111|00|0010|1|Rn|Rt|1|P|U|W|ImmZ:8"                , "ARMv6T2+ IT=ANY"],
    ["ldr"              , "Rt, Rel"                                    , "T32", "11111|000|U|101|1111|Rt|Rel:12"                      , "ARMv6T2+ IT=ANY"],
    ["ldr"              , "Rt, [Rn!=PC, Rm!=XX, {LSL #Shift}]"         , "T32", "11111|00|0010|1|Rn|Rt|0|00000|Shift:2|Rm"            , "ARMv6T2+ IT=ANY"],
    ["ldrb"             , "Rt!=HI, [Rn!=HI, {#ImmZ * 4}]"              , "T16", "01111|ImmZ:5|Rn:3|Rt:3"                              , "ARMv4T+  IT=ANY"],
    ["ldrb"             , "Rt!=HI, [Rn!=HI, Rm!=HI]"                   , "T16", "0101110|Rm:3|Rn:3|Rt:3"                              , "ARMv4T+  IT=ANY"],
    ["ldrb"             , "Rt!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|0100|1|Rn|Rt|ImmZ:12"                       , "ARMv6T2+ IT=ANY"],
    ["ldrb"             , "Rt!=XX, [Rn!=PC, {#+/-ImmZ}]{!}"            , "T32", "11111|00|0000|1|Rn|Rt|1|P|U|W|ImmZ:8"                , "ARMv6T2+ IT=ANY"],
    ["ldrb"             , "Rt!=XX, Rel"                                , "T32", "11111|000|U|001|1111|Rt|Rel:12"                      , "ARMv6T2+ IT=ANY"],
    ["ldrb"             , "Rt!=XX, [Rn!=PC, Rm!=XX, {LSL #Shift}]"     , "T32", "11111|00|0000|1|Rn|Rt|0|00000|Shift:2|Rm"            , "ARMv6T2+ IT=ANY"],
    ["ldrbt"            , "Rt!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|0000|1|Rn|Rt|1110|ImmZ:8"                   , "ARMv6T2+ IT=ANY"],
    ["ldrd"             , "Rt!=XX, Rt2!=XX, [Rn!=PC, {#+/-ImmZ}]{!}"   , "T32", "11101|00|P|U|1|W|1|Rn|Rt|Rt2|ImmZ:8"                 , "ARMv6T2+ IT=ANY"],
    ["ldrd"             , "Rt!=XX, Rt2!=XX, Rel*4"                     , "T32", "11101|00|P|U|1|0|1|1111|Rt|Rt2|Rel:8"                , "ARMv6T2+ IT=ANY"],
    ["ldrex"            , "Rt!=XX, [Rn!=PC, ImmZ*4]"                   , "T32", "11101|00|0010|1|Rn|Rt|1111|ImmZ:8"                   , "ARMv6T2+ IT=ANY"],
    ["ldrexb"           , "Rt!=XX, [Rn!=PC]"                           , "T32", "11101|00|0110|1|Rn|Rt|1111|0100|1111"                , "ARMv7+   IT=ANY"],
    ["ldrexd"           , "Rt!=XX, Rt2!=XX, [Rn!=PC]"                  , "T32", "11101|00|0110|1|Rn|Rt|Rt2 |0111|1111"                , "ARMv7+   IT=ANY"],
    ["ldrexh"           , "Rt!=XX, [Rn!=PC]"                           , "T32", "11101|00|0110|1|Rn|Rt|1111|0101|1111"                , "ARMv7+   IT=ANY"],
    ["ldrh"             , "Rt!=HI, [Rn!=HI, {#ImmZ * 4}]"              , "T16", "10001|ImmZ:5|Rn:3|Rt:3"                              , "ARMv4T+  IT=ANY"],
    ["ldrh"             , "Rt!=HI, [Rn!=HI, Rm!=HI]"                   , "T16", "0101101|Rm:3|Rn:3|Rt:3"                              , "ARMv4T+  IT=ANY"],
    ["ldrh"             , "Rt!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|0101|1|Rn|Rt|ImmZ:12"                       , "ARMv6T2+ IT=ANY"],
    ["ldrh"             , "Rt!=XX, [Rn!=PC, {#+/-ImmZ}]{!}"            , "T32", "11111|00|0001|1|Rn|Rt|1|P|U|W|ImmZ:8"                , "ARMv6T2+ IT=ANY"],
    ["ldrh"             , "Rt!=XX, Rel"                                , "T32", "11111|000|U|011|1111|Rt|Rel:12"                      , "ARMv6T2+ IT=ANY"],
    ["ldrh"             , "Rt!=XX, [Rn!=PC, Rm!=XX, {LSL #Shift}]"     , "T32", "11111|00|0001|1|Rn|Rt|0|00000|Shift:2|Rm"            , "ARMv6T2+ IT=ANY"],
    ["ldrht"            , "Rt!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|0001|1|Rn|Rt|1110|ImmZ:8"                   , "ARMv6T2+ IT=ANY"],
    ["ldrsb"            , "Rt!=HI, [Rn!=HI, Rm!=HI]"                   , "T16", "0101011|Rm:3|Rn:3|Rt:3"                              , "ARMv4T+  IT=ANY"],
    ["ldrsb"            , "Rt!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|1100|1|Rn|Rt|ImmZ:12"                       , "ARMv6T2+ IT=ANY"],
    ["ldrsb"            , "Rt!=XX, [Rn!=PC, {#+/-ImmZ}]{!}"            , "T32", "11111|00|1000|1|Rn|Rt|1|P|U|W|ImmZ:8"                , "ARMv6T2+ IT=ANY"],
    ["ldrsb"            , "Rt!=XX, Rel"                                , "T32", "11111|001|U|001|1111|Rt|Rel:12"                      , "ARMv6T2+ IT=ANY"],
    ["ldrsb"            , "Rt!=XX, [Rn!=PC, Rm!=XX, {LSL #Shift}]"     , "T32", "11111|00|1000|1|Rn|Rt|0|00000|Shift:2|Rm"            , "ARMv6T2+ IT=ANY"],
    ["ldrsbt"           , "Rt!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|1000|1|Rn|Rt|1110|ImmZ:8"                   , "ARMv6T2+ IT=ANY"],
    ["ldrsh"            , "Rt!=HI, [Rn!=HI, Rm!=HI]"                   , "T16", "0101111|Rm:3|Rn:3|Rt:3"                              , "ARMv4T+  IT=ANY"],
    ["ldrsh"            , "Rt!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|1101|1|Rn|Rt|ImmZ:12"                       , "ARMv6T2+ IT=ANY"],
    ["ldrsh"            , "Rt!=XX, [Rn!=PC, {#+/-ImmZ}]{!}"            , "T32", "11111|00|1001|1|Rn|Rt|1|P|U|W|ImmZ:8"                , "ARMv6T2+ IT=ANY"],
    ["ldrsh"            , "Rt!=XX, Rel"                                , "T32", "11111|001|U|011|1111|Rt|Rel:12"                      , "ARMv6T2+ IT=ANY"],
    ["ldrsh"            , "Rt!=XX, [Rn!=PC, Rm!=XX, {LSL #Shift}]"     , "T32", "11111|00|1001|1|Rn|Rt|0|00000|Shift:2|Rm"            , "ARMv6T2+ IT=ANY"],
    ["ldrsht"           , "Rt!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|1001|1|Rn|Rt|1110|ImmZ:8"                   , "ARMv6T2+ IT=ANY"],
    ["ldrt"             , "Rt!=XX, [Rn!=PC, {#ImmZ}]"                  , "T32", "11111|00|0010|1|Rn|Rt|1110|ImmZ:8"                   , "ARMv6T2+ IT=ANY"],
    ["lsl"              , "Rd!=HI, Rm!=HI, #Shift"                     , "T16", "00000|Shift:5|Rm:3|Rd:3"                             , "ARMv4T+  IT=IN"],
    ["lsls"             , "Rd!=HI, Rm!=HI, #Shift"                     , "T16", "00000|Shift:5|Rm:3|Rd:3"                             , "ARMv4T+  IT=OUT N=W Z=W C=W"],
    ["lsl"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0010|Rm:3|Rx:3"                               , "ARMv4T+  IT=IN"],
    ["lsls"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0010|Rm:3|Rx:3"                               , "ARMv4T+  IT=OUT N=W Z=W C=W"],
    ["lsl"              , "Rd!=XX, Rm!=XX, #Shift"                     , "T32", "11101|01|0000|0|1111|0|Shift:3|Rd|Shift:2|10|Rm"     , "ARMv6T2+ IT=ANY"],
    ["lsls"             , "Rd!=XX, Rm!=XX, #Shift"                     , "T32", "11101|01|0000|1|1111|0|Shift:3|Rd|Shift:2|10|Rm"     , "ARMv6T2+ IT=ANY N=W Z=W C=W"],
    ["lsl"              , "Rd!=XX, Rm!=XX, #Shift"                     , "T32", "11101|01|0010|0|1111|0|Shift:3|Rd|Shift:2|00|Rm"     , "ARMv6T2+ IT=ANY"],
    ["lsls"             , "Rd!=XX, Rm!=XX, #Shift"                     , "T32", "11101|01|0010|1|1111|0|Shift:3|Rd|Shift:2|00|Rm"     , "ARMv6T2+ IT=ANY"],
    ["lsl"              , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0000|0|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["lsls"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11101|01|0000|1|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["lsr"              , "Rd!=HI, Rm!=HI, #Shift"                     , "T16", "00001|Shift:5|Rm:3|Rd:3"                             , "ARMv4T+  IT=IN"],
    ["lsrs"             , "Rd!=HI, Rm!=HI, #Shift"                     , "T16", "00001|Shift:5|Rm:3|Rd:3"                             , "ARMv4T+  IT=OUT N=W Z=W C=W"],
    ["lsr"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0011|Rm:3|Rx:3"                               , "ARMv4T+  IT=IN"],
    ["lsrs"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0011|Rm:3|Rx:3"                               , "ARMv4T+  IT=OUT N=W Z=W C=W"],
    ["lsr"              , "Rd!=XX, Rm!=XX, #Shift"                     , "T32", "11101|01|0001|0|1111|0|Shift:3|Rd|Shift:2|10|Rm"     , "ARMv6T2+ IT=ANY"],
    ["lsrs"             , "Rd!=XX, Rm!=XX, #Shift"                     , "T32", "11101|01|0001|1|1111|0|Shift:3|Rd|Shift:2|10|Rm"     , "ARMv6T2+ IT=ANY N=W Z=W C=W"],
    ["lsr"              , "Rd!=XX, Rm!=XX, #Shift"                     , "T32", "11101|01|0010|0|1111|0|Shift:3|Rd|Shift:2|01|Rm"     , "ARMv6T2+ IT=ANY"],
    ["lsrs"             , "Rd!=XX, Rm!=XX, #Shift"                     , "T32", "11101|01|0010|1|1111|0|Shift:3|Rd|Shift:2|01|Rm"     , "ARMv6T2+ IT=ANY"],
    ["lsr"              , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0001|0|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["lsrs"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11101|01|0001|1|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY"],

    ["isb"              , "#ImmZ"                                      , "T32", "11110|01|1101|1|1111|1000|1111|0110|ImmZ:4"          , "ARMv7+   IT=ANY"],

    ["mla"              , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1000|0|Rn|Ra|Rd|0000|Rm"                    , "ARMv6T2+ IT=ANY"],
    ["mls"              , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1000|0|Rn|Ra|Rd|0001|Rm"                    , "ARMv6T2+ IT=ANY"],
    ["mov"              , "Rd!=HI, ImmZ"                               , "T16", "00100|Rd:3|ImmZ:8"                                   , "ARMv4T+  IT=IN"],
    ["movs"             , "Rd!=HI, ImmZ"                               , "T16", "00100|Rd:3|ImmZ:8"                                   , "ARMv4T+  IT=OUT N=W Z=W C=W"],
    ["mov"              , "Rd, Rm"                                     , "T16", "01000110|Rd:1|Rm:4|Rd:3"                             , "ARMv4T+  IT=IN  ARMv6T2_IF_LOW"],
    ["movs"             , "Rd!=HI, Rm!=HI"                             , "T16", "0000000000|Rm:3|Rd:3"                                , "ARMv4T+  IT=OUT N=W Z=W C=W"],
    ["mov"              , "Rd!=XX, ImmC"                               , "T32", "11110|ImmC:1|0|0010|0|1111|0|ImmC:3|Rd|ImmC:8"       , "ARMv6T2+ IT=ANY"],
    ["movs"             , "Rd!=XX, ImmC"                               , "T32", "11110|ImmC:1|0|0010|1|1111|0|ImmC:3|Rd|ImmC:8"       , "ARMv6T2+ IT=ANY N=W Z=W C=W"],
    ["mov"              , "Rd!=PC, Rm"                                 , "T32", "11101|01|0010|0|1111|0000|Rd|0000|Rm"                , "ARMv6T2+ IT=ANY UNPRED_COMPLEX"],
    ["movs"             , "Rd!=XX, Rm"                                 , "T32", "11101|01|0010|1|1111|0000|Rd|0000|Rm"                , "ARMv6T2+ IT=ANY UNPRED_COMPLEX"],
    ["movt"             , "Rd!=XX, ImmZ"                               , "T32", "11110|ImmZ:1|1|0110|0|ImmZ:4|0|ImmZ:3|Rd|ImmZ:8"     , "ARMv6T2+ IT=ANY"],
    ["movw"             , "Rd!=XX, ImmZ"                               , "T32", "11110|ImmZ:1|1|0010|0|ImmZ:4|0|ImmZ:3|Rd|ImmZ:8"     , "ARMv6T2+ IT=ANY"],
    ["mrs"              , "Rd!=XX, APSR"                               , "T32", "11110|01|1111|0|1111|1000|Rd|00000000"               , "ARMv6T2+ IT=ANY"],
    ["msr"              , "APSR.Mask, Rn!=PC"                          , "T32", "11110|01|1100|0|Rn|1100|Mask:2|00|00000000"          , "ARMv6T2+ IT=ANY"],
    ["mul"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|1101|Rm:3|Rx:3"                               , "ARMv4T+  IT=IN"],
    ["muls"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|1101|Rm:3|Rx:3"                               , "ARMv4T+  IT=OUT N=W Z=W C=W"],
    ["mul"              , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1000|0|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["mvn"              , "Rd!=HI, Rn!=HI"                             , "T16", "010000|1111|Rm:3|Rd:3"                               , "ARMv4T+  IT=IN"],
    ["mvns"             , "Rd!=HI, Rn!=HI"                             , "T16", "010000|1111|Rm:3|Rd:3"                               , "ARMv4T+  IT=OUT N=W Z=W C=W"],
    ["mvn"              , "Rd!=XX, Rm!=XX, {Type #Shift}"              , "T32", "11101|01|0011|0|1111|0|Shift:3|Rd|Shift:2|Type:2|Rm" , "ARMv6T2+ IT=ANY"],
    ["mvns"             , "Rd!=XX, Rm!=XX, {Type #Shift}"              , "T32", "11101|01|0011|1|1111|0|Shift:3|Rd|Shift:2|Type:2|Rm" , "ARMv6T2+ IT=ANY N=W Z=W C=W"],
    ["mvn"              , "Rd!=XX, #ImmC"                              , "T32", "11110|ImmC:1|0|0011|0|1111|0|ImmC:3|Rd|ImmC:8"       , "ARMv6T2+ IT=ANY"],
    ["mvns"             , "Rd!=XX, #ImmC"                              , "T32", "11110|ImmC:1|0|0011|1|1111|0|ImmC:3|Rd|ImmC:8"       , "ARMv6T2+ IT=ANY N=W Z=W C=W"],

    ["nop"              , ""                                           , "T16", "1011|1111|0000|0000"                                 , "ARMv6T2+ IT=ANY"],
    ["nop"              , ""                                           , "T32", "11110|01|1101|0|1111|1000|0000|00000000"             , "ARMv6T2+ IT=ANY"],

    ["orn"              , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|0011|0|Rn|0|ImmC:3|Rd|ImmC:8"         , "ARMv6T2+ IT=ANY"],
    ["orns"             , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|0011|1|Rn|0|ImmC:3|Rd|ImmC:8"         , "ARMv6T2+ IT=ANY N=W Z=W C=W"],
    ["orn"              , "Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"      , "T32", "11101|01|0011|0|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"   , "ARMv6T2+ IT=ANY"],
    ["orns"             , "Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"      , "T32", "11101|01|0011|1|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"   , "ARMv6T2+ IT=ANY N=W Z=W C=W"],
    ["orr"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|1100|Rm:3|Rx:3"                               , "ARMv4T+  IT=IN"],
    ["orrs"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|1100|Rm:3|Rx:3"                               , "ARMv4T+  IT=OUT N=W Z=W C=W"],
    ["orr"              , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|0010|0|Rn|0|ImmC:3|Rd|ImmC:8"         , "ARMv6T2+ IT=ANY"],
    ["orrs"             , "Rd!=XX, Rn!=XX, #ImmC"                      , "T32", "11110|ImmC:1|0|0010|1|Rn|0|ImmC:3|Rd|ImmC:8"         , "ARMv6T2+ IT=ANY N=W Z=W C=W"],
    ["orr"              , "Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"      , "T32", "11101|01|0010|0|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"   , "ARMv6T2+ IT=ANY"],
    ["orrs"             , "Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"      , "T32", "11101|01|0010|1|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"   , "ARMv6T2+ IT=ANY N=W Z=W C=W"],

    ["pkhbt"            , "Rd!=XX, Rn!=XX, Rm!=XX, {LSL #Shift}"       , "T32", "11101|01|0110|0|Rn|0|Shift:3|Rd|Shift:2|00|Rm"       , "ARMv6T2+ IT=ANY"],
    ["pkhtb"            , "Rd!=XX, Rn!=XX, Rm!=XX, {ASR #Shift}"       , "T32", "11101|01|0110|0|Rn|0|Shift:3|Rd|Shift:2|10|Rm"       , "ARMv6T2+ IT=ANY"],
    ["pld"              , "[Rn!=PC, #ImmZ]"                            , "T32", "11111|00|0100|1|Rn|1111|ImmZ:12"                     , "ARMv6T2+ IT=ANY"],
    ["pldw"             , "[Rn!=PC, #ImmZ]"                            , "T32", "11111|00|0101|1|Rn|1111|ImmZ:12"                     , "ARMv6T2+ IT=ANY"],
    ["pld"              , "[Rn!=PC, #-ImmZ]"                           , "T32", "11111|00|0000|1|Rn|1111|1100|ImmZ:8"                 , "ARMv6T2+ IT=ANY"],
    ["pldw"             , "[Rn!=PC, #-ImmZ]"                           , "T32", "11111|00|0001|1|Rn|1111|1100|ImmZ:8"                 , "ARMv6T2+ IT=ANY"],
    ["pld"              , "[PC, #+/-ImmZ]"                             , "T32", "11111|00|0|U|00|1|1111|1111|ImmZ:12"                 , "ARMv6T2+ IT=ANY"],
    ["pld"              , "[Rn!=PC, Rm!=XX, {LSL #Shift}]"             , "T32", "11111|00|0000|1|Rn|1111|0000|00|Shift:2|Rm"          , "ARMv6T2+ IT=ANY"],
    ["pldw"             , "[Rn!=PC, Rm!=XX, {LSL #Shift}]"             , "T32", "11111|00|0001|1|Rn|1111|0000|00|Shift:2|Rm"          , "ARMv6T2+ IT=ANY"],
    ["pli"              , "[Rn!=PC, #ImmZ]"                            , "T32", "11111|00|1100|1|Rn|1111|ImmZ:12"                     , "ARMv7+   IT=ANY"],
    ["pli"              , "[Rn!=PC, #-ImmZ]"                           , "T32", "11111|00|1000|1|Rn|1111|1100|ImmZ:8"                 , "ARMv7+   IT=ANY"],
    ["pli"              , "[PC, #+/-ImmZ]"                             , "T32", "11111|00|1|U|00|1|1111|1111|ImmZ:12"                 , "ARMv7+   IT=ANY"],
    ["pli"              , "[Rn!=PC, Rm!=XX, {LSL #Shift}]"             , "T32", "11111|00|1000|1|Rn|1111|0000|00|Shift:2|Rm"          , "ARMv7+   IT=ANY"],
    ["pop"              , "RList"                                      , "T16", "1011110|RList[15]|RList[7:0]"                        , "ARMv4T+  IT=ANY"],
    ["pop"              , "RList"                                      , "T32", "11101|00|0101|1|1101|RList[15:14]|0|RList[12:0]"     , "ARMv6T2+ IT=ANY"],
    ["pop"              , "Rd!=SP"                                     , "T32", "11111|00|0010|1|1101|Rt|1011|00000100"               , "ARMv6T2+ IT=ANY"],
    ["push"             , "RList"                                      , "T16", "1011010|RList[14]|RList[7:0]"                        , "ARMv4T+  IT=ANY"],
    ["push"             , "RList"                                      , "T32", "11101|00|0101|0|1101|0|RList[14]|0|RList[12:0]"      , "ARMv6T2+ IT=ANY"],
    ["push"             , "Rd!=XX"                                     , "T32", "11111|00|0010|0|1101|Rt|1101|00000100"               , "ARMv6T2+ IT=ANY"],

    ["qadd"             , "Rd!=XX, Rm!=XX, Rn!=XX"                     , "T32", "11111|01|0100|0|Rn|1111|Rd|1000|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["qadd16"           , "Rd!=XX, Rm!=XX, Rn!=XX"                     , "T32", "11111|01|0100|1|Rn|1111|Rd|0001|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["qadd8"            , "Rd!=XX, Rm!=XX, Rn!=XX"                     , "T32", "11111|01|0100|0|Rn|1111|Rd|0001|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["qasx"             , "Rd!=XX, Rm!=XX, Rn!=XX"                     , "T32", "11111|01|0101|0|Rn|1111|Rd|0001|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["qdadd"            , "Rd!=XX, Rm!=XX, Rn!=XX"                     , "T32", "11111|01|0100|0|Rn|1111|Rd|1001|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["qdsub"            , "Rd!=XX, Rm!=XX, Rn!=XX"                     , "T32", "11111|01|0100|0|Rn|1111|Rd|1011|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["qsax"             , "Rd!=XX, Rm!=XX, Rn!=XX"                     , "T32", "11111|01|0111|0|Rn|1111|Rd|0001|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["qsub"             , "Rd!=XX, Rm!=XX, Rn!=XX"                     , "T32", "11111|01|0100|0|Rn|1111|Rd|1010|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["qsub16"           , "Rd!=XX, Rm!=XX, Rn!=XX"                     , "T32", "11111|01|0110|1|Rn|1111|Rd|0001|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["qsub8"            , "Rd!=XX, Rm!=XX, Rn!=XX"                     , "T32", "11111|01|0110|0|Rn|1111|Rd|0001|Rm"                  , "ARMv6T2+ IT=ANY"],

    ["rbit"             , "Rd!=XX, Rm!=XX"                             , "T32", "11111|01|0100|1|Rm|1111|Rd|1010|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["rev"              , "Rd!=HI, Rm!=HI"                             , "T16", "101110|1000|Rm:3|Rd:3"                               , "ARMv6T+  IT=ANY"],
    ["rev"              , "Rd!=XX, Rm!=XX"                             , "T32", "11111|01|0100|1|Rm|1111|Rd|1000|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["rev16"            , "Rd!=HI, Rm!=HI"                             , "T16", "101110|1001|Rm:3|Rd:3"                               , "ARMv6T+  IT=ANY"],
    ["rev16"            , "Rd!=XX, Rm!=XX"                             , "T32", "11111|01|0100|1|Rm|1111|Rd|1001|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["revsh"            , "Rd!=HI, Rm!=HI"                             , "T16", "101110|1011|Rm:3|Rd:3"                               , "ARMv6T+  IT=ANY"],
    ["revsh"            , "Rd!=XX, Rm!=XX"                             , "T32", "11111|01|0100|1|Rm|1111|Rd|1011|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["ror"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0111|Rm:3|Rx:3"                               , "ARMv4T+  IT=IN"],
    ["rors"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0111|Rm:3|Rx:3"                               , "ARMv4T+  IT=OUT N=W Z=W C=W"],
    ["ror"              , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0011|0|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["rors"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0011|1|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY N=W Z=W C=W"],
    ["ror"              , "Rd!=XX, Rm!=XX, #Shift"                     , "T32", "11101|01|0010|0|1111|0|Shift:3|Rd|Shift:2|11|Rm"     , "ARMv6T2+ IT=ANY"],
    ["rors"             , "Rd!=XX, Rm!=XX, #Shift"                     , "T32", "11101|01|0010|1|1111|0|Shift:3|Rd|Shift:2|11|Rm"     , "ARMv6T2+ IT=ANY N=W Z=W C=W"],
    ["rrx"              , "Rd!=XX, Rm!=XX"                             , "T32", "11101|01|0010|0|1111|0000|Rd|0011|Rm"                , "ARMv6T2+ IT=ANY"],
    ["rrxs"             , "Rd!=XX, Rm!=XX"                             , "T32", "11101|01|0010|1|1111|0000|Rd|0011|Rm"                , "ARMv6T2+ IT=ANY N=W Z=W C=W"],
    ["rsb"              , "Rd!=HI, Rn!=HI, #0"                         , "T16", "010000|1001|Rn:3|Rd:3"                               , "ARMv4T+  IT=IN"],
    ["rsbs"             , "Rd!=HI, Rn!=HI, #0"                         , "T16", "010000|1001|Rn:3|Rd:3"                               , "ARMv4T+  IT=OUT N=W Z=W C=W V=W"],
    ["rsb"              , "Rd!=XX, Rn!=XX, #ImmA"                      , "T32", "11110|ImmA:1|0|1110|0|Rn|0|ImmA:3|Rd|ImmA:8"         , "ARMv6T2+ IT=ANY"],
    ["rsbs"             , "Rd!=XX, Rn!=XX, #ImmA"                      , "T32", "11110|ImmA:1|0|1110|1|Rn|0|ImmA:3|Rd|ImmA:8"         , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W"],
    ["rsb"              , "Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"      , "T32", "11101|01|1110|0|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"   , "ARMv6T2+ IT=ANY"],
    ["rsbs"             , "Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"      , "T32", "11101|01|1110|1|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"   , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W"],

    ["sadd16"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|1|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY GE[3:0]=W"],
    ["sadd8"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|0|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY GE[3:0]=W"],
    ["sasx"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0101|0|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY GE[3:0]=W"],
    ["sbc"              , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0110|Rm:3|Rx:3"                               , "ARMv4T+  IT=IN"],
    ["sbcs"             , "Rx!=HI, Rx!=HI, Rm!=HI"                     , "T16", "010000|0110|Rm:3|Rx:3"                               , "ARMv4T+  IT=OUT N=W Z=W C=W V=W"],
    ["sbc"              , "W:Rd!=XX, Rn!=XX, #ImmA"                    , "T32", "11110|ImmA:1|0|1011|0|Rn|0|ImmA:3|Rd|ImmA:8"         , "ARMv6T2+ IT=ANY"],
    ["sbcs"             , "W:Rd!=XX, Rn!=XX, #ImmA"                    , "T32", "11110|ImmA:1|0|1011|1|Rn|0|ImmA:3|Rd|ImmA:8"         , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W"],
    ["sbc"              , "W:Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"    , "T32", "11101|01|1011|0|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"   , "ARMv6T2+ IT=ANY"],
    ["sbcs"             , "W:Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"    , "T32", "11101|01|1011|1|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"   , "ARMv6T2+ IT=ANY"],
    ["sbfx"             , "W:Rd!=XX, Rn!=XX, #LSB, #Width!=0"          , "T32", "11110|01|1010|0|Rn|0|LSB:3|Rd|LSB:2|0|Width-1:5"     , "ARMv6T2+ IT=ANY"],
    ["sdiv"             , "W:Rd!=XX, Rn!=XX, Rm!=XX"                   , "T32", "11111|01|1100|1|Rn|1111|Rd|1111|Rm"                  , "ARMv7R+  IT=ANY IDIVT"],
    ["sel"              , "W:Rd!=XX, Rn!=XX, Rm!=XX"                   , "T32", "11111|01|0101|0|Rn|1111|Rd|1000|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["setend"           , "#ImmZ"                                      , "T16", "1011|0110|010|1|ImmZ:1|000"                          , "ARMv6+   IT=OUT"],
    ["sev"              , ""                                           , "T16", "1011|1111|0100|0000"                                 , "ARMv6T2+ IT=ANY"],
    ["sev"              , ""                                           , "T32", "11110|01|1101|0|1111|1000|0000|00000000"             , "ARMv6T2+ IT=ANY"],
    ["shadd16"          , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|1|Rn|1111|Rd|0010|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["shadd8"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|0|Rn|1111|Rd|0010|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["shasx"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0101|0|Rn|1111|Rd|0010|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["shsax"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0111|0|Rn|1111|Rd|0010|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["shsub16"          , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|1|Rn|1111|Rd|0010|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["shsub8"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|0|Rn|1111|Rd|0010|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["smlabb"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1001|1|Rn|Ra|Rd|0000|Rm"                    , "ARMv6T2+ IT=ANY Q=X"],
    ["smlabt"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1001|1|Rn|Ra|Rd|0001|Rm"                    , "ARMv6T2+ IT=ANY Q=X"],
    ["smlatb"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1001|1|Rn|Ra|Rd|0010|Rm"                    , "ARMv6T2+ IT=ANY Q=X"],
    ["smlatt"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1001|1|Rn|Ra|Rd|0011|Rm"                    , "ARMv6T2+ IT=ANY Q=X"],
    ["smlad"            , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1001|0|Rn|Ra|Rd|0000|Rm"                    , "ARMv6T2+ IT=ANY Q=X"],
    ["smladx"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1001|0|Rn|Ra|Rd|0001|Rm"                    , "ARMv6T2+ IT=ANY Q=X"],
    ["smlal"            , "X:RdLo!=XX, X:RdHi!=XX, Rn!=XX, Rm!=XX"     , "T32", "11111|01|1110|0|Rn|RdLo|RdHi|0000|Rm"                , "ARMv6T2+ IT=ANY"],
    ["smlalbb"          , "X:RdLo!=XX, X:RdHi!=XX, Rn!=XX, Rm!=XX"     , "T32", "11111|01|1110|0|Rn|RdLo|RdHi|1000|Rm"                , "ARMv6T2+ IT=ANY"],
    ["smlalbt"          , "X:RdLo!=XX, X:RdHi!=XX, Rn!=XX, Rm!=XX"     , "T32", "11111|01|1110|0|Rn|RdLo|RdHi|1001|Rm"                , "ARMv6T2+ IT=ANY"],
    ["smlaltb"          , "X:RdLo!=XX, X:RdHi!=XX, Rn!=XX, Rm!=XX"     , "T32", "11111|01|1110|0|Rn|RdLo|RdHi|1010|Rm"                , "ARMv6T2+ IT=ANY"],
    ["smlaltt"          , "X:RdLo!=XX, X:RdHi!=XX, Rn!=XX, Rm!=XX"     , "T32", "11111|01|1110|0|Rn|RdLo|RdHi|1011|Rm"                , "ARMv6T2+ IT=ANY"],
    ["smlald"           , "X:RdLo!=XX, X:RdHi!=XX, Rn!=XX, Rm!=XX"     , "T32", "11111|01|1110|0|Rn|RdLo|RdHi|1100|Rm"                , "ARMv6T2+ IT=ANY"],
    ["smlaldx"          , "X:RdLo!=XX, X:RdHi!=XX, Rn!=XX, Rm!=XX"     , "T32", "11111|01|1110|0|Rn|RdLo|RdHi|1101|Rm"                , "ARMv6T2+ IT=ANY"],
    ["smlawb"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1001|1|Rn|Ra|Rd|0000|Rm"                    , "ARMv6T2+ IT=ANY Q=X"],
    ["smlawt"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1001|1|Rn|Ra|Rd|0001|Rm"                    , "ARMv6T2+ IT=ANY Q=X"],
    ["smlsd"            , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1010|1|Rn|Ra|Rd|0000|Rm"                    , "ARMv6T2+ IT=ANY Q=X"],
    ["smlsdx"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1010|1|Rn|Ra|Rd|0001|Rm"                    , "ARMv6T2+ IT=ANY Q=X"],
    ["smlsld"           , "X:RdLo!=XX, X:RdHi!=XX, Rn!=XX, Rm!=XX"     , "T32", "11111|01|1110|1|Rn|RdLo|RdHi|1100|Rm"                , "ARMv6T2+ IT=ANY Q=X"],
    ["smlsldx"          , "X:RdLo!=XX, X:RdHi!=XX, Rn!=XX, Rm!=XX"     , "T32", "11111|01|1110|1|Rn|RdLo|RdHi|1101|Rm"                , "ARMv6T2+ IT=ANY Q=X"],
    ["smmla"            , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1010|1|Rn|Ra|Rd|0000|Rm"                    , "ARMv6T2+ IT=ANY"],
    ["smmlar"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1010|1|Rn|Ra|Rd|0001|Rm"                    , "ARMv6T2+ IT=ANY"],
    ["smmls"            , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1011|0|Rn|Ra|Rd|0000|Rm"                    , "ARMv6T2+ IT=ANY"],
    ["smmlsr"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1011|0|Rn|Ra|Rd|0001|Rm"                    , "ARMv6T2+ IT=ANY"],
    ["smmul"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1010|1|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["smmulr"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1010|1|Rn|1111|Rd|0001|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["smuad"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1001|0|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY Q=X"],
    ["smuadx"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1001|0|Rn|1111|Rd|0001|Rm"                  , "ARMv6T2+ IT=ANY Q=X"],
    ["smulbb"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1000|1|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["smulbt"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1000|1|Rn|1111|Rd|0001|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["smultb"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1000|1|Rn|1111|Rd|0010|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["smultt"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1000|1|Rn|1111|Rd|0011|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["smull"            , "RdLo!=XX, RdHi!=XX, Rn!=XX, Rm!=XX"         , "T32", "11111|01|1100|0|Rn|RdLo|RdHi|0000|Rm"                , "ARMv6T2+ IT=ANY"],
    ["smulwb"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1001|1|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["smulwt"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1001|1|Rn|1111|Rd|0001|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["smusd"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1010|0|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["smusdx"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1010|0|Rn|1111|Rd|0001|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["ssat"             , "Rd!=XX, #Sat, Rn!=XX, {Type #Shift}"        , "T32", "11110|01|100|Type[1]|0|Rn|0|Shift:3|Rd|Shift:2|0|Sat:5", "ARMv6T2+ IT=ANY Q=X"],
    ["ssat16"           , "Rd!=XX, #Sat, Rn!=XX"                       , "T32", "11110|01|1001|0|Rn|0000|Rd|0000|ImmZ:4"              , "ARMv6T2+ IT=ANY Q=X"],
    ["ssax"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0111|0|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY GE[3:0]=W"],
    ["ssub16"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|1|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY GE[3:0]=W"],
    ["ssub8"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|0|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY GE[3:0]=W"],
    ["stm"              , "[Rn!=HI]!, RList"                           , "T16", "11000|Rn:3|RList:8"                                  , "ARMv4T+  IT=ANY"],
    ["stm"              , "[Rn!=PC]{!}, RList"                         , "T32", "11101|00|010|W|0|Rn|0|RList[14]|0|RList[12:0]"       , "ARMv6T2+ IT=ANY"],
    ["stmdb"            , "[Rn!=PC]{!}, RList"                         , "T32", "11101|00|100|W|0|Rn|0|RList[14]|0|RList[12:0]"       , "ARMv6T2+ IT=ANY"],
    ["str"              , "Rt!=HI, [Rn!=HI, #ImmZ*4]"                  , "T16", "01100|ImmZ:5|Rn:3|Rt:3"                              , "ARMv4T+  IT=ANY"],
    ["str"              , "Rt!=HI, [SP, #ImmZ*4]"                      , "T16", "10010|Rt:3|ImmZ:8"                                   , "ARMv4T+  IT=ANY"],
    ["str"              , "Rt!=PC, [Rn!=PC, #ImmZ]"                    , "T32", "11111|00|0110|0|Rn|Rt|ImmZ:12"                       , "ARMv6T2+ IT=ANY"],
    ["str"              , "Rt!=PC, [Rn!=PC, #+/-ImmZ]{!}"              , "T32", "11111|00|0010|0|Rn|Rt|1|P|U|W|ImmZ:8"                , "ARMv6T2+ IT=ANY"],
    ["str"              , "Rt!=HI, [Rn!=HI, Rm!=HI]"                   , "T16", "0101000|Rm:3|Rn:3|Rt:3"                              , "ARMv4T+  IT=ANY"],
    ["str"              , "Rt!=PC, [Rn!=PC, Rm!=XX, {LSL #Shift}]"     , "T32", "11111|00|0010|0|Rn|Rt|0|00000|Shift:2|Rm"            , "ARMv6T2+ IT=ANY"],
    ["strb"             , "Rt!=HI, [Rn!=HI, #ImmZ*4]"                  , "T16", "01110|ImmZ:5|Rn:3|Rt:3"                              , "ARMv4T+  IT=ANY"],
    ["strb"             , "Rt!=XX, [Rn!=PC, #ImmZ]"                    , "T32", "11111|00|0100|0|Rn|Rt|ImmZ:12"                       , "ARMv6T2+ IT=ANY"],
    ["strb"             , "Rt!=XX, [Rn!=PC, #+/-ImmZ]{!}"              , "T32", "11111|00|0000|0|Rn|Rt|1|P|U|W|ImmZ:8"                , "ARMv6T2+ IT=ANY"],
    ["strb"             , "Rt!=HI, [Rn!=HI, Rm!=HI]"                   , "T16", "0101010|Rm:3|Rn:3|Rt:3"                              , "ARMv4T+  IT=ANY"],
    ["strb"             , "Rt!=XX, [Rn!=PC, Rm!=XX, {LSL #Shift}]"     , "T32", "11111|00|0000|0|Rn|Rt|0|00000|Shift:2|Rm"            , "ARMv6T2+ IT=ANY"],
    ["strbt"            , "Rt!=XX, [Rn!=PC, #ImmZ]"                    , "T32", "11111|00|0000|0|Rn|Rt|1110|ImmZ:8"                   , "ARMv6T2+ IT=ANY"],
    ["strd"             , "Rt!=XX, Rt2!=XX, [Rn!=PC, #ImmZ]{!}"        , "T32", "11101|00|P|U|1|W|0|Rn|Rt|Rt2|ImmZ:8"                 , "ARMv6T2+ IT=ANY"],
    ["strex"            , "Rd!=XX, Rt!=XX, [Rn!=PC, #ImmZ]"            , "T32", "11101|00|0010|0|Rn|Rt|Rd|ImmZ:8"                     , "ARMv6T2+ IT=ANY UNPRED_COMPLEX"],
    ["strexb"           , "Rd!=XX, Rt!=XX, [Rn!=PC]"                   , "T32", "11101|00|0110|0|Rn|Rt|1111|0100|Rd"                  , "ARMv6T2+ IT=ANY UNPRED_COMPLEX"],
    ["strexd"           , "Rd!=XX, Rt!=XX, Rt2=XX, [Rn!=PC]"           , "T32", "11101|00|0110|0|Rn|Rt|Rt2|0111|Rd"                   , "ARMv6T2+ IT=ANY UNPRED_COMPLEX"],
    ["strexh"           , "Rd!=XX, Rt!=XX, [Rn!=PC]"                   , "T32", "11101|00|0110|0|Rn|Rt|1111|0101|Rd"                  , "ARMv6T2+ IT=ANY UNPRED_COMPLEX"],
    ["strh"             , "Rt!=HI, [Rn!=HI, #ImmZ*4]"                  , "T16", "10000|ImmZ:5|Rn:3|Rt:3"                              , "ARMv4T+  IT=ANY"],
    ["strh"             , "Rt!=XX, [Rn!=PC, #ImmZ]"                    , "T32", "11111|00|0101|0|Rn|Rt|ImmZ:12"                       , "ARMv6T2+ IT=ANY"],
    ["strh"             , "Rt!=XX, [Rn!=PC, #+/-ImmZ]{!}"              , "T32", "11111|00|0001|0|Rn|Rt|1|P|U|W|ImmZ:8"                , "ARMv6T2+ IT=ANY"],
    ["strh"             , "Rt!=HI, [Rn!=HI, Rm!=HI]"                   , "T16", "0101001|Rm:3|Rn:3|Rt:3"                              , "ARMv4T+  IT=ANY"],
    ["strh"             , "Rt!=XX, [Rn!=PC, Rm!=XX, {LSL #Shift}]"     , "T32", "11111|00|0001|0|Rn|Rt|0|00000|Shift:2|Rm"            , "ARMv6T2+ IT=ANY"],
    ["strht"            , "Rt!=XX, [Rn!=PC, #ImmZ]"                    , "T32", "11111|00|0001|0|Rn|Rt|1110|ImmZ:8"                   , "ARMv6T2+ IT=ANY"],
    ["strt"             , "Rt!=XX, [Rn!=PC, #ImmZ]"                    , "T32", "11111|00|0010|0|Rn|Rt|1110|ImmZ:8"                   , "ARMv6T2+ IT=ANY"],
    ["sub"              , "Rd!=HI, Rn!=HI, #ImmZ"                      , "T16", "0001111|ImmZ:3|Rn:3|Rd:3"                            , "ARMv4T+  IT=IN"],
    ["subs"             , "Rd!=HI, Rn!=HI, #ImmZ"                      , "T16", "0001111|ImmZ:3|Rn:3|Rd:3"                            , "ARMv4T+  IT=OUT N=W Z=W C=W V=W"],
    ["sub"              , "Rx!=HI, Rx!=HI, #ImmZ"                      , "T16", "00111|Rx:3|ImmZ:8"                                   , "ARMv4T+  IT=IN"],
    ["subs"             , "Rx!=HI, Rx!=HI, #ImmZ"                      , "T16", "00011|Rx:3|ImmZ:8"                                   , "ARMv4T+  IT=OUT N=W Z=W C=W V=W"],
    ["sub"              , "Rd!=HI, Rn!=HI, Rm!=HI"                     , "T16", "0001101|Rm:3|Rn:3|Rd:3"                              , "ARMv4T+  IT=IN"],
    ["subs"             , "Rd!=HI, Rn!=HI, Rm!=HI"                     , "T16", "0001101|Rm:3|Rn:3|Rd:3"                              , "ARMv4T+  IT=OUT N=W Z=W C=W V=W"],
    ["sub"              , "Rx==SP, Rx==SP, #ImmZ*4"                    , "T16", "101100001|ImmZ:7"                                    , "ARMv4T+  IT=ANY"],
    ["sub"              , "Rd!=XX, Rn!=XX, #ImmA"                      , "T32", "11110|ImmA:1|0|1101|0|Rn|0|ImmA:3|Rd|ImmA:8"         , "ARMv6T2+ IT=ANY"],
    ["subs"             , "Rd!=XX, Rn!=XX, #ImmA"                      , "T32", "11110|ImmA:1|0|1101|1|Rn|0|ImmA:3|Rd|ImmA:8"         , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W"],
    ["sub"              , "Rd!=XX, Rn!=XX, #ImmZ"                      , "T32", "11110|ImmZ:1|1|0101|0|Rn|0|ImmZ:3|Rd|ImmZ:8"         , "ARMv6T2+ IT=ANY"],
    ["subs"             , "Rd!=XX, Rn!=XX, #ImmZ"                      , "T32", "11110|ImmZ:1|1|0101|1|Rn|0|ImmZ:3|Rd|ImmZ:8"         , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W"],
    ["sub"              , "Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"      , "T32", "11101|01|1101|0|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"   , "ARMv6T2+ IT=ANY"],
    ["subs"             , "Rd!=XX, Rn!=XX, Rm!=XX, {Type #Shift}"      , "T32", "11101|01|1101|1|Rn|0|Shift:3|Rd|Shift:2|Type:2|Rm"   , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W"],
    ["sub"              , "Rd!=PC, Rn==SP, #ImmA"                      , "T32", "11110|ImmA:1|0|1101|0|1101|0|ImmA:3|Rd|ImmA:8"       , "ARMv6T2+ IT=ANY"],
    ["subs"             , "Rd!=PC, Rn==SP, #ImmA"                      , "T32", "11110|ImmA:1|0|1101|1|1101|0|ImmA:3|Rd|ImmA:8"       , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W"],
    ["sub"              , "Rd!=PC, Rn==SP, Rm!=XX, {Type #Shift}"      , "T32", "11101|01|1101|0|1101|0|Shift:3|Rd|Shift:2|Type:2|Rm" , "ARMv6T2+ IT=ANY"],
    ["subs"             , "Rd!=PC, Rn==SP, Rm!=XX, {Type #Shift}"      , "T32", "11101|01|1101|1|1101|0|Shift:3|Rd|Shift:2|Type:2|Rm" , "ARMv6T2+ IT=ANY N=W Z=W C=W V=W"],
    ["svc"              , "#ImmZ"                                      , "T16", "1101|1111|ImmZ:8"                                    , "ARMv4T+  IT=ANY"],
    ["sxtab"            , "Rd!=XX, Rn!=XX, Rm!=XX, {#Rot*8}"           , "T32", "11111|01|0010|0|Rn|1111|Rd|1|0|Rot:2|Rm"             , "ARMv6T2+ IT=ANY"],
    ["sxtab16"          , "Rd!=XX, Rn!=XX, Rm!=XX, {#Rot*8}"           , "T32", "11111|01|0001|0|Rn|1111|Rd|1|0|Rot:2|Rm"             , "ARMv6T2+ IT=ANY"],
    ["sxtah"            , "Rd!=XX, Rn!=XX, Rm!=XX, {#Rot*8}"           , "T32", "11111|01|0000|0|Rn|1111|Rd|1|0|Rot:2|Rm"             , "ARMv6T2+ IT=ANY"],
    ["sxtb"             , "Rd!=HI, Rm!=HI"                             , "T16", "1011001|001|Rm:3|Rd:3"                               , "ARMv6+   IT=ANY"],
    ["sxtb"             , "Rd!=XX, Rm!=XX, {#Rot*8}"                   , "T32", "11111|01|0010|0|1111|1111|Rd|10|Rot:2|Rm"            , "ARMv6T2+ IT=ANY"],
    ["sxtb16"           , "Rd!=XX, Rm!=XX, {#Rot*8}"                   , "T32", "11111|01|0001|0|1111|1111|Rd|10|Rot:2|Rm"            , "ARMv6T2+ IT=ANY"],
    ["sxth"             , "Rd!=HI, Rm!=HI"                             , "T16", "1011001|000|Rm:3|Rd:3"                               , "ARMv6+   IT=ANY"],
    ["sxth"             , "Rd!=XX, Rm!=XX, {#Rot*8}"                   , "T32", "11111|01|0000|0|1111|1111|Rd|10|Rot:2|Rm"            , "ARMv6T2+ IT=ANY"],

    ["tbb"              , "Rn!=SP, Rm!=XX"                             , "T32", "11101|00|0110|1|Rn|1111|0000|0000|Rm"                , "ARMv6T2+ IT=OUT|LAST"],
    ["tbh"              , "Rn!=SP, Rm!=XX"                             , "T32", "11101|00|0110|1|Rn|1111|0000|0001|Rm"                , "ARMv6T2+ IT=OUT|LAST"],
    ["teq"              , "Rn!=XX, #ImmC"                              , "T32", "11110|ImmC:1|0|0100|1|Rn|0|ImmC:3|1111|ImmC:8"       , "ARMv6T2+ IT=ANY N=W Z=W C=W"],
    ["teq"              , "Rn!=XX, Rm!=XX, {Type #Shift}"              , "T32", "11101|01|0100|1|Rn|0|Shift:3|1111|Shift:2|Type:2|Rm" , "ARMv6T2+ IT=ANY N=W Z=W C=W"],
    ["tst"              , "Rn!=HI, Rm!=HI"                             , "T16", "010000|1000|Rm:3|Rn:3"                               , "ARMv4T+  IT=ANY N=W Z=W C=W"],
    ["tst"              , "Rn!=XX, #ImmC"                              , "T32", "11110|ImmC:1|0|0000|1|Rn|0|ImmC:3|1111|ImmC:8"       , "ARMv4T+  IT=ANY N=W Z=W C=W"],
    ["tst"              , "Rn!=XX, Rm!=XX, {Type #Shift}"              , "T32", "11101|01|0000|1|Rn|0|Shift:3|1111|Shift:2|Type:2|Rm" , "ARMv6T2+ IT=ANY N=W Z=W C=W"],

    ["uadd16"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|1|Rn|1111|Rd|0100|Rm"                  , "ARMv6T2+ IT=ANY GE[3:0]=W"],
    ["uadd8"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|0|Rn|1111|Rd|0100|Rm"                  , "ARMv6T2+ IT=ANY GE[3:0]=W"],
    ["uasx"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0101|0|Rn|1111|Rd|0100|Rm"                  , "ARMv6T2+ IT=ANY GE[3:0]=W"],
    ["ubfx"             , "W:Rd!=XX, Rn!=XX, #LSB, #Width!=0"          , "T32", "11110|01|1110|0|Rn|0|LSB:3|Rd|LSB:2|0|Width-1:5"     , "ARMv6T2+ IT=ANY"],
    ["udiv"             , "W:Rd!=XX, Rn!=XX, Rm!=XX"                   , "T32", "11111|01|1101|1|Rn|1111|Rd|1111|Rm"                  , "ARMv7R+  IT=ANY IDIVT"],
    ["uhadd16"          , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|1|Rn|1111|Rd|0110|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["uhadd8"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|0|Rn|1111|Rd|0110|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["uhasx"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0101|0|Rn|1111|Rd|0110|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["uhsax"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0111|0|Rn|1111|Rd|0110|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["uhsub16"          , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|1|Rn|1111|Rd|0110|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["uhsub8"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|0|Rn|1111|Rd|0110|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["umaal"            , "X:RdLo!=XX, X:RdHi!=XX, Rn!=XX, Rm!=XX"     , "T32", "11111|01|1111|0|Rn|RdLo|RdHi|0110|Rm"                , "ARMv6T2+ IT=ANY"],
    ["umlal"            , "X:RdLo!=XX, X:RdHi!=XX, Rn!=XX, Rm!=XX"     , "T32", "11111|01|1111|0|Rn|RdLo|RdHi|0000|Rm"                , "ARMv6T2+ IT=ANY"],
    ["umull"            , "W:RdLo!=XX, W:RdHi!=XX, Rn!=XX, Rm!=XX"     , "T32", "11111|01|1101|0|Rn|RdLo|RdHi|0000|Rm"                , "ARMv6T2+ IT=ANY"],
    ["uqadd16"          , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|1|Rn|1111|Rd|0101|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["uqadd8"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0100|0|Rn|1111|Rd|0101|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["uqasx"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0101|0|Rn|1111|Rd|0101|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["uqsax"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0111|0|Rn|1111|Rd|0101|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["uqsub16"          , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|1|Rn|1111|Rd|0101|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["uqsub8"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|0|Rn|1111|Rd|0101|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["usad8"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|1011|1|Rn|1111|Rd|0000|Rm"                  , "ARMv6T2+ IT=ANY"],
    ["usada8"           , "Rd!=XX, Rn!=XX, Rm!=XX, Ra!=XX"             , "T32", "11111|01|1011|1|Rn|Ra|Rd|0000|Rm"                    , "ARMv6T2+ IT=ANY"],
    ["usat"             , "Rd!=XX, #Sat, Rn!=XX, {Type #Shift}"        , "T32", "11110|01|110|Type[1]|0|Rn|0|Shift:3|Rd|Shift:2|0|Sat:5", "ARMv6T2+ IT=ANY Q=X"],
    ["usat16"           , "Rd!=XX, #Sat, Rn!=XX"                       , "T32", "11110|01|1101|0|Rn|0000|Rd|0000|Sat:4"               , "ARMv6T2+ IT=ANY Q=X"],
    ["usax"             , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0111|0|Rn|1111|Rd|0100|Rm"                  , "ARMv6T2+ IT=ANY GE[3:0]=W"],
    ["usub16"           , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|1|Rn|1111|Rd|0100|Rm"                  , "ARMv6T2+ IT=ANY GE[3:0]=W"],
    ["usub8"            , "Rd!=XX, Rn!=XX, Rm!=XX"                     , "T32", "11111|01|0110|0|Rn|1111|Rd|0100|Rm"                  , "ARMv6T2+ IT=ANY GE[3:0]=W"],
    ["uxtab"            , "Rd!=XX, Rn!=XX, Rm!=XX, {#Rot*8}"           , "T32", "11111|01|0010|1|Rn|1111|Rd|10|Rot:2|Rm"              , "ARMv6T2+ IT=ANY"],
    ["uxtab16"          , "Rd!=XX, Rn!=XX, Rm!=XX, {#Rot*8}"           , "T32", "11111|01|0001|1|Rn|1111|Rd|10|Rot:2|Rm"              , "ARMv6T2+ IT=ANY"],
    ["uxtah"            , "Rd!=XX, Rn!=XX, Rm!=XX, {#Rot*8}"           , "T32", "11111|01|0000|1|Rn|1111|Rd|10|Rot:2|Rm"              , "ARMv6T2+ IT=ANY"],
    ["uxtb"             , "Rd!=HI, Rm!=HI"                             , "T16", "1011001|011|Rm:3|Rd:3"                               , "ARMv6+   IT=ANY"],
    ["uxtb"             , "Rd!=XX, Rm!=XX, {#Rot*8}"                   , "T32", "11111|01|0010|1|1111|1111|Rd|10|Rot:2|Rm"            , "ARMv6T2+ IT=ANY"],
    ["uxtb16"           , "Rd!=XX, Rm!=XX, {#Rot*8}"                   , "T32", "11111|01|0001|1|1111|1111|Rd|10|Rot:2|Rm"            , "ARMv6T2+ IT=ANY"],
    ["uxth"             , "Rd!=HI, Rm!=HI"                             , "T16", "1011001|010|Rm:3|Rd:3"                               , "ARMv6+   IT=ANY"],
    ["uxth"             , "Rd!=XX, Rm!=XX, {#Rot*8}"                   , "T32", "11111|01|0000|1|1111|1111|Rd|10|Rot:2|Rm"            , "ARMv6T2+ IT=ANY"],

    ["wfe"              , ""                                           , "T16", "1011|1111|0010|0000"                                 , "ARMv6T2+ IT=ANY"],
    ["wfe"              , ""                                           , "T32", "11110|01|1101|0|1111|1000|0000|00000010"             , "ARMv6T2+ IT=ANY"],
    ["wfi"              , ""                                           , "T16", "1011|1111|0011|0000"                                 , "ARMv6T2+ IT=ANY"],
    ["wfi"              , ""                                           , "T32", "11110|01|1101|0|1111|1000|0000|00000011"             , "ARMv6T2+ IT=ANY"],

    ["yield"            , ""                                           , "T16", "1011|1111|0001|0000"                                 , "ARMv6T2+ IT=ANY"],
    ["yield"            , ""                                           , "T32", "11110|01|1101|0|1111|1000|0000|00000001"             , "ARMv6T2+ IT=ANY"],





    ["adc"              , "Rd, Rn, #ImmA"                              , "A32", "Cond|001|0101|0|Rn|Rd|ImmA:12"                       , "ARMv4+"],
    ["adcs"             , "Rd, Rn, #ImmA"                              , "A32", "Cond|001|0101|1|Rn|Rd|ImmA:12"                       , "ARMv4+"],
    ["adc"              , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|0101|0|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["adcs"             , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|0101|1|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["adc"              , "Rd, Rn, Rm,Type Rs"                         , "A32", "Cond|000|0101|0|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["adcs"             , "Rd, Rn, Rm,Type Rs"                         , "A32", "Cond|000|0101|1|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["add"              , "Rd, Rn, #ImmA"                              , "A32", "Cond|001|0100|0|Rn|Rd|ImmA:12"                       , "ARMv4+"],
    ["adds"             , "Rd, Rn, #ImmA"                              , "A32", "Cond|001|0100|1|Rn|Rd|ImmA:12"                       , "ARMv4+"],
    ["add"              , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|0100|0|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["adds"             , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|0100|1|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["add"              , "Rd, Rn, Rm,Type Rs"                         , "A32", "Cond|000|0100|0|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["adds"             , "Rd, Rn, Rm,Type Rs"                         , "A32", "Cond|000|0100|1|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    // ADR
    ["and"              , "Rd, Rn, #ImmC"                              , "A32", "Cond|001|0000|0|Rn|Rd|ImmC:12"                       , "ARMv4+"],
    ["ands"             , "Rd, Rn, #ImmC"                              , "A32", "Cond|001|0000|1|Rn|Rd|ImmC:12"                       , "ARMv4+"],
    ["and"              , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|0000|0|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["ands"             , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|0000|1|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["and"              , "Rd, Rn, Rm,Type Rs"                         , "A32", "Cond|000|0000|0|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["ands"             , "Rd, Rn, Rm,Type Rs"                         , "A32", "Cond|000|0000|1|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["asr"              , "Rd, Rm, #Shift"                             , "A32", "Cond|000|1101|0|0000|Rd|Shift:5|100|Rm"              , "ARMv4+"],
    ["asrs"             , "Rd, Rm, #Shift"                             , "A32", "Cond|000|1101|1|0000|Rd|Shift:5|100|Rm"              , "ARMv4+"],
    ["asr"              , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1101|0|0000|Rd|Rm|0101|Rn"                  , "ARMv4+"],
    ["asrs"             , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1101|1|0000|Rd|Rm|0101|Rn"                  , "ARMv4+"],

    ["b"                , "RelS*4"                                     , "A32", "Cond|101|0|RelS:24"                                  , "ARMv4+"],
    ["bfc"              , "Rd, #LSB, #Width"                           , "A32", "Cond|011|1110|Width:5|Rd|LSB:5|001|1111"             , "ARMv6T2+"],
    ["bfi"              , "Rd, Rn, #LSB, #Width"                       , "A32", "Cond|011|1110|Width:5|Rd|LSB:5|001|Rn"               , "ARMv6T2+"],
    ["bic"              , "Rd, Rn, #ImmC"                              , "A32", "Cond|001|1110|0|Rn|Rd|ImmC:12"                       , "ARMv4+"],
    ["bics"             , "Rd, Rn, #ImmC"                              , "A32", "Cond|001|1110|1|Rn|Rd|ImmC:12"                       , "ARMv4+"],
    ["bic"              , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|1110|0|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["bics"             , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|1110|1|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["bic"              , "Rd, Rn, Rm, Type Rs"                        , "A32", "Cond|000|1110|0|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["bics"             , "Rd, Rn, Rm, Type Rs"                        , "A32", "Cond|000|1110|1|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["bkpt"             , "#ImmZ"                                      , "A32", "Cond|000|1|0|0|1|0|ImmZ:12|0111|ImmZ:4"              , "ARMv6+ ARMv5T"],
    ["bl"               , "Rel*4"                                      , "A32", "Cond|101|1|Rel:24"                                   , "ARMv4+"],
    ["blx"              , "Rel*2"                                      , "A32", "1111|101|Rel[0]|Rel[24:1]"                           , "ARMv4+"],
    ["blx"              , "Rm"                                         , "A32", "Cond|000|1001|0|1111|1111|1111|0011|Rm"              , "ARMv5T+"],
    ["bx"               , "Rm"                                         , "A32", "Cond|000|1001|0|1111|1111|1111|0001|Rm"              , "ARMv4T+"],
    ["bxj"              , "Rm"                                         , "A32", "Cond|000|1001|0|1111|1111|1111|0010|Rm"              , "ARMv5TE+"],

    ["clrex"            , ""                                           , "A32", "1111|010|1011|1|1111|1111|0000|0001|1111"            , "ARMv7+ ARMv6K"],
    ["clz"              , "Rd, Rm"                                     , "A32", "Cond|000|1011|0|1111|Rd|1111|0001|Rm"                , "ARMv6+ ARMv5T"],
    ["cmn"              , "Rn, #ImmA"                                  , "A32", "Cond|001|1011|1|Rn|0000|ImmA:12"                     , "ARMv4+"],
    ["cmp"              , "Rn, #ImmA"                                  , "A32", "Cond|001|1010|1|Rn|0000|ImmA:12"                     , "ARMv4+"],
    ["cmn"              , "Rn, Rm, {Type #Shift}"                      , "A32", "Cond|000|1011|1|Rn|0000|Shift:5|Type:2|0|Rm"         , "ARMv4+"],
    ["cmp"              , "Rn, Rm, {Type #Shift}"                      , "A32", "Cond|000|1010|1|Rn|0000|Shift:5|Type:2|0|Rm"         , "ARMv4+"],
    ["cmn"              , "Rn, Rm, Type Rs"                            , "A32", "Cond|000|1011|1|Rn|0000|Rs|0|Type:2|1|Rm"            , "ARMv4+"],
    ["cmp"              , "Rn, Rm, Type Rs"                            , "A32", "Cond|000|1010|1|Rn|0000|Rs|0|Type:2|1|Rm"            , "ARMv4+"],
    ["cps"              , "#ImmZ"                                      , "A32", "1111|000|1000|0|0010|0000|000|000|0|ImmZ:5"          , "?"],
    ["cpsid"            , "#AIF"                                       , "A32", "1111|000|1000|0|1100|0000|000|AIF:3|0|00000"         , "?"],
    ["cpsid"            , "#AIF, #ImmZ"                                , "A32", "1111|000|1000|0|1110|0000|000|AIF:3|0|ImmZ:5"        , "?"],
    ["cpsie"            , "#AIF"                                       , "A32", "1111|000|1000|0|1000|0000|000|AIF:3|0|00000"         , "?"],
    ["cpsie"            , "#AIF, #ImmZ"                                , "A32", "1111|000|1000|0|1010|0000|000|AIF:3|0|ImmZ:5"        , "?"],
    ["crc32b"           , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1000|0|Rn|Rd|0000|0100|Rm"                  , "ARMv8_1+ CRC32"],
    ["crc32h"           , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1001|0|Rn|Rd|0000|0100|Rm"                  , "ARMv8_1+ CRC32"],
    ["crc32w"           , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1010|0|Rn|Rd|0000|0100|Rm"                  , "ARMv8_1+ CRC32"],
    ["crc32cb"          , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1000|0|Rn|Rd|0010|0100|Rm"                  , "ARMv8_1+ CRC32"],
    ["crc32ch"          , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1001|0|Rn|Rd|0010|0100|Rm"                  , "ARMv8_1+ CRC32"],
    ["crc32cw"          , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1010|0|Rn|Rd|0010|0100|Rm"                  , "ARMv8_1+ CRC32"],

    ["dbg"              , "#ImmZ"                                      , "A32", "Cond|001|1001|0|0000|1111|0000|1111|ImmZ:4"          , "ARMv7+ ARMv8-"],
    ["dmb"              , "#ImmZ"                                      , "A32", "1111|010|1011|1|1111|1111|0000|0101|ImmZ:4"          , "ARMv7+"],
    ["dsb"              , "#ImmZ"                                      , "A32", "1111|010|1011|1|1111|1111|0000|0100|ImmZ:4"          , "ARMv7+"],

    ["eor"              , "Rd, Rn, #ImmC"                              , "A32", "Cond|001|0001|0|Rn|Rd|ImmC:12"                       , "ARMv4+"],
    ["eors"             , "Rd, Rn, #ImmC"                              , "A32", "Cond|001|0001|1|Rn|Rd|ImmC:12"                       , "ARMv4+"],
    ["eor"              , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|0001|0|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["eors"             , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|0001|1|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["eor"              , "Rd, Rn, Rm, Type Rs"                        , "A32", "Cond|000|0001|0|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["eors"             , "Rd, Rn, Rm, Type Rs"                        , "A32", "Cond|000|0001|1|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["eret"             , ""                                           , "A32", "Cond|000|1011|0|0000|0000|0000|0110|1110"            , "?"],

    ["hlt"              , "#ImmZ"                                      , "A32", "Cond|000|1000|0|ImmZ:12|0111|ImmZ:4"                 , "?"],
    ["hvc"              , "#ImmZ"                                      , "A32", "Cond|000|1010|0|ImmZ:12|0111|ImmZ:4"                 , "?"],

    ["isb"              , "#ImmZ"                                      , "A32", "1111|010|1011|1|1111|1111|0000|0110|ImmZ:4"          , "ARMv7+"],

    ["lda"              , "Rt, [Rn]"                                   , "A32", "Cond|000|1100|1|Rn|Rt|1100|1001|1111"                , "?"],
    ["ldab"             , "Rt, [Rn]"                                   , "A32", "Cond|000|1110|1|Rn|Rt|1100|1001|1111"                , "?"],
    ["ldaex"            , "Rt, [Rn]"                                   , "A32", "Cond|000|1100|1|Rn|Rt|1110|1001|1111"                , "?"],
    ["ldaexb"           , "Rt, [Rn]"                                   , "A32", "Cond|000|1110|1|Rn|Rt|1110|1001|1111"                , "?"],
    ["ldaexd"           , "Rt, Rt2, [Rn]"                              , "A32", "Cond|000|1101|1|Rn|Rt|1110|1001|1111"                , "?"],
    ["ldaexh"           , "Rt, [Rn]"                                   , "A32", "Cond|000|1111|1|Rn|Rt|1110|1001|1111"                , "?"],
    ["ldah"             , "Rt, [Rn]"                                   , "A32", "Cond|000|1111|1|Rn|Rt|1100|1001|1111"                , "?"],
    // LDC
    ["ldm"              , "[Rn]{!}, RList"                             , "A32", "Cond|100|010|W|1|Rn|RList:16"                        , "ARMv4+"],
    ["ldm"              , "[Rn]{!}, RList"                             , "A32", "Cond|100|011|W|1|Rn|RList:16"                        , "ARMv4+"],
    ["ldmda"            , "[Rn]{!}, RList"                             , "A32", "Cond|100|000|W|1|Rn|RList:16"                        , "ARMv4+"],
    ["ldmda"            , "[Rn]{!}, RList"                             , "A32", "Cond|100|001|W|1|Rn|RList:16"                        , "ARMv4+"],
    ["ldmdb"            , "[Rn]{!}, RList"                             , "A32", "Cond|100|100|W|1|Rn|RList:16"                        , "ARMv4+"],
    ["ldmdb"            , "[Rn]{!}, RList"                             , "A32", "Cond|100|101|W|1|Rn|RList:16"                        , "ARMv4+"],
    ["ldmib"            , "[Rn]{!}, RList"                             , "A32", "Cond|100|110|W|1|Rn|RList:16"                        , "ARMv4+"],
    ["ldmib"            , "[Rn]{!}, RList"                             , "A32", "Cond|100|111|W|1|Rn|RList:16"                        , "ARMv4+"],
    ["ldr"              , "Rt, [Rn, {#+/-ImmZ}]{!}"                    , "A32", "Cond|010|P|U|0|W|1|Rn|Rt|ImmZ:12"                    , "ARMv4+"],
    ["ldr"              , "Rt, [Rn, +/-Rm, {Shift}]{!}"                , "A32", "Cond|011|P|U|0|W|1|Rn|Rt|Shift:5|Type:2|0|Rm"        , "ARMv4+"],
    ["ldrt"             , "Rt, [Rn, {#+/-ImmZ}]!"                      , "A32", "Cond|010|0|U|0|1|1|Rn|Rt|ImmZ:12"                    , "ARMv4+"],
    ["ldrt"             , "Rt, [Rn, +/-Rm, {Shift}]!"                  , "A32", "Cond|011|0|U|0|1|1|Rn|Rt|Shift:5|Type:2|0|Rm"        , "ARMv4+"],
    ["ldrb"             , "Rt, [Rn, {#+/-ImmZ}]{!}"                    , "A32", "Cond|010|P|U|1|W|1|Rn|Rt|ImmZ:12"                    , "ARMv4+"],
    ["ldrb"             , "Rt, [Rn, +/-Rm, {Shift}]{!}"                , "A32", "Cond|011|P|U|1|W|1|Rn|Rt|Shift:5|Type:2|0|Rm"        , "ARMv4+"],
    ["ldrbt"            , "Rt, [Rn, {#+/-ImmZ}]!"                      , "A32", "Cond|010|0|U|1|1|1|Rn|Rt|ImmZ:12"                    , "ARMv4+"],
    ["ldrbt"            , "Rt, [Rn, +/-Rm, {Shift}]!"                  , "A32", "Cond|011|0|U|1|1|1|Rn|Rt|Shift:5|Type:2|0|Rm"        , "ARMv4+"],
    ["ldrd"             , "Rt,Rt2, [Rn, {+/-Rm}]{!}"                   , "A32", "Cond|000|P|U|0|W|0|Rn|Rt|0000|1101|Rm"               , "ARMv6+ ARMv5TE"],
    ["ldrd"             , "Rt,Rt2, [Rn, {#+/-ImmZ}]{!}"                , "A32", "Cond|000|P|U|1|W|0|Rn|Rt|ImmZ:4|1101|ImmZ:4"         , "ARMv6+ ARMv5TE"],
    ["ldrex"            , "Rt, [Rn]"                                   , "A32", "Cond|000|1|1|0|0|1|Rn|Rt|1111|1001|1111"             , "ARMv7+ ARMv6"],
    ["ldrexd"           , "Rt,Rt2, [Rn]"                               , "A32", "Cond|000|1|1|0|1|1|Rn|Rt|1111|1001|1111"             , "ARMv7+ ARMv6K"],
    ["ldrexb"           , "Rt, [Rn]"                                   , "A32", "Cond|000|1|1|1|0|1|Rn|Rt|1111|1001|1111"             , "ARMv7+ ARMv6K"],
    ["ldrexh"           , "Rt, [Rn]"                                   , "A32", "Cond|000|1|1|1|1|1|Rn|Rt|1111|1001|1111"             , "ARMv7+ ARMv6K"],
    ["ldrh"             , "Rt, [Rn, +/-Rm]{!}"                         , "A32", "Cond|000|P|U|0|W|1|Rn|Rt|0000|1011|Rm"               , "ARMv4+"],
    ["ldrh"             , "Rt, [Rn, {#+/-ImmZ}]{!}"                    , "A32", "Cond|000|P|U|1|W|1|Rn|Rt|ImmZ:4|1011|ImmZ:4"         , "ARMv4+"],
    ["ldrht"            , "Rt, [Rn, +/-Rm]!"                           , "A32", "Cond|000|0|U|0|1|1|Rn|Rt|0000|1011|Rm"               , "ARMv6T2+"],
    ["ldrht"            , "Rt, [Rn, {#+/-ImmZ}]!"                      , "A32", "Cond|000|0|U|1|1|1|Rn|Rt|ImmZ:4|1011|ImmZ:4"         , "ARMv6T2+"],
    ["ldrsb"            , "Rt, [Rn, {+/-Rm}]{!}"                       , "A32", "Cond|000|P|U|0|W|1|Rn|Rt|0000|1101|Rm"               , "ARMv4+"],
    ["ldrsb"            , "Rt, [Rn, {#+/-ImmZ}]{!}"                    , "A32", "Cond|000|P|U|1|W|1|Rn|Rt|ImmZ:4|1101|ImmZ:4"         , "ARMv4+"],
    ["ldrsbt"           , "Rt, [Rn, +/-Rm]!"                           , "A32", "Cond|000|0|U|0|1|1|Rn|Rt|0000|1011|Rm"               , "ARMv6T2+"],
    ["ldrsbt"           , "Rt, [Rn, {#+/-ImmZ}]!"                      , "A32", "Cond|000|0|U|1|1|1|Rn|Rt|ImmZ:4|1011|ImmZ:4"         , "ARMv6T2+"],
    ["ldrsh"            , "Rt, [Rn, {+/-Rm}]{!}"                       , "A32", "Cond|000|P|U|0|W|1|Rn|Rt|0000|1111|Rm"               , "ARMv4+"],
    ["ldrsh"            , "Rt, [Rn, {#+/-ImmZ}]{!}"                    , "A32", "Cond|000|P|U|1|W|1|Rn|Rt|ImmZ:4|1111|ImmZ:4"         , "ARMv4+"],
    ["ldrsht"           , "Rt, [Rn, +/-Rm]!"                           , "A32", "Cond|000|0|U|0|1|1|Rn|Rt|0000|1111|Rm"               , "ARMv6T2+"],
    ["ldrsht"           , "Rt, [Rn, {#+/-ImmZ}]!"                      , "A32", "Cond|000|0|U|1|1|1|Rn|Rt|ImmZ:4|1111|ImmZ:4"         , "ARMv6T2+"],
    ["lsl"              , "Rd, Rm, #Shift"                             , "A32", "Cond|000|1101|0|0000|Rd|Shift:5|000|Rm"              , "ARMv4+"],
    ["lsl"              , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1101|0|0000|Rd|Rm|0001|Rn"                  , "ARMv4+"],
    ["lsls"             , "Rd, Rm, #Shift"                             , "A32", "Cond|000|1101|1|0000|Rd|Shift:5|000|Rm"              , "ARMv4+"],
    ["lsls"             , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1101|1|0000|Rd|Rm|0001|Rn"                  , "ARMv4+"],
    ["lsr"              , "Rd, Rm, #Shift"                             , "A32", "Cond|000|1101|0|0000|Rd|Shift:5|010|Rm"              , "ARMv4+"],
    ["lsr"              , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1101|0|0000|Rd|Rm|0011|Rn"                  , "ARMv4+"],
    ["lsrs"             , "Rd, Rm, #Shift"                             , "A32", "Cond|000|1101|1|0000|Rd|Shift:5|010|Rm"              , "ARMv4+"],
    ["lsrs"             , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1101|1|0000|Rd|Rm|0011|Rn"                  , "ARMv4+"],

    ["mcr"              , "#CoProc, #Opc1, Rt, CRn, CRm, {#Opc2}"      , "A32", "Cond|111|0|Opc1:3|0|CRn:4|Rt|CoProc:4|Opc2:3|1|CRm:4", "ARMv4+"],
    ["mcrr"             , "#CoProc, #Opc1, Rt, Rt2, CRm"               , "A32", "Cond|110|0010|0|Rt2|Rt|CoProc:4|Opc1:4|CRm:4"        , "ARMv5TE+"],
    ["mla"              , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|000|0001|0|Rd|Ra|Rm|1001|Rn"                    , "ARMv4+"],
    ["mlas"             , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|000|0001|1|Rd|Ra|Rm|1001|Rn"                    , "ARMv4+"],
    ["mls"              , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|000|0011|0|Rd|Ra|Rm|1001|Rn"                    , "ARMv6T2+"],
    ["mov"              , "Rd, #ImmC"                                  , "A32", "Cond|001|1101|0|0000|Rd|ImmC:12"                     , "ARMv4+"],
    ["movs"             , "Rd, #ImmC"                                  , "A32", "Cond|001|1101|1|0000|Rd|ImmC:12"                     , "ARMv4+"],
    ["mov"              , "Rd, Rm"                                     , "A32", "Cond|000|1101|0|0000|Rd|00000000|Rm"                 , "ARMv4+"],
    ["movs"             , "Rd, Rm"                                     , "A32", "Cond|000|1101|1|0000|Rd|00000000|Rm"                 , "ARMv4+"],
    ["movt"             , "Rd, #ImmZ"                                  , "A32", "Cond|001|1010|0|ImmZ:4|Rd|ImmZ:12"                   , "ARMv6T2+"],
    ["movw"             , "Rd, #ImmZ"                                  , "A32", "Cond|001|1000|0|ImmZ:4|Rd|ImmZ:12"                   , "ARMv6T2+"],
    ["mrc"              , "#CoProc, #Opc1, Rt, CRn, CRm, {#Opc2}"      , "A32", "Cond|111|0|Opc1:3|1|CRn:4|Rt|CoProc:4|Opc2:3|1|CRm:4", "ARMv4+"],
    ["mrrc"             , "#CoProc, #Opc1, Rt, Rt2, CRm"               , "A32", "Cond|110|0010|1|Rt2|Rt|CoProc:4|Opc1:4|CRm:4"        , "ARMv5TE+"],
    // MRS/MSR <banked_reg>
    ["mrs"              , "Rd, SpecReg"                                , "A32", "Cond|000|1|0|0|0|0|1111|Rd|0000|0000|0000"           , "ARMv4+"],
    ["msr"              , "SpecReg, #ImmA"                             , "A32", "Cond|001|1|0|R|1|0|Mask:4|1111|ImmA:12"              , "ARMv4+"],
    ["msr"              , "SpecReg, Rn"                                , "A32", "Cond|000|1|0|R|1|0|Mask:4|1111|0000|0000|Rn"         , "ARMv4+"],
    ["mul"              , "Rd, Rn, Rm"                                 , "A32", "Cond|000|0000|0|Rd|0000|Rm|1001|Rn"                  , "ARMv4+"],
    ["muls"             , "Rd, Rn, Rm"                                 , "A32", "Cond|000|0000|1|Rd|0000|Rm|1001|Rn"                  , "ARMv4+"],
    ["mvn"              , "Rd, Rn, #ImmC"                              , "A32", "Cond|001|1111|0|Rn|Rd|ImmC:12"                       , "ARMv4+"],
    ["mvns"             , "Rd, Rn, #ImmC"                              , "A32", "Cond|001|1111|1|Rn|Rd|ImmC:12"                       , "ARMv4+"],
    ["mvn"              , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|1111|0|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["mvns"             , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|1111|1|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["mvn"              , "Rd, Rn, Rm, Type Rs"                        , "A32", "Cond|000|1111|0|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["mvns"             , "Rd, Rn, Rm, Type Rs"                        , "A32", "Cond|000|1111|1|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],

    ["nop"              , ""                                           , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0000"            , "ARMv7+ ARMv6K ARMv6T2"],

    ["orr"              , "Rd, Rn, #ImmC"                              , "A32", "Cond|001|1100|0|Rn|Rd|ImmC:12"                       , "ARMv4+"],
    ["orrs"             , "Rd, Rn, #ImmC"                              , "A32", "Cond|001|1100|1|Rn|Rd|ImmC:12"                       , "ARMv4+"],
    ["orr"              , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|1100|0|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["orrs"             , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|1100|1|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["orr"              , "Rd, Rn, Rm, Type Rs"                        , "A32", "Cond|000|1100|0|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["orrs"             , "Rd, Rn, Rm, Type Rs"                        , "A32", "Cond|000|1100|1|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],

    ["pkhbt"            , "Rd, Rn, Rm, {LSL #Shift}"                   , "A32", "Cond|011|0100|0|Rn|Rd|Shift:5|0|01|Rm"               , "ARMv6+"],
    ["pkhtb"            , "Rd, Rn, Rm, {ASR #Shift}"                   , "A32", "Cond|011|0100|0|Rn|Rd|Shift:5|1|01|Rm"               , "ARMv6+"],
    ["pld"              , "[Rn, #+/-ImmZ]"                             , "A32", "1111|010|1|U|10|1|Rn|1111|ImmZ:12"                   , "ARMv5TE+"],
    ["pld"              , "[Rn, +/-Rm, {Shift}]"                       , "A32", "1111|011|1|U|10|1|Rn|1111|Shift:5|Type:2|0|Rm"       , "ARMv5TE+"],
    ["pldw"             , "[Rn, #+/-ImmZ]"                             , "A32", "1111|010|1|U|00|1|Rn|1111|ImmZ:12"                   , "ARMv7+ MP"],
    ["pldw"             , "[Rn, +/-Rm, {Shift}]"                       , "A32", "1111|011|1|U|00|1|Rn|1111|Shift:5|Type:2|0|Rm"       , "ARMv7+ MP"],
    ["pli"              , "[Rn, #+/-ImmZ]"                             , "A32", "1111|010|0|U|10|1|Rn|1111|ImmZ:12"                   , "ARMv7+"],
    ["pli"              , "[Rn, +/-Rm, {Shift}]"                       , "A32", "1111|011|0|U|10|1|Rn|1111|Shift:5|Type:2|0|Rm"       , "ARMv7+"],
    // POP/PUSH

    ["qadd"             , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1000|0|Rm|Rd|0000|0101|Rn"                  , "ARMv5TE+"],
    ["qadd8"            , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0001|0|Rn|Rd|1111|1001|Rm"                  , "ARMv6+"],
    ["qadd16"           , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0001|0|Rn|Rd|1111|0001|Rm"                  , "ARMv6+"],
    ["qasx"             , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0001|0|Rn|Rd|1111|0011|Rm"                  , "ARMv6+"],
    ["qdadd"            , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1010|0|Rm|Rd|0000|0101|Rn"                  , "ARMv5TE+"],
    ["qdsub"            , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1011|0|Rm|Rd|0000|0101|Rn"                  , "ARMv5TE+"],
    ["qsax"             , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0001|0|Rn|Rd|1111|0101|Rm"                  , "ARMv6+"],
    ["qsub"             , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1001|0|Rm|Rd|0000|0101|Rn"                  , "ARMv5TE+"],
    ["qsub8"            , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0001|0|Rn|Rd|1111|1111|Rm"                  , "ARMv6+"],
    ["qsub16"           , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0001|0|Rn|Rd|1111|0111|Rm"                  , "ARMv6+"],

    ["rbit"             , "Rd, Rm"                                     , "A32", "Cond|011|0111|1|1111|Rd|1111|0011|Rm"                , "ARMv6T2+"],
    ["rev"              , "Rd, Rm"                                     , "A32", "Cond|011|0101|1|1111|Rd|1111|0011|Rm"                , "ARMv6+"],
    ["rev16"            , "Rd, Rm"                                     , "A32", "Cond|011|0101|1|1111|Rd|1111|1011|Rm"                , "ARMv6+"],
    ["revsh"            , "Rd, Rm"                                     , "A32", "Cond|011|0111|1|1111|Rd|1111|1011|Rm"                , "ARMv6+"],
    ["rfeda"            , "[Rn]{!}"                                    , "A32", "1111|100|000|W|1|Rn|0000|1010|0000|0000"             , "ARMv6+"],
    ["rfeia/rfe"        , "[Rn]{!}"                                    , "A32", "1111|100|010|W|1|Rn|0000|1010|0000|0000"             , "ARMv6+"],
    ["rfedb"            , "[Rn]{!}"                                    , "A32", "1111|100|100|W|1|Rn|0000|1010|0000|0000"             , "ARMv6+"],
    ["rfeib"            , "[Rn]{!}"                                    , "A32", "1111|100|110|W|1|Rn|0000|1010|0000|0000"             , "ARMv6+"],
    ["ror"              , "Rd, Rm, #Shift"                             , "A32", "Cond|000|1101|0|0000|Rd|Shift:5|110|Rm"              , "ARMv4+"],
    ["ror"              , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1101|0|0000|Rd|Rm|0111|Rn"                  , "ARMv4+"],
    ["rors"             , "Rd, Rm, #Shift"                             , "A32", "Cond|000|1101|1|0000|Rd|Shift:5|110|Rm"              , "ARMv4+"],
    ["rors"             , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1101|1|0000|Rd|Rm|0111|Rn"                  , "ARMv4+"],
    ["rrx"              , "Rd, Rm"                                     , "A32", "Cond|000|1101|0|0000|Rd|00000|110|Rm"                , "ARMv4+"],
    ["rrxs"             , "Rd, Rm"                                     , "A32", "Cond|000|1101|1|0000|Rd|00000|110|Rm"                , "ARMv4+"],
    ["rsb"              , "Rd, Rn, #ImmA"                              , "A32", "Cond|001|0011|0|Rn|Rd|ImmA:12"                       , "ARMv4+"],
    ["rsbs"             , "Rd, Rn, #ImmA"                              , "A32", "Cond|001|0011|1|Rn|Rd|ImmA:12"                       , "ARMv4+"],
    ["rsb"              , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|0011|0|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["rsbs"             , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|0011|1|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["rsb"              , "Rd, Rn, Rm, Type Rs"                        , "A32", "Cond|000|0011|0|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["rsbs"             , "Rd, Rn, Rm, Type Rs"                        , "A32", "Cond|000|0011|1|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["rsc"              , "Rd, Rn, #ImmA"                              , "A32", "Cond|001|0111|0|Rn|Rd|ImmA:12"                       , "ARMv4+"],
    ["rscs"             , "Rd, Rn, #ImmA"                              , "A32", "Cond|001|0111|1|Rn|Rd|ImmA:12"                       , "ARMv4+"],
    ["rsc"              , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|0111|0|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["rscs"             , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|0111|1|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["rsc"              , "Rd, Rn, Rm, Type Rs"                        , "A32", "Cond|000|0111|0|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["rscs"             , "Rd, Rn, Rm, Type Rs"                        , "A32", "Cond|000|0111|1|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],

    ["sadd8"            , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0000|1|Rn|Rd|1111|1001|Rm"                  , "ARMv6+"],
    ["sadd16"           , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0000|1|Rn|Rd|1111|0001|Rm"                  , "ARMv6+"],
    ["sasx"             , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0000|1|Rn|Rd|1111|0011|Rm"                  , "ARMv6+"],
    ["sbc"              , "Rd, Rn, #ImmA"                              , "A32", "Cond|001|0110|0|Rn|Rd|ImmA:12"                       , "ARMv4+"],
    ["sbcs"             , "Rd, Rn, #ImmA"                              , "A32", "Cond|001|0110|1|Rn|Rd|ImmA:12"                       , "ARMv4+"],
    ["sbc"              , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|0110|0|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["sbcs"             , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|0110|1|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["sbc"              , "Rd, Rn, Rm,Type Rs"                         , "A32", "Cond|000|0110|0|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["sbcs"             , "Rd, Rn, Rm,Type Rs"                         , "A32", "Cond|000|0110|1|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["sbfx"             , "Rd, Rn,#LSB,#Width"                         , "A32", "Cond|011|1101|Width-1:5|Rd|LSB:5|101|Rn"             , "ARMv6T2+"],
    ["sdiv"             , "Rd, Rn, Rm"                                 , "A32", "Cond|011|1000|1|Rd|1111|Rm|0001|Rn"                  , "ARMv8+ IDIVA"],
    ["sel"              , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0100|0|Rn|Rd|1111|1011|Rm"                  , "ARMv6+"],
    ["setend"           , "#ImmZ"                                      , "A32", "1111|000|1000|0|0001|0000|00|ImmZ:1|0|0000|0000"     , "ARMv6+ ARMv8-"],
    ["sev"              , ""                                           , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0100"            , "ARMv7+ ARMv6K"],
    ["sevl"             , ""                                           , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0101"            , "?"],
    ["shadd8"           , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0001|1|Rn|Rd|1111|1001|Rm"                  , "ARMv6+"],
    ["shadd16"          , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0001|1|Rn|Rd|1111|0001|Rm"                  , "ARMv6+"],
    ["shasx"            , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0001|1|Rn|Rd|1111|0011|Rm"                  , "ARMv6+"],
    ["shsax"            , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0001|1|Rn|Rd|1111|0101|Rm"                  , "ARMv6+"],
    ["shsub8"           , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0001|1|Rn|Rd|1111|1111|Rm"                  , "ARMv6+"],
    ["shsub16"          , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0001|1|Rn|Rd|1111|0111|Rm"                  , "ARMv6+"],
    ["smc"              , "#ImmZ"                                      , "A32", "Cond|000|1|0|0|1|0|0000|0000|0000|0111|ImmZ:4"       , "SECURITY"],
    ["smlabb"           , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|000|1000|0|Rd|Ra|Rm|1000|Rn"                    , "ARMv6+ ARMv5TE"],
    ["smlabt"           , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|000|1000|0|Rd|Ra|Rm|1100|Rn"                    , "ARMv6+ ARMv5TE"],
    ["smlatb"           , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|000|1000|0|Rd|Ra|Rm|1010|Rn"                    , "ARMv6+ ARMv5TE"],
    ["smlatt"           , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|000|1000|0|Rd|Ra|Rm|1110|Rn"                    , "ARMv6+ ARMv5TE"],
    ["smlad"            , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|011|1000|0|Rd|Ra|Rm|0001|Rn"                    , "ARMv6+"],
    ["smladx"           , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|011|1000|0|Rd|Ra|Rm|0011|Rn"                    , "ARMv6+"],
    ["smlal"            , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|000|0111|0|RdHi|RdLo|Rm|1001|Rn"                , "ARMv4+"],
    ["smlals"           , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|000|0111|1|RdHi|RdLo|Rm|1001|Rn"                , "ARMv4+"],
    ["smlalbb"          , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|000|1010|0|RdHi|RdLo|Rm|1000|Rn"                , "ARMv6+ ARMv5TE"],
    ["smlalbt"          , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|000|1010|0|RdHi|RdLo|Rm|1100|Rn"                , "ARMv6+ ARMv5TE"],
    ["smlaltb"          , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|000|1010|0|RdHi|RdLo|Rm|1010|Rn"                , "ARMv6+ ARMv5TE"],
    ["smlaltt"          , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|000|1010|0|RdHi|RdLo|Rm|1110|Rn"                , "ARMv6+ ARMv5TE"],
    ["smlald"           , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|011|1010|0|RdHi|RdLo|Rm|0001|Rn"                , "ARMv6+"],
    ["smlaldx"          , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|011|1010|0|RdHi|RdLo|Rm|0011|Rn"                , "ARMv6+"],
    ["smlawb"           , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|000|1001|0|Rd|Ra|Rm|1000|Rn"                    , "ARMv6+ ARMv5TE"],
    ["smlawt"           , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|000|1001|0|Rd|Ra|Rm|1100|Rn"                    , "ARMv6+ ARMv5TE"],
    ["smlsd"            , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|011|1000|0|Rd|Ra|Rm|0101|Rn"                    , "ARMv6+"],
    ["smlsdx"           , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|011|1000|0|Rd|Ra|Rm|0111|Rn"                    , "ARMv6+"],
    ["smlsld"           , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|011|1010|0|RdHi|RdLo|Rm|0101|Rn"                , "ARMv6+"],
    ["smlsldx"          , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|011|1010|0|RdHi|RdLo|Rm|0111|Rn"                , "ARMv6+"],
    ["smmla"            , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|011|1010|1|Rd|Ra|Rm|0001|Rn"                    , "ARMv6+"],
    ["smmlar"           , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|011|1010|1|Rd|Ra|Rm|0011|Rn"                    , "ARMv6+"],
    ["smmls"            , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|011|1010|1|Rd|Ra|Rm|1101|Rn"                    , "ARMv6+"],
    ["smmlsr"           , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|011|1010|1|Rd|Ra|Rm|1111|Rn"                    , "ARMv6+"],
    ["smmul"            , "Rd, Rn, Rm"                                 , "A32", "Cond|011|1010|1|Rd|1111|Rm|0001|Rn"                  , "ARMv6+"],
    ["smmulr"           , "Rd, Rn, Rm"                                 , "A32", "Cond|011|1010|1|Rd|1111|Rm|0011|Rn"                  , "ARMv6+"],
    ["smuad"            , "Rd, Rn, Rm"                                 , "A32", "Cond|011|1000|0|Rd|1111|Rm|0001|Rn"                  , "ARMv6+"],
    ["smuadx"           , "Rd, Rn, Rm"                                 , "A32", "Cond|011|1000|0|Rd|1111|Rm|0011|Rn"                  , "ARMv6+"],
    ["smulbb"           , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1011|0|Rd|SBZ:4|Rm|1000|Rn"                 , "ARMv6+ ARMv5TE"],
    ["smulbt"           , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1011|0|Rd|SBZ:4|Rm|1100|Rn"                 , "ARMv6+ ARMv5TE"],
    ["smultb"           , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1011|0|Rd|SBZ:4|Rm|1010|Rn"                 , "ARMv6+ ARMv5TE"],
    ["smultt"           , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1011|0|Rd|SBZ:4|Rm|1110|Rn"                 , "ARMv6+ ARMv5TE"],
    ["smull"            , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|000|0110|0|RdHi|RdLo|Rm|1001|Rn"                , "ARMv4+"],
    ["smulls"           , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|000|0110|1|RdHi|RdLo|Rm|1001|Rn"                , "ARMv4+"],
    ["smulwb"           , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1001|0|Rd|SBZ:4|Rm|1010|Rn"                 , "ARMv6+ ARMv5TE"],
    ["smulwt"           , "Rd, Rn, Rm"                                 , "A32", "Cond|000|1001|0|Rd|SBZ:4|Rm|1110|Rn"                 , "ARMv6+ ARMv5TE"],
    ["smusd"            , "Rd, Rn, Rm"                                 , "A32", "Cond|011|1000|0|Rd|1111|Rm|0101|Rn"                  , "ARMv6+"],
    ["smusdx"           , "Rd, Rn, Rm"                                 , "A32", "Cond|011|1000|0|Rd|1111|Rm|0111|Rn"                  , "ARMv6+"],
    ["srsda"            , "[SP]{!}, #Mode"                             , "A32", "1111|100|001|W|0|1101|0000|0101|000|Mode:5"          , "ARMv6+"],
    ["srsia/srs"        , "[SP]{!}, #Mode"                             , "A32", "1111|100|011|W|0|1101|0000|0101|000|Mode:5"          , "ARMv6+"],
    ["srsdb"            , "[SP]{!}, #Mode"                             , "A32", "1111|100|101|W|0|1101|0000|0101|000|Mode:5"          , "ARMv6+"],
    ["srsib"            , "[SP]{!}, #Mode"                             , "A32", "1111|100|111|W|0|1101|0000|0101|000|Mode:5"          , "ARMv6+"],
    ["ssat"             , "Rd, #ImmZ, Rn, {Type #Shift}"               , "A32", "Cond|011|0101|ImmZ:5|Rd|Shift:5|Type[1]|01|Rn"       , "ARMv6+"],
    ["ssat16"           , "Rd, #ImmZ, Rn"                              , "A32", "Cond|011|0101|0|ImmZ:4|Rd|1111|0011|Rn"              , "ARMv6+"],
    ["ssax"             , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0000|1|Rn|Rd|1111|0101|Rm"                  , "ARMv6+"],
    ["ssub8"            , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0000|1|Rn|Rd|1111|1111|Rm"                  , "ARMv6+"],
    ["ssub16"           , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0000|1|Rn|Rd|1111|0111|Rm"                  , "ARMv6+"],
    // STC
    ["stl"              , "Rt, [Rn]"                                   , "A32", "Cond|000|1100|0|Rn|1111|1100|1001|Rt"                , "?"],
    ["stlb"             , "Rt, [Rn]"                                   , "A32", "Cond|000|1110|0|Rn|1111|1100|1001|Rt"                , "?"],
    ["stlex"            , "Rd, Rt, [Rn]"                               , "A32", "Cond|000|1100|0|Rn|Rd|1110|1001|Rt"                  , "?"],
    ["stlexb"           , "Rd, Rt, [Rn]"                               , "A32", "Cond|000|1110|0|Rn|Rd|1110|1001|Rt"                  , "?"],
    ["stlexd"           , "Rd, Rt, Rt2, [Rn]"                          , "A32", "Cond|000|1101|0|Rn|Rd|1110|1001|Rt"                  , "?"],
    ["stlexh"           , "Rd, Rt, [Rn]"                               , "A32", "Cond|000|1111|0|Rn|Rd|1110|1001|Rt"                  , "?"],
    ["stlh"             , "Rt, [Rn]"                                   , "A32", "Cond|000|1111|0|Rn|1111|1100|1001|Rt"                , "?"],
    // STM
    ["stm"              , "[Rn]{!}, RList"                             , "A32", "Cond|100|010|W|0|Rn|RList:16"                        , "ARMv4+"],
    ["stm"              , "[Rn], RList"                                , "A32", "Cond|100|011|0|0|Rn|RList:16"                        , "ARMv4+"],
    ["stmda"            , "[Rn]{!}, RList"                             , "A32", "Cond|100|000|W|0|Rn|RList:16"                        , "ARMv4+"],
    ["stmda"            , "[Rn], RList"                                , "A32", "Cond|100|001|0|0|Rn|RList:16"                        , "ARMv4+"],
    ["stmdb"            , "[Rn]{!}, RList"                             , "A32", "Cond|100|100|W|0|Rn|RList:16"                        , "ARMv4+"],
    ["stmdb"            , "[Rn], RList"                                , "A32", "Cond|100|101|0|0|Rn|RList:16"                        , "ARMv4+"],
    ["stmib"            , "[Rn]{!}, RList"                             , "A32", "Cond|100|110|W|0|Rn|RList:16"                        , "ARMv4+"],
    ["stmib"            , "[Rn], RList"                                , "A32", "Cond|100|111|0|0|Rn|RList:16"                        , "ARMv4+"],
    ["str"              , "Rt, [Rn, {#+/-ImmZ}]{!}"                    , "A32", "Cond|010|P|U|0|W|0|Rn|Rt|ImmZ:12"                    , "ARMv4+"],
    ["str"              , "Rt, [Rn, +/-Rm, {Shift}]{!}"                , "A32", "Cond|011|P|U|0|W|0|Rn|Rt|Shift:5|Type:2|0|Rm"        , "ARMv4+"],
    ["strt"             , "Rt, [Rn, {#+/-ImmZ}]!"                      , "A32", "Cond|010|0|U|0|1|0|Rn|Rt|ImmZ:12"                    , "ARMv4+"],
    ["strt"             , "Rt, [Rn, +/-Rm, {Shift}]!"                  , "A32", "Cond|011|0|U|0|1|0|Rn|Rt|Shift:5|Type:2|0|Rm"        , "ARMv4+"],
    ["strb"             , "Rt, [Rn, {#+/-ImmZ}]{!}"                    , "A32", "Cond|010|P|U|1|W|0|Rn|Rt|ImmZ:12"                    , "ARMv4+"],
    ["strb"             , "Rt, [Rn, +/-Rm, {Shift}]{!}"                , "A32", "Cond|011|P|U|1|W|0|Rn|Rt|Shift:5|Type:2|0|Rm"        , "ARMv4+"],
    ["strbt"            , "Rt, [Rn, {#+/-ImmZ}]!"                      , "A32", "Cond|010|0|U|1|1|0|Rn|Rt|ImmZ:12"                    , "ARMv4+"],
    ["strbt"            , "Rt, [Rn, +/-Rm, {Shift}]!"                  , "A32", "Cond|011|0|U|1|1|0|Rn|Rt|Shift:5|Type:2|0|Rm"        , "ARMv4+"],
    ["strd"             , "Rt, Rt2, [Rn, {+/-Rm}]{!}"                  , "A32", "Cond|000|P|U|0|W|0|Rn|Rt|0000|1111|Rm"               , "ARMv4+"],
    ["strd"             , "Rt, Rt2, [Rn, {#+/-ImmZ}]{!}"               , "A32", "Cond|000|P|U|1|W|0|Rn|Rt|ImmZ:4|1111|ImmZ:4"         , "ARMv4+"],
    ["strex"            , "Rd, Rt, [Rn]"                               , "A32", "Cond|000|1|1|0|0|0|Rn|Rd|1111|1001|Rt"               , "ARMv7+ ARMv6"],
    ["strexd"           , "Rd, Rt, Rt2, [Rn]"                          , "A32", "Cond|000|1|1|0|1|0|Rn|Rd|1111|1001|Rt"               , "ARMv7+ ARMv6K"],
    ["strexb"           , "Rd, Rt, [Rn]"                               , "A32", "Cond|000|1|1|1|0|0|Rn|Rd|1111|1001|Rt"               , "ARMv7+ ARMv6K"],
    ["strexh"           , "Rd, Rt, [Rn]"                               , "A32", "Cond|000|1|1|1|1|0|Rn|Rd|1111|1001|Rt"               , "ARMv7+ ARMv6K"],
    ["strh"             , "Rt, [Rn, {#+/-ImmZ}]{!}"                    , "A32", "Cond|000|P|U|1|W|0|Rn|Rt|ImmZ:4|1011|ImmZ:4"         , "ARMv4+"],
    ["strh"             , "Rt, [Rn, +/-Rm]{!}"                         , "A32", "Cond|000|P|U|0|W|0|Rn|Rt|0000|1011|Rm"               , "ARMv4+"],
    ["strht"            , "Rt, [Rn, {#+/-ImmZ}]!"                      , "A32", "Cond|000|0|U|1|1|0|Rn|Rt|ImmZ:4|1011|ImmZ:4"         , "ARMv6T2+"],
    ["strht"            , "Rt, [Rn, +/-Rm]!"                           , "A32", "Cond|000|0|U|0|1|0|Rn|Rt|0000|1011|Rm"               , "ARMv6T2+"],
    ["sub"              , "Rd, Rn, #ImmA"                              , "A32", "Cond|001|0010|0|Rn|Rd|ImmA:12"                       , "ARMv4+"],
    ["subs"             , "Rd, Rn, #ImmA"                              , "A32", "Cond|001|0010|1|Rn|Rd|ImmA:12"                       , "ARMv4+"],
    ["sub"              , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|0010|0|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["subs"             , "Rd, Rn, Rm, {Type #Shift}"                  , "A32", "Cond|000|0010|1|Rn|Rd|Shift:5|Type:2|0|Rm"           , "ARMv4+"],
    ["sub"              , "Rd, Rn, Rm, Type Rs"                        , "A32", "Cond|000|0010|0|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["subs"             , "Rd, Rn, Rm, Type Rs"                        , "A32", "Cond|000|0010|1|Rn|Rd|Rs|0|Type:2|1|Rm"              , "ARMv4+"],
    ["svc"              , "#ImmZ"                                      , "A32", "Cond|111|1|ImmZ:24"                                  , "ARMv4+"],
    ["swp"              , "Rt,Rt2, [Rn]"                               , "A32", "Cond|000|1000|0|Rn|Rt|0000|1001|Rt2"                 , "ARMv4+ ARMv6-"],
    ["swpb"             , "Rt,Rt2, [Rn]"                               , "A32", "Cond|000|1010|0|Rn|Rt|0000|1001|Rt2"                 , "ARMv4+ ARMv6-"],
    ["sxtab"            , "Rd, Rn, Rm, {#Rot*8}"                       , "A32", "Cond|011|0101|0|Rn|Rd|Rot:2|00|0111|Rm"              , "ARMv6+"],
    ["sxtab16"          , "Rd, Rn, Rm, {#Rot*8}"                       , "A32", "Cond|011|0100|0|Rn|Rd|Rot:2|00|0111|Rm"              , "ARMv6+"],
    ["sxtah"            , "Rd, Rn, Rm, {#Rot*8}"                       , "A32", "Cond|011|0101|1|Rn|Rd|Rot:2|00|0111|Rm"              , "ARMv6+"],
    ["sxtb"             , "Rd, Rm, {#Rot*8}"                           , "A32", "Cond|011|0101|0|1111|Rd|Rot:2|00|0111|Rm"            , "ARMv6+"],
    ["sxtb16"           , "Rd, Rm, {#Rot*8}"                           , "A32", "Cond|011|0100|0|1111|Rd|Rot:2|00|0111|Rm"            , "ARMv6+"],
    ["sxth"             , "Rd, Rm, {#Rot*8}"                           , "A32", "Cond|011|0101|1|1111|Rd|Rot:2|00|0111|Rm"            , "ARMv6+"],

    ["teq"              , "Rn, #ImmC"                                  , "A32", "Cond|001|1001|1|Rn|0000|ImmC:12"                     , "ARMv4+"],
    ["tst"              , "Rn, #ImmC"                                  , "A32", "Cond|001|1000|1|Rn|0000|ImmC:12"                     , "ARMv4+"],
    ["teq"              , "Rn, Rm, {Type #Shift}"                      , "A32", "Cond|000|1001|1|Rn|0000|Shift:5|Type:2|0|Rm"         , "ARMv4+"],
    ["tst"              , "Rn, Rm, {Type #Shift}"                      , "A32", "Cond|000|1000|1|Rn|0000|Shift:5|Type:2|0|Rm"         , "ARMv4+"],
    ["teq"              , "Rn, Rm, Type Rs"                            , "A32", "Cond|000|1001|1|Rn|0000|Rs|0|Type:2|1|Rm"            , "ARMv4+"],
    ["tst"              , "Rn, Rm, Type Rs"                            , "A32", "Cond|000|1000|1|Rn|0000|Rs|0|Type:2|1|Rm"            , "ARMv4+"],

    ["uadd8"            , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0010|1|Rn|Rd|1111|1001|Rm"                  , "ARMv6+"],
    ["uadd16"           , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0010|1|Rn|Rd|1111|0001|Rm"                  , "ARMv6+"],
    ["uasx"             , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0010|1|Rn|Rd|1111|0011|Rm"                  , "ARMv6+"],
    ["ubfx"             , "Rd, Rn, #LSB, #Width"                       , "A32", "Cond|011|1111|Width-1:5|Rd|LSB:5|101|Rn"             , "ARMv6T2+"],
    ["udf"              , "ImmZ"                                       , "A32", "1110|011|1111|1|ImmZ:12|1111|ImmZ:4"                 , "?"],
    ["udiv"             , "Rd, Rn, Rm"                                 , "A32", "Cond|011|1001|1|Rd|1111|Rm|0001|Rn"                  , "ARMv8+ IDIVA"],
    ["uhadd8"           , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0011|1|Rn|Rd|1111|1001|Rm"                  , "ARMv6+"],
    ["uhadd16"          , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0011|1|Rn|Rd|1111|0001|Rm"                  , "ARMv6+"],
    ["uhasx"            , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0011|1|Rn|Rd|1111|0011|Rm"                  , "ARMv6+"],
    ["uhsax"            , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0011|1|Rn|Rd|1111|0101|Rm"                  , "ARMv6+"],
    ["uhsub8"           , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0011|1|Rn|Rd|1111|1111|Rm"                  , "ARMv6+"],
    ["uhsub16"          , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0011|1|Rn|Rd|1111|0111|Rm"                  , "ARMv6+"],
    ["umaal"            , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|000|0010|0|RdHi|RdLo|Rm|1001|Rn"                , "ARMv6+"],
    ["umlal"            , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|000|0101|0|RdHi|RdLo|Rm|1001|Rn"                , "ARMv4+"],
    ["umlals"           , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|000|0101|1|RdHi|RdLo|Rm|1001|Rn"                , "ARMv4+"],
    ["umull"            , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|000|0100|0|RdHi|RdLo|Rm|1001|Rn"                , "ARMv4+"],
    ["umulls"           , "RdLo, RdHi, Rn, Rm"                         , "A32", "Cond|000|0100|1|RdHi|RdLo|Rm|1001|Rn"                , "ARMv4+"],
    ["uqadd8"           , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0011|0|Rn|Rd|1111|1001|Rm"                  , "ARMv6+"],
    ["uqadd16"          , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0011|0|Rn|Rd|1111|0001|Rm"                  , "ARMv6+"],
    ["uqasx"            , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0011|0|Rn|Rd|1111|0011|Rm"                  , "ARMv6+"],
    ["uqsax"            , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0011|0|Rn|Rd|1111|0101|Rm"                  , "ARMv6+"],
    ["uqsub8"           , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0011|0|Rn|Rd|1111|1111|Rm"                  , "ARMv6+"],
    ["uqsub16"          , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0011|0|Rn|Rd|1111|0111|Rm"                  , "ARMv6+"],
    ["usad8"            , "Rd, Rn, Rm"                                 , "A32", "Cond|011|1100|0|Rd|1111|Rm|0001|Rn"                  , "ARMv6+"],
    ["usada8"           , "Rd, Rn, Rm, Ra"                             , "A32", "Cond|011|1100|0|Rd|Ra|Rm|0001|Rn"                    , "ARMv6+"],
    ["usat"             , "Rd, #ImmZ, Rn, {Type #Shift}"               , "A32", "Cond|011|0111|ImmZ:5|Rd|Shift:5|Type[1]|01|Rn"       , "ARMv6+"],
    ["usat16"           , "Rd, #ImmZ, Rn"                              , "A32", "Cond|011|0111|0|ImmZ:4|Rd|1111|0011|Rn"              , "ARMv6+"],
    ["usax"             , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0010|1|Rn|Rd|1111|0101|Rm"                  , "ARMv6+"],
    ["usub8"            , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0010|1|Rn|Rd|1111|1111|Rm"                  , "ARMv6+"],
    ["usub16"           , "Rd, Rn, Rm"                                 , "A32", "Cond|011|0010|1|Rn|Rd|1111|0111|Rm"                  , "ARMv6+"],
    ["uxtab"            , "Rd, Rn, Rm, {#Rot*8}"                       , "A32", "Cond|011|0111|0|Rn|Rd|Rot:2|00|0111|Rm"              , "ARMv6+"],
    ["uxtab16"          , "Rd, Rn, Rm, {#Rot*8}"                       , "A32", "Cond|011|0110|0|Rn|Rd|Rot:2|00|0111|Rm"              , "ARMv6+"],
    ["uxtah"            , "Rd, Rn, Rm, {#Rot*8}"                       , "A32", "Cond|011|0111|1|Rn|Rd|Rot:2|00|0111|Rm"              , "ARMv6+"],
    ["uxtb"             , "Rd, Rm, {#Rot*8}"                           , "A32", "Cond|011|0111|0|1111|Rd|Rot:2|00|0111|Rm"            , "ARMv6+"],
    ["uxtb16"           , "Rd, Rm, {#Rot*8}"                           , "A32", "Cond|011|0110|0|1111|Rd|Rot:2|00|0111|Rm"            , "?"],
    ["uxth"             , "Rd, Rm, {#Rot*8}"                           , "A32", "Cond|011|0111|1|1111|Rd|Rot:2|00|0111|Rm"            , "ARMv6+"],

    ["wfe"              , ""                                           , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0010"            , "ARMv7+ ARMv6K"],
    ["wfi"              , ""                                           , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0011"            , "ARMv7+ ARMv6K"],

    ["yield"            , ""                                           , "A32", "Cond|001|1001|0|0000|1111|0000|0000|0001"            , "ARMv7+ ARMv6K"]
  ]
};

}).apply(this, typeof module === "object" && module && module.exports
  ? [module, "exports"] : [this.asmdb || (this.asmdb = {}), "armdata"]);
