

================================================================
== Vitis HLS Report for 'write_gmem_Pipeline_VITIS_LOOP_527_4'
================================================================
* Date:           Tue Oct 18 21:21:21 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3139|     3139|  31.390 us|  31.390 us|  3139|  3139|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_527_4  |     3137|     3137|         3|          1|          1|  3136|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     523|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      532|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      532|     586|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln527_fu_119_p2               |         +|   0|  0|   19|          12|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|    2|           1|           1|
    |icmp_ln527_fu_113_p2              |      icmp|   0|  0|   12|          12|          11|
    |icmp_ln528_fu_129_p2              |      icmp|   0|  0|    9|           4|           2|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |select_ln528_fu_176_p3            |    select|   0|  0|  473|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  523|          34|          21|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i            |   9|          2|   12|         24|
    |gmem_blk_n_W                  |   9|          2|    1|          2|
    |i_3_fu_72                     |   9|          2|   12|         24|
    |maxp2d_64_f_map_out133_blk_n  |   9|          2|    1|          2|
    |phi_ln528_fu_68               |   9|          2|  480|        960|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  63|         14|  508|       1016|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_3_fu_72                         |   12|   0|   12|          0|
    |icmp_ln527_reg_208                |    1|   0|    1|          0|
    |icmp_ln528_reg_212                |    1|   0|    1|          0|
    |icmp_ln528_reg_212_pp0_iter1_reg  |    1|   0|    1|          0|
    |phi_ln528_fu_68                   |  480|   0|  480|          0|
    |tmp_reg_222                       |   32|   0|   32|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  532|   0|  532|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_527_4|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_527_4|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_527_4|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_527_4|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_527_4|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  write_gmem_Pipeline_VITIS_LOOP_527_4|  return value|
|maxp2d_64_f_map_out133_dout            |   in|   32|     ap_fifo|                maxp2d_64_f_map_out133|       pointer|
|maxp2d_64_f_map_out133_num_data_valid  |   in|   13|     ap_fifo|                maxp2d_64_f_map_out133|       pointer|
|maxp2d_64_f_map_out133_fifo_cap        |   in|   13|     ap_fifo|                maxp2d_64_f_map_out133|       pointer|
|maxp2d_64_f_map_out133_empty_n         |   in|    1|     ap_fifo|                maxp2d_64_f_map_out133|       pointer|
|maxp2d_64_f_map_out133_read            |  out|    1|     ap_fifo|                maxp2d_64_f_map_out133|       pointer|
|m_axi_gmem_AWVALID                     |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWREADY                     |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWADDR                      |  out|   64|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWID                        |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWLEN                       |  out|   32|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWSIZE                      |  out|    3|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWBURST                     |  out|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWLOCK                      |  out|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWCACHE                     |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWPROT                      |  out|    3|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWQOS                       |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWREGION                    |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWUSER                      |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WVALID                      |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WREADY                      |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WDATA                       |  out|  512|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WSTRB                       |  out|   64|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WLAST                       |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WID                         |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WUSER                       |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARVALID                     |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARREADY                     |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARADDR                      |  out|   64|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARID                        |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARLEN                       |  out|   32|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARSIZE                      |  out|    3|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARBURST                     |  out|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARLOCK                      |  out|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARCACHE                     |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARPROT                      |  out|    3|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARQOS                       |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARREGION                    |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARUSER                      |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RVALID                      |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RREADY                      |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RDATA                       |   in|  512|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RLAST                       |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RID                         |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RFIFONUM                    |   in|    9|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RUSER                       |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RRESP                       |   in|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_BVALID                      |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_BREADY                      |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_BRESP                       |   in|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_BID                         |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_BUSER                       |   in|    1|       m_axi|                                  gmem|       pointer|
|sext_ln527                             |   in|   58|     ap_none|                            sext_ln527|        scalar|
+---------------------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln528 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 7 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln527_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln527"   --->   Operation 8 'read' 'sext_ln527_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln527_cast = sext i58 %sext_ln527_read"   --->   Operation 9 'sext' 'sext_ln527_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_49, i32 0, i32 0, void @empty_30, i32 64, i32 0, void @empty_36, void @empty_35, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxp2d_64_f_map_out133, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %i_3"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i480 0, i480 %phi_ln528"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i12 %i_3"   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.82ns)   --->   "%icmp_ln527 = icmp_eq  i12 %i, i12 3136" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 16 'icmp' 'icmp_ln527' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.99ns)   --->   "%add_ln527 = add i12 %i, i12 1" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 17 'add' 'add_ln527' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln527 = br i1 %icmp_ln527, void %for.inc31.split, void %VITIS_LOOP_530_5.exitStub" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 18 'br' 'br_ln527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_90 = trunc i12 %i"   --->   Operation 19 'trunc' 'empty_90' <Predicate = (!icmp_ln527)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%icmp_ln528 = icmp_eq  i4 %empty_90, i4 15" [forward_prop/src/forward_prop.cpp:528]   --->   Operation 20 'icmp' 'icmp_ln528' <Predicate = (!icmp_ln527)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln528 = br i1 %icmp_ln528, void %for.inc31.split._crit_edge, void" [forward_prop/src/forward_prop.cpp:528]   --->   Operation 21 'br' 'br_ln528' <Predicate = (!icmp_ln527)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln527 = store i12 %add_ln527, i12 %i_3" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 22 'store' 'store_ln527' <Predicate = (!icmp_ln527)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln527_cast" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 23 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3136, i64 3136, i64 3136"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.72ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %maxp2d_64_f_map_out133" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'read' 'tmp' <Predicate = (!icmp_ln527)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3136> <FIFO>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln527)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%phi_ln528_load_1 = load i480 %phi_ln528" [forward_prop/src/forward_prop.cpp:528]   --->   Operation 27 'load' 'phi_ln528_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %tmp, i480 %phi_ln528_load_1" [forward_prop/src/forward_prop.cpp:528]   --->   Operation 29 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (7.30ns)   --->   "%write_ln528 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %gmem_addr, i512 %or_ln3, i64 18446744073709551615" [forward_prop/src/forward_prop.cpp:528]   --->   Operation 30 'write' 'write_ln528' <Predicate = (icmp_ln528)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln528 = br void %for.inc31.split._crit_edge" [forward_prop/src/forward_prop.cpp:528]   --->   Operation 31 'br' 'br_ln528' <Predicate = (icmp_ln528)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%phi_ln528_load = load i480 %phi_ln528" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 32 'load' 'phi_ln528_load' <Predicate = (!icmp_ln528)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = partselect i448 @_ssdm_op_PartSelect.i448.i480.i32.i32, i480 %phi_ln528_load, i32 32, i32 479" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 33 'partselect' 'tmp_s' <Predicate = (!icmp_ln528)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i448, i32 %tmp, i448 %tmp_s" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 34 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln528)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.61ns)   --->   "%select_ln528 = select i1 %icmp_ln528, i480 0, i480 %tmp_2" [forward_prop/src/forward_prop.cpp:528]   --->   Operation 35 'select' 'select_ln528' <Predicate = true> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln527 = store i480 %select_ln528, i480 %phi_ln528" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 36 'store' 'store_ln527' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln527 = br void %for.inc31" [forward_prop/src/forward_prop.cpp:527]   --->   Operation 37 'br' 'br_ln527' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln527]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ maxp2d_64_f_map_out133]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln528         (alloca           ) [ 0111]
i_3               (alloca           ) [ 0100]
sext_ln527_read   (read             ) [ 0000]
sext_ln527_cast   (sext             ) [ 0110]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
i                 (load             ) [ 0000]
icmp_ln527        (icmp             ) [ 0110]
add_ln527         (add              ) [ 0000]
br_ln527          (br               ) [ 0000]
empty_90          (trunc            ) [ 0000]
icmp_ln528        (icmp             ) [ 0111]
br_ln528          (br               ) [ 0000]
store_ln527       (store            ) [ 0000]
gmem_addr         (getelementptr    ) [ 0101]
specpipeline_ln0  (specpipeline     ) [ 0000]
empty             (speclooptripcount) [ 0000]
tmp               (read             ) [ 0101]
phi_ln528_load_1  (load             ) [ 0000]
specloopname_ln0  (specloopname     ) [ 0000]
or_ln3            (bitconcatenate   ) [ 0000]
write_ln528       (write            ) [ 0000]
br_ln528          (br               ) [ 0000]
phi_ln528_load    (load             ) [ 0000]
tmp_s             (partselect       ) [ 0000]
tmp_2             (bitconcatenate   ) [ 0000]
select_ln528      (select           ) [ 0000]
store_ln527       (store            ) [ 0000]
br_ln527          (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln527">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln527"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="maxp2d_64_f_map_out133">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxp2d_64_f_map_out133"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i480"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i448.i480.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i480.i32.i448"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="phi_ln528_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln528/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_3_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln527_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="58" slack="0"/>
<pin id="78" dir="0" index="1" bw="58" slack="0"/>
<pin id="79" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln527_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln528_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="512" slack="1"/>
<pin id="91" dir="0" index="2" bw="512" slack="0"/>
<pin id="92" dir="0" index="3" bw="1" slack="0"/>
<pin id="93" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln528/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln527_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="58" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln527_cast/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="12" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="480" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="12" slack="0"/>
<pin id="112" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln527_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="12" slack="0"/>
<pin id="115" dir="0" index="1" bw="12" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln527/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln527_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="12" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln527/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="empty_90_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="12" slack="0"/>
<pin id="127" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_90/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln528_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln528/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln527_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="0"/>
<pin id="137" dir="0" index="1" bw="12" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln527/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="gmem_addr_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="1"/>
<pin id="143" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="phi_ln528_load_1_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="480" slack="2"/>
<pin id="147" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln528_load_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="or_ln3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="512" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="0" index="2" bw="480" slack="0"/>
<pin id="152" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="phi_ln528_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="480" slack="2"/>
<pin id="158" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln528_load/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_s_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="448" slack="0"/>
<pin id="161" dir="0" index="1" bw="480" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="0" index="3" bw="10" slack="0"/>
<pin id="164" dir="1" index="4" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="480" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="1"/>
<pin id="172" dir="0" index="2" bw="448" slack="0"/>
<pin id="173" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln528_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="2"/>
<pin id="178" dir="0" index="1" bw="480" slack="0"/>
<pin id="179" dir="0" index="2" bw="480" slack="0"/>
<pin id="180" dir="1" index="3" bw="480" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln528/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln527_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="480" slack="0"/>
<pin id="185" dir="0" index="1" bw="480" slack="2"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln527/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="phi_ln528_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="480" slack="0"/>
<pin id="190" dir="1" index="1" bw="480" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln528 "/>
</bind>
</comp>

<comp id="196" class="1005" name="i_3_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="0"/>
<pin id="198" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="203" class="1005" name="sext_ln527_cast_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln527_cast "/>
</bind>
</comp>

<comp id="208" class="1005" name="icmp_ln527_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln527 "/>
</bind>
</comp>

<comp id="212" class="1005" name="icmp_ln528_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="2"/>
<pin id="214" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln528 "/>
</bind>
</comp>

<comp id="217" class="1005" name="gmem_addr_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="512" slack="1"/>
<pin id="219" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="56" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="58" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="99"><net_src comp="76" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="110" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="110" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="119" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="153"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="145" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="165"><net_src comp="60" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="62" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="64" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="174"><net_src comp="66" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="159" pin="4"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="169" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="68" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="195"><net_src comp="188" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="199"><net_src comp="72" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="206"><net_src comp="96" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="211"><net_src comp="113" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="129" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="220"><net_src comp="140" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="225"><net_src comp="82" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="169" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
	Port: maxp2d_64_f_map_out133 | {}
 - Input state : 
	Port: write_gmem_Pipeline_VITIS_LOOP_527_4 : gmem | {}
	Port: write_gmem_Pipeline_VITIS_LOOP_527_4 : sext_ln527 | {1 }
	Port: write_gmem_Pipeline_VITIS_LOOP_527_4 : maxp2d_64_f_map_out133 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln527 : 2
		add_ln527 : 2
		br_ln527 : 3
		empty_90 : 2
		icmp_ln528 : 3
		br_ln528 : 4
		store_ln527 : 3
	State 2
	State 3
		or_ln3 : 1
		write_ln528 : 2
		tmp_s : 1
		tmp_2 : 2
		select_ln528 : 3
		store_ln527 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln528_fu_176    |    0    |   473   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln527_fu_113     |    0    |    12   |
|          |      icmp_ln528_fu_129     |    0    |    9    |
|----------|----------------------------|---------|---------|
|    add   |      add_ln527_fu_119      |    0    |    19   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln527_read_read_fu_76 |    0    |    0    |
|          |       tmp_read_fu_82       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln528_write_fu_88  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln527_cast_fu_96   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |       empty_90_fu_125      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        or_ln3_fu_148       |    0    |    0    |
|          |        tmp_2_fu_169        |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_s_fu_159        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   513   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   gmem_addr_reg_217   |   512  |
|      i_3_reg_196      |   12   |
|   icmp_ln527_reg_208  |    1   |
|   icmp_ln528_reg_212  |    1   |
|   phi_ln528_reg_188   |   480  |
|sext_ln527_cast_reg_203|   64   |
|      tmp_reg_222      |   32   |
+-----------------------+--------+
|         Total         |  1102  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   513  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1102  |    -   |
+-----------+--------+--------+
|   Total   |  1102  |   513  |
+-----------+--------+--------+
