
STM32F446_ADC_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b040  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f18  0800b210  0800b210  0001b210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d128  0800d128  000200b8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d128  0800d128  0001d128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d130  0800d130  000200b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d130  0800d130  0001d130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d134  0800d134  0001d134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  0800d138  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000703c  200000b8  0800d1f0  000200b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200070f4  0800d1f0  000270f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000156bc  00000000  00000000  0002012b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003504  00000000  00000000  000357e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013b0  00000000  00000000  00038cf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f31  00000000  00000000  0003a0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026776  00000000  00000000  0003afd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019f79  00000000  00000000  00061747  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2b97  00000000  00000000  0007b6c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005e28  00000000  00000000  0015e258  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00164080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b8 	.word	0x200000b8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b1f8 	.word	0x0800b1f8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000bc 	.word	0x200000bc
 800020c:	0800b1f8 	.word	0x0800b1f8

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c3c:	f000 b970 	b.w	8000f20 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9e08      	ldr	r6, [sp, #32]
 8000c5e:	460d      	mov	r5, r1
 8000c60:	4604      	mov	r4, r0
 8000c62:	460f      	mov	r7, r1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d14a      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4694      	mov	ip, r2
 8000c6c:	d965      	bls.n	8000d3a <__udivmoddi4+0xe2>
 8000c6e:	fab2 f382 	clz	r3, r2
 8000c72:	b143      	cbz	r3, 8000c86 <__udivmoddi4+0x2e>
 8000c74:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c78:	f1c3 0220 	rsb	r2, r3, #32
 8000c7c:	409f      	lsls	r7, r3
 8000c7e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c82:	4317      	orrs	r7, r2
 8000c84:	409c      	lsls	r4, r3
 8000c86:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c8a:	fa1f f58c 	uxth.w	r5, ip
 8000c8e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c92:	0c22      	lsrs	r2, r4, #16
 8000c94:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c98:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c9c:	fb01 f005 	mul.w	r0, r1, r5
 8000ca0:	4290      	cmp	r0, r2
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x62>
 8000ca4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ca8:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000cac:	f080 811c 	bcs.w	8000ee8 <__udivmoddi4+0x290>
 8000cb0:	4290      	cmp	r0, r2
 8000cb2:	f240 8119 	bls.w	8000ee8 <__udivmoddi4+0x290>
 8000cb6:	3902      	subs	r1, #2
 8000cb8:	4462      	add	r2, ip
 8000cba:	1a12      	subs	r2, r2, r0
 8000cbc:	b2a4      	uxth	r4, r4
 8000cbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cc6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cca:	fb00 f505 	mul.w	r5, r0, r5
 8000cce:	42a5      	cmp	r5, r4
 8000cd0:	d90a      	bls.n	8000ce8 <__udivmoddi4+0x90>
 8000cd2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd6:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000cda:	f080 8107 	bcs.w	8000eec <__udivmoddi4+0x294>
 8000cde:	42a5      	cmp	r5, r4
 8000ce0:	f240 8104 	bls.w	8000eec <__udivmoddi4+0x294>
 8000ce4:	4464      	add	r4, ip
 8000ce6:	3802      	subs	r0, #2
 8000ce8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cec:	1b64      	subs	r4, r4, r5
 8000cee:	2100      	movs	r1, #0
 8000cf0:	b11e      	cbz	r6, 8000cfa <__udivmoddi4+0xa2>
 8000cf2:	40dc      	lsrs	r4, r3
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0xbc>
 8000d02:	2e00      	cmp	r6, #0
 8000d04:	f000 80ed 	beq.w	8000ee2 <__udivmoddi4+0x28a>
 8000d08:	2100      	movs	r1, #0
 8000d0a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d0e:	4608      	mov	r0, r1
 8000d10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d14:	fab3 f183 	clz	r1, r3
 8000d18:	2900      	cmp	r1, #0
 8000d1a:	d149      	bne.n	8000db0 <__udivmoddi4+0x158>
 8000d1c:	42ab      	cmp	r3, r5
 8000d1e:	d302      	bcc.n	8000d26 <__udivmoddi4+0xce>
 8000d20:	4282      	cmp	r2, r0
 8000d22:	f200 80f8 	bhi.w	8000f16 <__udivmoddi4+0x2be>
 8000d26:	1a84      	subs	r4, r0, r2
 8000d28:	eb65 0203 	sbc.w	r2, r5, r3
 8000d2c:	2001      	movs	r0, #1
 8000d2e:	4617      	mov	r7, r2
 8000d30:	2e00      	cmp	r6, #0
 8000d32:	d0e2      	beq.n	8000cfa <__udivmoddi4+0xa2>
 8000d34:	e9c6 4700 	strd	r4, r7, [r6]
 8000d38:	e7df      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d3a:	b902      	cbnz	r2, 8000d3e <__udivmoddi4+0xe6>
 8000d3c:	deff      	udf	#255	; 0xff
 8000d3e:	fab2 f382 	clz	r3, r2
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	f040 8090 	bne.w	8000e68 <__udivmoddi4+0x210>
 8000d48:	1a8a      	subs	r2, r1, r2
 8000d4a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d4e:	fa1f fe8c 	uxth.w	lr, ip
 8000d52:	2101      	movs	r1, #1
 8000d54:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d58:	fb07 2015 	mls	r0, r7, r5, r2
 8000d5c:	0c22      	lsrs	r2, r4, #16
 8000d5e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d62:	fb0e f005 	mul.w	r0, lr, r5
 8000d66:	4290      	cmp	r0, r2
 8000d68:	d908      	bls.n	8000d7c <__udivmoddi4+0x124>
 8000d6a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d6e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x122>
 8000d74:	4290      	cmp	r0, r2
 8000d76:	f200 80cb 	bhi.w	8000f10 <__udivmoddi4+0x2b8>
 8000d7a:	4645      	mov	r5, r8
 8000d7c:	1a12      	subs	r2, r2, r0
 8000d7e:	b2a4      	uxth	r4, r4
 8000d80:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d84:	fb07 2210 	mls	r2, r7, r0, r2
 8000d88:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d8c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d90:	45a6      	cmp	lr, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x14e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x14c>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f200 80bb 	bhi.w	8000f1a <__udivmoddi4+0x2c2>
 8000da4:	4610      	mov	r0, r2
 8000da6:	eba4 040e 	sub.w	r4, r4, lr
 8000daa:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dae:	e79f      	b.n	8000cf0 <__udivmoddi4+0x98>
 8000db0:	f1c1 0720 	rsb	r7, r1, #32
 8000db4:	408b      	lsls	r3, r1
 8000db6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dba:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dbe:	fa05 f401 	lsl.w	r4, r5, r1
 8000dc2:	fa20 f307 	lsr.w	r3, r0, r7
 8000dc6:	40fd      	lsrs	r5, r7
 8000dc8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dcc:	4323      	orrs	r3, r4
 8000dce:	fbb5 f8f9 	udiv	r8, r5, r9
 8000dd2:	fa1f fe8c 	uxth.w	lr, ip
 8000dd6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dda:	0c1c      	lsrs	r4, r3, #16
 8000ddc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000de0:	fb08 f50e 	mul.w	r5, r8, lr
 8000de4:	42a5      	cmp	r5, r4
 8000de6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dea:	fa00 f001 	lsl.w	r0, r0, r1
 8000dee:	d90b      	bls.n	8000e08 <__udivmoddi4+0x1b0>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000df8:	f080 8088 	bcs.w	8000f0c <__udivmoddi4+0x2b4>
 8000dfc:	42a5      	cmp	r5, r4
 8000dfe:	f240 8085 	bls.w	8000f0c <__udivmoddi4+0x2b4>
 8000e02:	f1a8 0802 	sub.w	r8, r8, #2
 8000e06:	4464      	add	r4, ip
 8000e08:	1b64      	subs	r4, r4, r5
 8000e0a:	b29d      	uxth	r5, r3
 8000e0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e10:	fb09 4413 	mls	r4, r9, r3, r4
 8000e14:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e18:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e1c:	45a6      	cmp	lr, r4
 8000e1e:	d908      	bls.n	8000e32 <__udivmoddi4+0x1da>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e28:	d26c      	bcs.n	8000f04 <__udivmoddi4+0x2ac>
 8000e2a:	45a6      	cmp	lr, r4
 8000e2c:	d96a      	bls.n	8000f04 <__udivmoddi4+0x2ac>
 8000e2e:	3b02      	subs	r3, #2
 8000e30:	4464      	add	r4, ip
 8000e32:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e36:	fba3 9502 	umull	r9, r5, r3, r2
 8000e3a:	eba4 040e 	sub.w	r4, r4, lr
 8000e3e:	42ac      	cmp	r4, r5
 8000e40:	46c8      	mov	r8, r9
 8000e42:	46ae      	mov	lr, r5
 8000e44:	d356      	bcc.n	8000ef4 <__udivmoddi4+0x29c>
 8000e46:	d053      	beq.n	8000ef0 <__udivmoddi4+0x298>
 8000e48:	b156      	cbz	r6, 8000e60 <__udivmoddi4+0x208>
 8000e4a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e4e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e52:	fa04 f707 	lsl.w	r7, r4, r7
 8000e56:	40ca      	lsrs	r2, r1
 8000e58:	40cc      	lsrs	r4, r1
 8000e5a:	4317      	orrs	r7, r2
 8000e5c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e60:	4618      	mov	r0, r3
 8000e62:	2100      	movs	r1, #0
 8000e64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e68:	f1c3 0120 	rsb	r1, r3, #32
 8000e6c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e70:	fa20 f201 	lsr.w	r2, r0, r1
 8000e74:	fa25 f101 	lsr.w	r1, r5, r1
 8000e78:	409d      	lsls	r5, r3
 8000e7a:	432a      	orrs	r2, r5
 8000e7c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e80:	fa1f fe8c 	uxth.w	lr, ip
 8000e84:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e88:	fb07 1510 	mls	r5, r7, r0, r1
 8000e8c:	0c11      	lsrs	r1, r2, #16
 8000e8e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e92:	fb00 f50e 	mul.w	r5, r0, lr
 8000e96:	428d      	cmp	r5, r1
 8000e98:	fa04 f403 	lsl.w	r4, r4, r3
 8000e9c:	d908      	bls.n	8000eb0 <__udivmoddi4+0x258>
 8000e9e:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ea6:	d22f      	bcs.n	8000f08 <__udivmoddi4+0x2b0>
 8000ea8:	428d      	cmp	r5, r1
 8000eaa:	d92d      	bls.n	8000f08 <__udivmoddi4+0x2b0>
 8000eac:	3802      	subs	r0, #2
 8000eae:	4461      	add	r1, ip
 8000eb0:	1b49      	subs	r1, r1, r5
 8000eb2:	b292      	uxth	r2, r2
 8000eb4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000eb8:	fb07 1115 	mls	r1, r7, r5, r1
 8000ebc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ec0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ec4:	4291      	cmp	r1, r2
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x282>
 8000ec8:	eb1c 0202 	adds.w	r2, ip, r2
 8000ecc:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000ed0:	d216      	bcs.n	8000f00 <__udivmoddi4+0x2a8>
 8000ed2:	4291      	cmp	r1, r2
 8000ed4:	d914      	bls.n	8000f00 <__udivmoddi4+0x2a8>
 8000ed6:	3d02      	subs	r5, #2
 8000ed8:	4462      	add	r2, ip
 8000eda:	1a52      	subs	r2, r2, r1
 8000edc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ee0:	e738      	b.n	8000d54 <__udivmoddi4+0xfc>
 8000ee2:	4631      	mov	r1, r6
 8000ee4:	4630      	mov	r0, r6
 8000ee6:	e708      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000ee8:	4639      	mov	r1, r7
 8000eea:	e6e6      	b.n	8000cba <__udivmoddi4+0x62>
 8000eec:	4610      	mov	r0, r2
 8000eee:	e6fb      	b.n	8000ce8 <__udivmoddi4+0x90>
 8000ef0:	4548      	cmp	r0, r9
 8000ef2:	d2a9      	bcs.n	8000e48 <__udivmoddi4+0x1f0>
 8000ef4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ef8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000efc:	3b01      	subs	r3, #1
 8000efe:	e7a3      	b.n	8000e48 <__udivmoddi4+0x1f0>
 8000f00:	4645      	mov	r5, r8
 8000f02:	e7ea      	b.n	8000eda <__udivmoddi4+0x282>
 8000f04:	462b      	mov	r3, r5
 8000f06:	e794      	b.n	8000e32 <__udivmoddi4+0x1da>
 8000f08:	4640      	mov	r0, r8
 8000f0a:	e7d1      	b.n	8000eb0 <__udivmoddi4+0x258>
 8000f0c:	46d0      	mov	r8, sl
 8000f0e:	e77b      	b.n	8000e08 <__udivmoddi4+0x1b0>
 8000f10:	3d02      	subs	r5, #2
 8000f12:	4462      	add	r2, ip
 8000f14:	e732      	b.n	8000d7c <__udivmoddi4+0x124>
 8000f16:	4608      	mov	r0, r1
 8000f18:	e70a      	b.n	8000d30 <__udivmoddi4+0xd8>
 8000f1a:	4464      	add	r4, ip
 8000f1c:	3802      	subs	r0, #2
 8000f1e:	e742      	b.n	8000da6 <__udivmoddi4+0x14e>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <calc_process_dma_buffer>:
 * One DMA buffer contains 2 data sets, one which is "completed" and
 * one which is currently in use by DMA. The parameter "second_half" indicates which
 * of the two halves is ready for processing (not in use by DMA).
 * The DMA buffer is made up of a sequence of alternate readings (CH0,CH1,CH0,CH1, ....)
 */
int calc_process_dma_buffer(int second_half, int adc_num) {
 8000f24:	b5b0      	push	{r4, r5, r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]
	uint16_t i = 0;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	82fb      	strh	r3, [r7, #22]
	uint16_t dma_buf_start, dma_buf_end;		// DMA buffer source
	uint16_t raw_buf_idx = 0;
 8000f32:	2300      	movs	r3, #0
 8000f34:	827b      	strh	r3, [r7, #18]
	uint8_t raw_buf_first, raw_buf_second;		// destination index for raw readings
	// adc_num range check (has to be either ADC1 or ADC2
	if ( (adc_num != ADC1_IDX) && (adc_num != ADC2_IDX) ) {
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d005      	beq.n	8000f48 <calc_process_dma_buffer+0x24>
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d002      	beq.n	8000f48 <calc_process_dma_buffer+0x24>
		return -1;
 8000f42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f46:	e0a8      	b.n	800109a <calc_process_dma_buffer+0x176>
	}
	// channel index to raw buffer array
	raw_buf_first = adc_num *2;			// destination index for first channel reading in DMA buffer
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	747b      	strb	r3, [r7, #17]
	raw_buf_second = raw_buf_first + 1; // destination index for second channel reading in DMA buffer
 8000f50:	7c7b      	ldrb	r3, [r7, #17]
 8000f52:	3301      	adds	r3, #1
 8000f54:	743b      	strb	r3, [r7, #16]
	// first or second half of DMA buffer?
	if (second_half) {
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d003      	beq.n	8000f64 <calc_process_dma_buffer+0x40>
		dma_buf_start = ADC_DMA_BUF_SIZE / 2;
 8000f5c:	f44f 63d2 	mov.w	r3, #1680	; 0x690
 8000f60:	82bb      	strh	r3, [r7, #20]
 8000f62:	e001      	b.n	8000f68 <calc_process_dma_buffer+0x44>
	} else {
		dma_buf_start = 0;	// first half
 8000f64:	2300      	movs	r3, #0
 8000f66:	82bb      	strh	r3, [r7, #20]
	}
	dma_buf_end = dma_buf_start + (ADC_DMA_BUF_SIZE / 2) -1;
 8000f68:	8abb      	ldrh	r3, [r7, #20]
 8000f6a:	f203 638f 	addw	r3, r3, #1679	; 0x68f
 8000f6e:	81fb      	strh	r3, [r7, #14]

	// clear meta data in sample buffer
	sample_buf_meta[raw_buf_first].min = ADC_FS_RAW;
 8000f70:	7c7a      	ldrb	r2, [r7, #17]
 8000f72:	494c      	ldr	r1, [pc, #304]	; (80010a4 <calc_process_dma_buffer+0x180>)
 8000f74:	4613      	mov	r3, r2
 8000f76:	005b      	lsls	r3, r3, #1
 8000f78:	4413      	add	r3, r2
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	440b      	add	r3, r1
 8000f7e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000f82:	801a      	strh	r2, [r3, #0]
	sample_buf_meta[raw_buf_first].max = 0;
 8000f84:	7c7a      	ldrb	r2, [r7, #17]
 8000f86:	4947      	ldr	r1, [pc, #284]	; (80010a4 <calc_process_dma_buffer+0x180>)
 8000f88:	4613      	mov	r3, r2
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	4413      	add	r3, r2
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	440b      	add	r3, r1
 8000f92:	3302      	adds	r3, #2
 8000f94:	2200      	movs	r2, #0
 8000f96:	801a      	strh	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].min = ADC_FS_RAW;
 8000f98:	7c3a      	ldrb	r2, [r7, #16]
 8000f9a:	4942      	ldr	r1, [pc, #264]	; (80010a4 <calc_process_dma_buffer+0x180>)
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	4413      	add	r3, r2
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	440b      	add	r3, r1
 8000fa6:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000faa:	801a      	strh	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].max = 0;
 8000fac:	7c3a      	ldrb	r2, [r7, #16]
 8000fae:	493d      	ldr	r1, [pc, #244]	; (80010a4 <calc_process_dma_buffer+0x180>)
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	4413      	add	r3, r2
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	440b      	add	r3, r1
 8000fba:	3302      	adds	r3, #2
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	801a      	strh	r2, [r3, #0]
	sample_buf_meta[raw_buf_first].zero_cross_pos = -1;
 8000fc0:	7c7a      	ldrb	r2, [r7, #17]
 8000fc2:	4938      	ldr	r1, [pc, #224]	; (80010a4 <calc_process_dma_buffer+0x180>)
 8000fc4:	4613      	mov	r3, r2
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	4413      	add	r3, r2
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	440b      	add	r3, r1
 8000fce:	3304      	adds	r3, #4
 8000fd0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000fd4:	601a      	str	r2, [r3, #0]
	sample_buf_meta[raw_buf_first].zero_cross_neg = -1;
 8000fd6:	7c7a      	ldrb	r2, [r7, #17]
 8000fd8:	4932      	ldr	r1, [pc, #200]	; (80010a4 <calc_process_dma_buffer+0x180>)
 8000fda:	4613      	mov	r3, r2
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	4413      	add	r3, r2
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	440b      	add	r3, r1
 8000fe4:	3308      	adds	r3, #8
 8000fe6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000fea:	601a      	str	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].zero_cross_pos = -1;
 8000fec:	7c3a      	ldrb	r2, [r7, #16]
 8000fee:	492d      	ldr	r1, [pc, #180]	; (80010a4 <calc_process_dma_buffer+0x180>)
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	005b      	lsls	r3, r3, #1
 8000ff4:	4413      	add	r3, r2
 8000ff6:	009b      	lsls	r3, r3, #2
 8000ff8:	440b      	add	r3, r1
 8000ffa:	3304      	adds	r3, #4
 8000ffc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001000:	601a      	str	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].zero_cross_neg = -1;
 8001002:	7c3a      	ldrb	r2, [r7, #16]
 8001004:	4927      	ldr	r1, [pc, #156]	; (80010a4 <calc_process_dma_buffer+0x180>)
 8001006:	4613      	mov	r3, r2
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	4413      	add	r3, r2
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	440b      	add	r3, r1
 8001010:	3308      	adds	r3, #8
 8001012:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001016:	601a      	str	r2, [r3, #0]

	// split DMA buffer in to channels and copy readings into raw buffers
	// step of ADC_NUM_CHANNELS = 2
	for (i=dma_buf_start; i<=dma_buf_end; i+=ADC_NUM_CHANNELS) {
 8001018:	8abb      	ldrh	r3, [r7, #20]
 800101a:	82fb      	strh	r3, [r7, #22]
 800101c:	e030      	b.n	8001080 <calc_process_dma_buffer+0x15c>
		adc_raw_buf[raw_buf_first][raw_buf_idx] = adc_dma_buf[adc_num][i];		// first entry in DMA buffer
 800101e:	8af9      	ldrh	r1, [r7, #22]
 8001020:	7c7a      	ldrb	r2, [r7, #17]
 8001022:	8a7b      	ldrh	r3, [r7, #18]
 8001024:	4c20      	ldr	r4, [pc, #128]	; (80010a8 <calc_process_dma_buffer+0x184>)
 8001026:	6838      	ldr	r0, [r7, #0]
 8001028:	f44f 6552 	mov.w	r5, #3360	; 0xd20
 800102c:	fb05 f000 	mul.w	r0, r5, r0
 8001030:	4401      	add	r1, r0
 8001032:	f834 4011 	ldrh.w	r4, [r4, r1, lsl #1]
 8001036:	491d      	ldr	r1, [pc, #116]	; (80010ac <calc_process_dma_buffer+0x188>)
 8001038:	f44f 7052 	mov.w	r0, #840	; 0x348
 800103c:	fb00 f202 	mul.w	r2, r0, r2
 8001040:	4413      	add	r3, r2
 8001042:	4622      	mov	r2, r4
 8001044:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		adc_raw_buf[raw_buf_second][raw_buf_idx++] = adc_dma_buf[adc_num][i+1]; // second entry in DMA buffer
 8001048:	8afb      	ldrh	r3, [r7, #22]
 800104a:	1c59      	adds	r1, r3, #1
 800104c:	7c3a      	ldrb	r2, [r7, #16]
 800104e:	8a7b      	ldrh	r3, [r7, #18]
 8001050:	1c58      	adds	r0, r3, #1
 8001052:	8278      	strh	r0, [r7, #18]
 8001054:	461d      	mov	r5, r3
 8001056:	4814      	ldr	r0, [pc, #80]	; (80010a8 <calc_process_dma_buffer+0x184>)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	f44f 6452 	mov.w	r4, #3360	; 0xd20
 800105e:	fb04 f303 	mul.w	r3, r4, r3
 8001062:	440b      	add	r3, r1
 8001064:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 8001068:	4910      	ldr	r1, [pc, #64]	; (80010ac <calc_process_dma_buffer+0x188>)
 800106a:	f44f 7352 	mov.w	r3, #840	; 0x348
 800106e:	fb02 f303 	mul.w	r3, r2, r3
 8001072:	442b      	add	r3, r5
 8001074:	4602      	mov	r2, r0
 8001076:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i=dma_buf_start; i<=dma_buf_end; i+=ADC_NUM_CHANNELS) {
 800107a:	8afb      	ldrh	r3, [r7, #22]
 800107c:	3302      	adds	r3, #2
 800107e:	82fb      	strh	r3, [r7, #22]
 8001080:	8afa      	ldrh	r2, [r7, #22]
 8001082:	89fb      	ldrh	r3, [r7, #14]
 8001084:	429a      	cmp	r2, r3
 8001086:	d9ca      	bls.n	800101e <calc_process_dma_buffer+0xfa>

	}
	// down-sample both channels
	calc_downsample(raw_buf_first);
 8001088:	7c7b      	ldrb	r3, [r7, #17]
 800108a:	4618      	mov	r0, r3
 800108c:	f000 f93c 	bl	8001308 <calc_downsample>
	calc_downsample(raw_buf_second);
 8001090:	7c3b      	ldrb	r3, [r7, #16]
 8001092:	4618      	mov	r0, r3
 8001094:	f000 f938 	bl	8001308 <calc_downsample>
	return 0;
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	3718      	adds	r7, #24
 800109e:	46bd      	mov	sp, r7
 80010a0:	bdb0      	pop	{r4, r5, r7, pc}
 80010a2:	bf00      	nop
 80010a4:	200000d4 	.word	0x200000d4
 80010a8:	20000b70 	.word	0x20000b70
 80010ac:	20003ff0 	.word	0x20003ff0

080010b0 <calc_zero_detector>:
 * where one value is above zero threshold and a neighboring point is below
 * then check another point either side of those points to see if
 * they conform to the same slope. Out of those 3 detections at least
 * two being true will yield record a crossing.
 */
void calc_zero_detector(uint8_t bufnum, int zeropoint, int window) {
 80010b0:	b480      	push	{r7}
 80010b2:	b089      	sub	sp, #36	; 0x24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	60b9      	str	r1, [r7, #8]
 80010ba:	607a      	str	r2, [r7, #4]
 80010bc:	73fb      	strb	r3, [r7, #15]
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 80010be:	7bfb      	ldrb	r3, [r7, #15]
 80010c0:	2b03      	cmp	r3, #3
 80010c2:	f200 8117 	bhi.w	80012f4 <calc_zero_detector+0x244>
	uint8_t detected = 0;
 80010c6:	2300      	movs	r3, #0
 80010c8:	77fb      	strb	r3, [r7, #31]
	uint8_t detect_count = 0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	77bb      	strb	r3, [r7, #30]
	// set the detection window
	int window_h = zeropoint + (window/2);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	0fda      	lsrs	r2, r3, #31
 80010d2:	4413      	add	r3, r2
 80010d4:	105b      	asrs	r3, r3, #1
 80010d6:	461a      	mov	r2, r3
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	4413      	add	r3, r2
 80010dc:	617b      	str	r3, [r7, #20]
	int window_l = zeropoint - (window/2);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	0fda      	lsrs	r2, r3, #31
 80010e2:	4413      	add	r3, r2
 80010e4:	105b      	asrs	r3, r3, #1
 80010e6:	425b      	negs	r3, r3
 80010e8:	461a      	mov	r2, r3
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	4413      	add	r3, r2
 80010ee:	613b      	str	r3, [r7, #16]

	for (int i=1; i < SAMPLE_BUF_SIZE; i++) {
 80010f0:	2301      	movs	r3, #1
 80010f2:	61bb      	str	r3, [r7, #24]
 80010f4:	e0df      	b.n	80012b6 <calc_zero_detector+0x206>
		// start looking for crossing if reading is within the window
		if ( (sample_buf[bufnum][i] >= window_l) && (sample_buf[bufnum][i] <= window_h) ) {
 80010f6:	7bfb      	ldrb	r3, [r7, #15]
 80010f8:	4981      	ldr	r1, [pc, #516]	; (8001300 <calc_zero_detector+0x250>)
 80010fa:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 80010fe:	fb03 f202 	mul.w	r2, r3, r2
 8001102:	69bb      	ldr	r3, [r7, #24]
 8001104:	4413      	add	r3, r2
 8001106:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800110a:	461a      	mov	r2, r3
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	4293      	cmp	r3, r2
 8001110:	f300 80ce 	bgt.w	80012b0 <calc_zero_detector+0x200>
 8001114:	7bfb      	ldrb	r3, [r7, #15]
 8001116:	497a      	ldr	r1, [pc, #488]	; (8001300 <calc_zero_detector+0x250>)
 8001118:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 800111c:	fb03 f202 	mul.w	r2, r3, r2
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	4413      	add	r3, r2
 8001124:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001128:	461a      	mov	r2, r3
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	4293      	cmp	r3, r2
 800112e:	f2c0 80bf 	blt.w	80012b0 <calc_zero_detector+0x200>
			// positive slope crossing
			if ( (sample_buf[bufnum][i] > zeropoint) && (sample_buf[bufnum][i-1] <= zeropoint) ) {
 8001132:	7bfb      	ldrb	r3, [r7, #15]
 8001134:	4972      	ldr	r1, [pc, #456]	; (8001300 <calc_zero_detector+0x250>)
 8001136:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 800113a:	fb03 f202 	mul.w	r2, r3, r2
 800113e:	69bb      	ldr	r3, [r7, #24]
 8001140:	4413      	add	r3, r2
 8001142:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001146:	461a      	mov	r2, r3
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	4293      	cmp	r3, r2
 800114c:	da3d      	bge.n	80011ca <calc_zero_detector+0x11a>
 800114e:	7bfa      	ldrb	r2, [r7, #15]
 8001150:	69bb      	ldr	r3, [r7, #24]
 8001152:	3b01      	subs	r3, #1
 8001154:	496a      	ldr	r1, [pc, #424]	; (8001300 <calc_zero_detector+0x250>)
 8001156:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 800115a:	fb00 f202 	mul.w	r2, r0, r2
 800115e:	4413      	add	r3, r2
 8001160:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001164:	461a      	mov	r2, r3
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	4293      	cmp	r3, r2
 800116a:	db2e      	blt.n	80011ca <calc_zero_detector+0x11a>
				detected++;
 800116c:	7ffb      	ldrb	r3, [r7, #31]
 800116e:	3301      	adds	r3, #1
 8001170:	77fb      	strb	r3, [r7, #31]
				if (i-2 >= 0) {	// check point on lower side
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	2b01      	cmp	r3, #1
 8001176:	dd11      	ble.n	800119c <calc_zero_detector+0xec>
					if (sample_buf[bufnum][i-2] < zeropoint) {
 8001178:	7bfa      	ldrb	r2, [r7, #15]
 800117a:	69bb      	ldr	r3, [r7, #24]
 800117c:	3b02      	subs	r3, #2
 800117e:	4960      	ldr	r1, [pc, #384]	; (8001300 <calc_zero_detector+0x250>)
 8001180:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 8001184:	fb00 f202 	mul.w	r2, r0, r2
 8001188:	4413      	add	r3, r2
 800118a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800118e:	461a      	mov	r2, r3
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	4293      	cmp	r3, r2
 8001194:	dd02      	ble.n	800119c <calc_zero_detector+0xec>
						detected++;
 8001196:	7ffb      	ldrb	r3, [r7, #31]
 8001198:	3301      	adds	r3, #1
 800119a:	77fb      	strb	r3, [r7, #31]
					}
				}
				if (i+2 < SAMPLE_BUF_SIZE) {	// check point on higher side
 800119c:	69bb      	ldr	r3, [r7, #24]
 800119e:	3302      	adds	r3, #2
 80011a0:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 80011a4:	d211      	bcs.n	80011ca <calc_zero_detector+0x11a>
					if (sample_buf[bufnum][i+2] > zeropoint) {
 80011a6:	7bfa      	ldrb	r2, [r7, #15]
 80011a8:	69bb      	ldr	r3, [r7, #24]
 80011aa:	3302      	adds	r3, #2
 80011ac:	4954      	ldr	r1, [pc, #336]	; (8001300 <calc_zero_detector+0x250>)
 80011ae:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80011b2:	fb00 f202 	mul.w	r2, r0, r2
 80011b6:	4413      	add	r3, r2
 80011b8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80011bc:	461a      	mov	r2, r3
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	4293      	cmp	r3, r2
 80011c2:	da02      	bge.n	80011ca <calc_zero_detector+0x11a>
						detected++;
 80011c4:	7ffb      	ldrb	r3, [r7, #31]
 80011c6:	3301      	adds	r3, #1
 80011c8:	77fb      	strb	r3, [r7, #31]
					}
				}
			}
			if (detected > 1) {	// if at least two of the above checks have a positive result
 80011ca:	7ffb      	ldrb	r3, [r7, #31]
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d90f      	bls.n	80011f0 <calc_zero_detector+0x140>
				sample_buf_meta[bufnum].zero_cross_pos = i;	// set positive crossing point
 80011d0:	7bfa      	ldrb	r2, [r7, #15]
 80011d2:	494c      	ldr	r1, [pc, #304]	; (8001304 <calc_zero_detector+0x254>)
 80011d4:	4613      	mov	r3, r2
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	4413      	add	r3, r2
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	440b      	add	r3, r1
 80011de:	3304      	adds	r3, #4
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	601a      	str	r2, [r3, #0]
				detected = 0;
 80011e4:	2300      	movs	r3, #0
 80011e6:	77fb      	strb	r3, [r7, #31]
				detect_count++;
 80011e8:	7fbb      	ldrb	r3, [r7, #30]
 80011ea:	3301      	adds	r3, #1
 80011ec:	77bb      	strb	r3, [r7, #30]
				continue;		// back to for loop
 80011ee:	e05f      	b.n	80012b0 <calc_zero_detector+0x200>
			}
			detected = 0;
 80011f0:	2300      	movs	r3, #0
 80011f2:	77fb      	strb	r3, [r7, #31]
			// negative slope crossing
			if ( (sample_buf[bufnum][i] < zeropoint) && (sample_buf[bufnum][i-1] >= zeropoint) ) {
 80011f4:	7bfb      	ldrb	r3, [r7, #15]
 80011f6:	4942      	ldr	r1, [pc, #264]	; (8001300 <calc_zero_detector+0x250>)
 80011f8:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 80011fc:	fb03 f202 	mul.w	r2, r3, r2
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	4413      	add	r3, r2
 8001204:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001208:	461a      	mov	r2, r3
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	4293      	cmp	r3, r2
 800120e:	dd4f      	ble.n	80012b0 <calc_zero_detector+0x200>
 8001210:	7bfa      	ldrb	r2, [r7, #15]
 8001212:	69bb      	ldr	r3, [r7, #24]
 8001214:	3b01      	subs	r3, #1
 8001216:	493a      	ldr	r1, [pc, #232]	; (8001300 <calc_zero_detector+0x250>)
 8001218:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 800121c:	fb00 f202 	mul.w	r2, r0, r2
 8001220:	4413      	add	r3, r2
 8001222:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001226:	461a      	mov	r2, r3
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	4293      	cmp	r3, r2
 800122c:	dc40      	bgt.n	80012b0 <calc_zero_detector+0x200>
				detected++;
 800122e:	7ffb      	ldrb	r3, [r7, #31]
 8001230:	3301      	adds	r3, #1
 8001232:	77fb      	strb	r3, [r7, #31]
				if (i-2 >= 0) {	// check point on lower side
 8001234:	69bb      	ldr	r3, [r7, #24]
 8001236:	2b01      	cmp	r3, #1
 8001238:	dd11      	ble.n	800125e <calc_zero_detector+0x1ae>
					if (sample_buf[bufnum][i-2] >= zeropoint) {
 800123a:	7bfa      	ldrb	r2, [r7, #15]
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	3b02      	subs	r3, #2
 8001240:	492f      	ldr	r1, [pc, #188]	; (8001300 <calc_zero_detector+0x250>)
 8001242:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 8001246:	fb00 f202 	mul.w	r2, r0, r2
 800124a:	4413      	add	r3, r2
 800124c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001250:	461a      	mov	r2, r3
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	4293      	cmp	r3, r2
 8001256:	dc02      	bgt.n	800125e <calc_zero_detector+0x1ae>
						detected++;
 8001258:	7ffb      	ldrb	r3, [r7, #31]
 800125a:	3301      	adds	r3, #1
 800125c:	77fb      	strb	r3, [r7, #31]
					}
				}
				if (i+2 < SAMPLE_BUF_SIZE) {	// check point on higher side
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	3302      	adds	r3, #2
 8001262:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8001266:	d211      	bcs.n	800128c <calc_zero_detector+0x1dc>
					if (sample_buf[bufnum][i+2] < zeropoint) {
 8001268:	7bfa      	ldrb	r2, [r7, #15]
 800126a:	69bb      	ldr	r3, [r7, #24]
 800126c:	3302      	adds	r3, #2
 800126e:	4924      	ldr	r1, [pc, #144]	; (8001300 <calc_zero_detector+0x250>)
 8001270:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 8001274:	fb00 f202 	mul.w	r2, r0, r2
 8001278:	4413      	add	r3, r2
 800127a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800127e:	461a      	mov	r2, r3
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	4293      	cmp	r3, r2
 8001284:	dd02      	ble.n	800128c <calc_zero_detector+0x1dc>
						detected++;
 8001286:	7ffb      	ldrb	r3, [r7, #31]
 8001288:	3301      	adds	r3, #1
 800128a:	77fb      	strb	r3, [r7, #31]
					}
				}
				if (detected > 1) {	// if at least two of the above checks have a positive result
 800128c:	7ffb      	ldrb	r3, [r7, #31]
 800128e:	2b01      	cmp	r3, #1
 8001290:	d90c      	bls.n	80012ac <calc_zero_detector+0x1fc>
					sample_buf_meta[bufnum].zero_cross_neg = i;	// set positive crossing point
 8001292:	7bfa      	ldrb	r2, [r7, #15]
 8001294:	491b      	ldr	r1, [pc, #108]	; (8001304 <calc_zero_detector+0x254>)
 8001296:	4613      	mov	r3, r2
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	4413      	add	r3, r2
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	440b      	add	r3, r1
 80012a0:	3308      	adds	r3, #8
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	601a      	str	r2, [r3, #0]
					detect_count++;
 80012a6:	7fbb      	ldrb	r3, [r7, #30]
 80012a8:	3301      	adds	r3, #1
 80012aa:	77bb      	strb	r3, [r7, #30]
				}
				detected = 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	77fb      	strb	r3, [r7, #31]
	for (int i=1; i < SAMPLE_BUF_SIZE; i++) {
 80012b0:	69bb      	ldr	r3, [r7, #24]
 80012b2:	3301      	adds	r3, #1
 80012b4:	61bb      	str	r3, [r7, #24]
 80012b6:	69bb      	ldr	r3, [r7, #24]
 80012b8:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 80012bc:	f4ff af1b 	bcc.w	80010f6 <calc_zero_detector+0x46>
			}
		}	// if inside window
	}	// for in buffer

	// check how many crossings were detected, we could have up to 3
	if (detect_count > 3) {
 80012c0:	7fbb      	ldrb	r3, [r7, #30]
 80012c2:	2b03      	cmp	r3, #3
 80012c4:	d917      	bls.n	80012f6 <calc_zero_detector+0x246>
		// if we have more than 2 crossings the crossing detections are marked invalid
		sample_buf_meta[bufnum].zero_cross_neg = -9;
 80012c6:	7bfa      	ldrb	r2, [r7, #15]
 80012c8:	490e      	ldr	r1, [pc, #56]	; (8001304 <calc_zero_detector+0x254>)
 80012ca:	4613      	mov	r3, r2
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	4413      	add	r3, r2
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	440b      	add	r3, r1
 80012d4:	3308      	adds	r3, #8
 80012d6:	f06f 0208 	mvn.w	r2, #8
 80012da:	601a      	str	r2, [r3, #0]
		sample_buf_meta[bufnum].zero_cross_pos = -9;
 80012dc:	7bfa      	ldrb	r2, [r7, #15]
 80012de:	4909      	ldr	r1, [pc, #36]	; (8001304 <calc_zero_detector+0x254>)
 80012e0:	4613      	mov	r3, r2
 80012e2:	005b      	lsls	r3, r3, #1
 80012e4:	4413      	add	r3, r2
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	440b      	add	r3, r1
 80012ea:	3304      	adds	r3, #4
 80012ec:	f06f 0208 	mvn.w	r2, #8
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	e000      	b.n	80012f6 <calc_zero_detector+0x246>
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 80012f4:	bf00      	nop
	}
}
 80012f6:	3724      	adds	r7, #36	; 0x24
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	20005a30 	.word	0x20005a30
 8001304:	200000d4 	.word	0x200000d4

08001308 <calc_downsample>:
 * Down-sample ADC raw readings into sample buffer
 * This function provides a filter for the raw ADC readings. It halves
 * the number of samples and averages adjoining samples to smooth out peaks.
 * It also establishes the meta data (min/max and zero crossing) for both channel
 */
void calc_downsample(uint8_t bufnum) {
 8001308:	b590      	push	{r4, r7, lr}
 800130a:	b089      	sub	sp, #36	; 0x24
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	71fb      	strb	r3, [r7, #7]
	uint16_t range;
	uint16_t dest_idx=0;
 8001312:	2300      	movs	r3, #0
 8001314:	83fb      	strh	r3, [r7, #30]
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	2b03      	cmp	r3, #3
 800131a:	f200 80f1 	bhi.w	8001500 <calc_downsample+0x1f8>
	for (int i=1; i < ADC_NUM_DATA-2; i+=2) {
 800131e:	2301      	movs	r3, #1
 8001320:	61bb      	str	r3, [r7, #24]
 8001322:	e083      	b.n	800142c <calc_downsample+0x124>
		// calculate reading value by averaging 3 readings (the one before and the one after)
		sample_buf[bufnum][dest_idx] = (adc_raw_buf[bufnum][i] + adc_raw_buf[bufnum][i-1] + adc_raw_buf[bufnum][i+1]) / 3;
 8001324:	79fb      	ldrb	r3, [r7, #7]
 8001326:	4978      	ldr	r1, [pc, #480]	; (8001508 <calc_downsample+0x200>)
 8001328:	f44f 7252 	mov.w	r2, #840	; 0x348
 800132c:	fb03 f202 	mul.w	r2, r3, r2
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	4413      	add	r3, r2
 8001334:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001338:	461c      	mov	r4, r3
 800133a:	79fa      	ldrb	r2, [r7, #7]
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	3b01      	subs	r3, #1
 8001340:	4971      	ldr	r1, [pc, #452]	; (8001508 <calc_downsample+0x200>)
 8001342:	f44f 7052 	mov.w	r0, #840	; 0x348
 8001346:	fb00 f202 	mul.w	r2, r0, r2
 800134a:	4413      	add	r3, r2
 800134c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001350:	4423      	add	r3, r4
 8001352:	79f9      	ldrb	r1, [r7, #7]
 8001354:	69ba      	ldr	r2, [r7, #24]
 8001356:	3201      	adds	r2, #1
 8001358:	486b      	ldr	r0, [pc, #428]	; (8001508 <calc_downsample+0x200>)
 800135a:	f44f 7452 	mov.w	r4, #840	; 0x348
 800135e:	fb04 f101 	mul.w	r1, r4, r1
 8001362:	440a      	add	r2, r1
 8001364:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 8001368:	4413      	add	r3, r2
 800136a:	4a68      	ldr	r2, [pc, #416]	; (800150c <calc_downsample+0x204>)
 800136c:	fb82 1203 	smull	r1, r2, r2, r3
 8001370:	17db      	asrs	r3, r3, #31
 8001372:	1ad1      	subs	r1, r2, r3
 8001374:	79fa      	ldrb	r2, [r7, #7]
 8001376:	8bfb      	ldrh	r3, [r7, #30]
 8001378:	b28c      	uxth	r4, r1
 800137a:	4965      	ldr	r1, [pc, #404]	; (8001510 <calc_downsample+0x208>)
 800137c:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 8001380:	fb00 f202 	mul.w	r2, r0, r2
 8001384:	4413      	add	r3, r2
 8001386:	4622      	mov	r2, r4
 8001388:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		// track min/max values
		sample_buf_meta[bufnum].min = MIN(sample_buf_meta[bufnum].min, sample_buf[bufnum][dest_idx]);
 800138c:	79fa      	ldrb	r2, [r7, #7]
 800138e:	4961      	ldr	r1, [pc, #388]	; (8001514 <calc_downsample+0x20c>)
 8001390:	4613      	mov	r3, r2
 8001392:	005b      	lsls	r3, r3, #1
 8001394:	4413      	add	r3, r2
 8001396:	009b      	lsls	r3, r3, #2
 8001398:	440b      	add	r3, r1
 800139a:	881b      	ldrh	r3, [r3, #0]
 800139c:	82bb      	strh	r3, [r7, #20]
 800139e:	79fa      	ldrb	r2, [r7, #7]
 80013a0:	8bfb      	ldrh	r3, [r7, #30]
 80013a2:	495b      	ldr	r1, [pc, #364]	; (8001510 <calc_downsample+0x208>)
 80013a4:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80013a8:	fb00 f202 	mul.w	r2, r0, r2
 80013ac:	4413      	add	r3, r2
 80013ae:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80013b2:	827b      	strh	r3, [r7, #18]
 80013b4:	8a7a      	ldrh	r2, [r7, #18]
 80013b6:	8abb      	ldrh	r3, [r7, #20]
 80013b8:	4293      	cmp	r3, r2
 80013ba:	bf28      	it	cs
 80013bc:	4613      	movcs	r3, r2
 80013be:	b29b      	uxth	r3, r3
 80013c0:	79fa      	ldrb	r2, [r7, #7]
 80013c2:	b298      	uxth	r0, r3
 80013c4:	4953      	ldr	r1, [pc, #332]	; (8001514 <calc_downsample+0x20c>)
 80013c6:	4613      	mov	r3, r2
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	4413      	add	r3, r2
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	440b      	add	r3, r1
 80013d0:	4602      	mov	r2, r0
 80013d2:	801a      	strh	r2, [r3, #0]
		sample_buf_meta[bufnum].max = MAX(sample_buf_meta[bufnum].max, sample_buf[bufnum][dest_idx]);
 80013d4:	79fa      	ldrb	r2, [r7, #7]
 80013d6:	494f      	ldr	r1, [pc, #316]	; (8001514 <calc_downsample+0x20c>)
 80013d8:	4613      	mov	r3, r2
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	4413      	add	r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	440b      	add	r3, r1
 80013e2:	3302      	adds	r3, #2
 80013e4:	881b      	ldrh	r3, [r3, #0]
 80013e6:	823b      	strh	r3, [r7, #16]
 80013e8:	79fa      	ldrb	r2, [r7, #7]
 80013ea:	8bfb      	ldrh	r3, [r7, #30]
 80013ec:	4948      	ldr	r1, [pc, #288]	; (8001510 <calc_downsample+0x208>)
 80013ee:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80013f2:	fb00 f202 	mul.w	r2, r0, r2
 80013f6:	4413      	add	r3, r2
 80013f8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80013fc:	81fb      	strh	r3, [r7, #14]
 80013fe:	89fa      	ldrh	r2, [r7, #14]
 8001400:	8a3b      	ldrh	r3, [r7, #16]
 8001402:	4293      	cmp	r3, r2
 8001404:	bf38      	it	cc
 8001406:	4613      	movcc	r3, r2
 8001408:	b29b      	uxth	r3, r3
 800140a:	79fa      	ldrb	r2, [r7, #7]
 800140c:	b298      	uxth	r0, r3
 800140e:	4941      	ldr	r1, [pc, #260]	; (8001514 <calc_downsample+0x20c>)
 8001410:	4613      	mov	r3, r2
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	4413      	add	r3, r2
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	440b      	add	r3, r1
 800141a:	3302      	adds	r3, #2
 800141c:	4602      	mov	r2, r0
 800141e:	801a      	strh	r2, [r3, #0]
		dest_idx++;
 8001420:	8bfb      	ldrh	r3, [r7, #30]
 8001422:	3301      	adds	r3, #1
 8001424:	83fb      	strh	r3, [r7, #30]
	for (int i=1; i < ADC_NUM_DATA-2; i+=2) {
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	3302      	adds	r3, #2
 800142a:	61bb      	str	r3, [r7, #24]
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	f240 3245 	movw	r2, #837	; 0x345
 8001432:	4293      	cmp	r3, r2
 8001434:	f67f af76 	bls.w	8001324 <calc_downsample+0x1c>
	}
	// Last sample in the buffer (we only have 2 raw readings available for averaging)
	sample_buf[bufnum][dest_idx++] = (adc_raw_buf[bufnum][ADC_NUM_DATA-1] + adc_raw_buf[bufnum][ADC_NUM_DATA-2]) / 2;
 8001438:	79fb      	ldrb	r3, [r7, #7]
 800143a:	4a33      	ldr	r2, [pc, #204]	; (8001508 <calc_downsample+0x200>)
 800143c:	f44f 61d2 	mov.w	r1, #1680	; 0x690
 8001440:	fb01 f303 	mul.w	r3, r1, r3
 8001444:	4413      	add	r3, r2
 8001446:	f203 638e 	addw	r3, r3, #1678	; 0x68e
 800144a:	881b      	ldrh	r3, [r3, #0]
 800144c:	4618      	mov	r0, r3
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	4a2d      	ldr	r2, [pc, #180]	; (8001508 <calc_downsample+0x200>)
 8001452:	f44f 61d2 	mov.w	r1, #1680	; 0x690
 8001456:	fb01 f303 	mul.w	r3, r1, r3
 800145a:	4413      	add	r3, r2
 800145c:	f203 638c 	addw	r3, r3, #1676	; 0x68c
 8001460:	881b      	ldrh	r3, [r3, #0]
 8001462:	4403      	add	r3, r0
 8001464:	0fda      	lsrs	r2, r3, #31
 8001466:	4413      	add	r3, r2
 8001468:	105b      	asrs	r3, r3, #1
 800146a:	4618      	mov	r0, r3
 800146c:	79fa      	ldrb	r2, [r7, #7]
 800146e:	8bfb      	ldrh	r3, [r7, #30]
 8001470:	1c59      	adds	r1, r3, #1
 8001472:	83f9      	strh	r1, [r7, #30]
 8001474:	461c      	mov	r4, r3
 8001476:	b280      	uxth	r0, r0
 8001478:	4925      	ldr	r1, [pc, #148]	; (8001510 <calc_downsample+0x208>)
 800147a:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 800147e:	fb02 f303 	mul.w	r3, r2, r3
 8001482:	4423      	add	r3, r4
 8001484:	4602      	mov	r2, r0
 8001486:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	// test if the last value is not assigned
	if (dest_idx < SAMPLE_BUF_SIZE) {
 800148a:	8bfb      	ldrh	r3, [r7, #30]
 800148c:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8001490:	d20a      	bcs.n	80014a8 <calc_downsample+0x1a0>
		sample_buf[bufnum][dest_idx] = 0;
 8001492:	79fa      	ldrb	r2, [r7, #7]
 8001494:	8bfb      	ldrh	r3, [r7, #30]
 8001496:	491e      	ldr	r1, [pc, #120]	; (8001510 <calc_downsample+0x208>)
 8001498:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 800149c:	fb00 f202 	mul.w	r2, r0, r2
 80014a0:	4413      	add	r3, r2
 80014a2:	2200      	movs	r2, #0
 80014a4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	}
	// range of readings
	range = sample_buf_meta[bufnum].max - sample_buf_meta[bufnum].min;
 80014a8:	79fa      	ldrb	r2, [r7, #7]
 80014aa:	491a      	ldr	r1, [pc, #104]	; (8001514 <calc_downsample+0x20c>)
 80014ac:	4613      	mov	r3, r2
 80014ae:	005b      	lsls	r3, r3, #1
 80014b0:	4413      	add	r3, r2
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	440b      	add	r3, r1
 80014b6:	3302      	adds	r3, #2
 80014b8:	8819      	ldrh	r1, [r3, #0]
 80014ba:	79fa      	ldrb	r2, [r7, #7]
 80014bc:	4815      	ldr	r0, [pc, #84]	; (8001514 <calc_downsample+0x20c>)
 80014be:	4613      	mov	r3, r2
 80014c0:	005b      	lsls	r3, r3, #1
 80014c2:	4413      	add	r3, r2
 80014c4:	009b      	lsls	r3, r3, #2
 80014c6:	4403      	add	r3, r0
 80014c8:	881b      	ldrh	r3, [r3, #0]
 80014ca:	1acb      	subs	r3, r1, r3
 80014cc:	82fb      	strh	r3, [r7, #22]
	// detect zero crossings
	calc_zero_detector(bufnum, range / 2 + sample_buf_meta[bufnum].min, range/5);
 80014ce:	8afb      	ldrh	r3, [r7, #22]
 80014d0:	085b      	lsrs	r3, r3, #1
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	4618      	mov	r0, r3
 80014d6:	79fa      	ldrb	r2, [r7, #7]
 80014d8:	490e      	ldr	r1, [pc, #56]	; (8001514 <calc_downsample+0x20c>)
 80014da:	4613      	mov	r3, r2
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	4413      	add	r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	440b      	add	r3, r1
 80014e4:	881b      	ldrh	r3, [r3, #0]
 80014e6:	18c1      	adds	r1, r0, r3
 80014e8:	8afb      	ldrh	r3, [r7, #22]
 80014ea:	4a0b      	ldr	r2, [pc, #44]	; (8001518 <calc_downsample+0x210>)
 80014ec:	fba2 2303 	umull	r2, r3, r2, r3
 80014f0:	089b      	lsrs	r3, r3, #2
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	461a      	mov	r2, r3
 80014f6:	79fb      	ldrb	r3, [r7, #7]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff fdd9 	bl	80010b0 <calc_zero_detector>
 80014fe:	e000      	b.n	8001502 <calc_downsample+0x1fa>
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 8001500:	bf00      	nop
}
 8001502:	3724      	adds	r7, #36	; 0x24
 8001504:	46bd      	mov	sp, r7
 8001506:	bd90      	pop	{r4, r7, pc}
 8001508:	20003ff0 	.word	0x20003ff0
 800150c:	55555556 	.word	0x55555556
 8001510:	20005a30 	.word	0x20005a30
 8001514:	200000d4 	.word	0x200000d4
 8001518:	cccccccd 	.word	0xcccccccd

0800151c <calc_show_buffer>:

/*
 * Show the adc_raw_buf contents in terminal
 */
void calc_show_buffer(uint8_t buf_num) {
 800151c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001520:	b088      	sub	sp, #32
 8001522:	af00      	add	r7, sp, #0
 8001524:	4603      	mov	r3, r0
 8001526:	71fb      	strb	r3, [r7, #7]
	int count = 0;
 8001528:	2300      	movs	r3, #0
 800152a:	61fb      	str	r3, [r7, #28]
	uint16_t address = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	837b      	strh	r3, [r7, #26]
	uint64_t squared_acc = 0;
 8001530:	f04f 0200 	mov.w	r2, #0
 8001534:	f04f 0300 	mov.w	r3, #0
 8001538:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint16_t rms_value;

	if (buf_num >= ADC_NUM_BUFFERS) { return; }
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	2b03      	cmp	r3, #3
 8001540:	f200 80c5 	bhi.w	80016ce <calc_show_buffer+0x1b2>
	term_print("Buffer %d\r\n", buf_num);
 8001544:	79fb      	ldrb	r3, [r7, #7]
 8001546:	4619      	mov	r1, r3
 8001548:	4863      	ldr	r0, [pc, #396]	; (80016d8 <calc_show_buffer+0x1bc>)
 800154a:	f001 feb5 	bl	80032b8 <term_print>
	term_print("%3d: ", 0);
 800154e:	2100      	movs	r1, #0
 8001550:	4862      	ldr	r0, [pc, #392]	; (80016dc <calc_show_buffer+0x1c0>)
 8001552:	f001 feb1 	bl	80032b8 <term_print>
	for (int i=0; i<SAMPLE_BUF_SIZE; i++) {
 8001556:	2300      	movs	r3, #0
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	e042      	b.n	80015e2 <calc_show_buffer+0xc6>
		if (count >= 20) {
 800155c:	69fb      	ldr	r3, [r7, #28]
 800155e:	2b13      	cmp	r3, #19
 8001560:	dd06      	ble.n	8001570 <calc_show_buffer+0x54>
			count =0;
 8001562:	2300      	movs	r3, #0
 8001564:	61fb      	str	r3, [r7, #28]
			term_print("\r\n%3d: ", address);
 8001566:	8b7b      	ldrh	r3, [r7, #26]
 8001568:	4619      	mov	r1, r3
 800156a:	485d      	ldr	r0, [pc, #372]	; (80016e0 <calc_show_buffer+0x1c4>)
 800156c:	f001 fea4 	bl	80032b8 <term_print>
		}
		term_print("%04u ", sample_buf[buf_num][i]);
 8001570:	79fb      	ldrb	r3, [r7, #7]
 8001572:	495c      	ldr	r1, [pc, #368]	; (80016e4 <calc_show_buffer+0x1c8>)
 8001574:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001578:	fb03 f202 	mul.w	r2, r3, r2
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	4413      	add	r3, r2
 8001580:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001584:	4619      	mov	r1, r3
 8001586:	4858      	ldr	r0, [pc, #352]	; (80016e8 <calc_show_buffer+0x1cc>)
 8001588:	f001 fe96 	bl	80032b8 <term_print>

		squared_acc += sample_buf[buf_num][i] * adc_raw_buf[buf_num][i];
 800158c:	79fb      	ldrb	r3, [r7, #7]
 800158e:	4955      	ldr	r1, [pc, #340]	; (80016e4 <calc_show_buffer+0x1c8>)
 8001590:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001594:	fb03 f202 	mul.w	r2, r3, r2
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	4413      	add	r3, r2
 800159c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80015a0:	4618      	mov	r0, r3
 80015a2:	79fb      	ldrb	r3, [r7, #7]
 80015a4:	4951      	ldr	r1, [pc, #324]	; (80016ec <calc_show_buffer+0x1d0>)
 80015a6:	f44f 7252 	mov.w	r2, #840	; 0x348
 80015aa:	fb03 f202 	mul.w	r2, r3, r2
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	4413      	add	r3, r2
 80015b2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80015b6:	fb00 f303 	mul.w	r3, r0, r3
 80015ba:	17da      	asrs	r2, r3, #31
 80015bc:	461c      	mov	r4, r3
 80015be:	4615      	mov	r5, r2
 80015c0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80015c4:	eb12 0804 	adds.w	r8, r2, r4
 80015c8:	eb43 0905 	adc.w	r9, r3, r5
 80015cc:	e9c7 8904 	strd	r8, r9, [r7, #16]
		count++; address++;
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	3301      	adds	r3, #1
 80015d4:	61fb      	str	r3, [r7, #28]
 80015d6:	8b7b      	ldrh	r3, [r7, #26]
 80015d8:	3301      	adds	r3, #1
 80015da:	837b      	strh	r3, [r7, #26]
	for (int i=0; i<SAMPLE_BUF_SIZE; i++) {
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	3301      	adds	r3, #1
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 80015e8:	d3b8      	bcc.n	800155c <calc_show_buffer+0x40>
	}
	// RMS is wrong - needs to measure only one half of sine wave
	rms_value = (uint16_t) sqrt((squared_acc / SAMPLE_BUF_SIZE));
 80015ea:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80015ee:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 80015f2:	f04f 0300 	mov.w	r3, #0
 80015f6:	f7ff fb17 	bl	8000c28 <__aeabi_uldivmod>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	4610      	mov	r0, r2
 8001600:	4619      	mov	r1, r3
 8001602:	f7fe ffe3 	bl	80005cc <__aeabi_ul2d>
 8001606:	4602      	mov	r2, r0
 8001608:	460b      	mov	r3, r1
 800160a:	ec43 2b10 	vmov	d0, r2, r3
 800160e:	f009 fc6b 	bl	800aee8 <sqrt>
 8001612:	ec53 2b10 	vmov	r2, r3, d0
 8001616:	4610      	mov	r0, r2
 8001618:	4619      	mov	r1, r3
 800161a:	f7ff fae5 	bl	8000be8 <__aeabi_d2uiz>
 800161e:	4603      	mov	r3, r0
 8001620:	817b      	strh	r3, [r7, #10]
	term_print("\r\nMin: %dmV Max: %dmV ", calc_adc_raw_to_mv_int(sample_buf_meta[buf_num].min), calc_adc_raw_to_mv_int(sample_buf_meta[buf_num].max) );
 8001622:	79fa      	ldrb	r2, [r7, #7]
 8001624:	4932      	ldr	r1, [pc, #200]	; (80016f0 <calc_show_buffer+0x1d4>)
 8001626:	4613      	mov	r3, r2
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	4413      	add	r3, r2
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	440b      	add	r3, r1
 8001630:	881b      	ldrh	r3, [r3, #0]
 8001632:	4618      	mov	r0, r3
 8001634:	f000 f89c 	bl	8001770 <calc_adc_raw_to_mv_int>
 8001638:	4604      	mov	r4, r0
 800163a:	79fa      	ldrb	r2, [r7, #7]
 800163c:	492c      	ldr	r1, [pc, #176]	; (80016f0 <calc_show_buffer+0x1d4>)
 800163e:	4613      	mov	r3, r2
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	4413      	add	r3, r2
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	440b      	add	r3, r1
 8001648:	3302      	adds	r3, #2
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	4618      	mov	r0, r3
 800164e:	f000 f88f 	bl	8001770 <calc_adc_raw_to_mv_int>
 8001652:	4603      	mov	r3, r0
 8001654:	461a      	mov	r2, r3
 8001656:	4621      	mov	r1, r4
 8001658:	4826      	ldr	r0, [pc, #152]	; (80016f4 <calc_show_buffer+0x1d8>)
 800165a:	f001 fe2d 	bl	80032b8 <term_print>
	term_print("RMS: %dmV [%u]\r\n", calc_adc_raw_to_mv_int(rms_value), rms_value);
 800165e:	897b      	ldrh	r3, [r7, #10]
 8001660:	4618      	mov	r0, r3
 8001662:	f000 f885 	bl	8001770 <calc_adc_raw_to_mv_int>
 8001666:	4601      	mov	r1, r0
 8001668:	897b      	ldrh	r3, [r7, #10]
 800166a:	461a      	mov	r2, r3
 800166c:	4822      	ldr	r0, [pc, #136]	; (80016f8 <calc_show_buffer+0x1dc>)
 800166e:	f001 fe23 	bl	80032b8 <term_print>
	term_print("\r\nMin: %d Max: %d ", sample_buf_meta[buf_num].min, sample_buf_meta[buf_num].max );
 8001672:	79fa      	ldrb	r2, [r7, #7]
 8001674:	491e      	ldr	r1, [pc, #120]	; (80016f0 <calc_show_buffer+0x1d4>)
 8001676:	4613      	mov	r3, r2
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	4413      	add	r3, r2
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	440b      	add	r3, r1
 8001680:	881b      	ldrh	r3, [r3, #0]
 8001682:	4618      	mov	r0, r3
 8001684:	79fa      	ldrb	r2, [r7, #7]
 8001686:	491a      	ldr	r1, [pc, #104]	; (80016f0 <calc_show_buffer+0x1d4>)
 8001688:	4613      	mov	r3, r2
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	4413      	add	r3, r2
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	440b      	add	r3, r1
 8001692:	3302      	adds	r3, #2
 8001694:	881b      	ldrh	r3, [r3, #0]
 8001696:	461a      	mov	r2, r3
 8001698:	4601      	mov	r1, r0
 800169a:	4818      	ldr	r0, [pc, #96]	; (80016fc <calc_show_buffer+0x1e0>)
 800169c:	f001 fe0c 	bl	80032b8 <term_print>
	term_print("Zero crossing: pos=%d neg=%d\r\n", sample_buf_meta[buf_num].zero_cross_pos, sample_buf_meta[buf_num].zero_cross_neg);
 80016a0:	79fa      	ldrb	r2, [r7, #7]
 80016a2:	4913      	ldr	r1, [pc, #76]	; (80016f0 <calc_show_buffer+0x1d4>)
 80016a4:	4613      	mov	r3, r2
 80016a6:	005b      	lsls	r3, r3, #1
 80016a8:	4413      	add	r3, r2
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	440b      	add	r3, r1
 80016ae:	3304      	adds	r3, #4
 80016b0:	6819      	ldr	r1, [r3, #0]
 80016b2:	79fa      	ldrb	r2, [r7, #7]
 80016b4:	480e      	ldr	r0, [pc, #56]	; (80016f0 <calc_show_buffer+0x1d4>)
 80016b6:	4613      	mov	r3, r2
 80016b8:	005b      	lsls	r3, r3, #1
 80016ba:	4413      	add	r3, r2
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	4403      	add	r3, r0
 80016c0:	3308      	adds	r3, #8
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	461a      	mov	r2, r3
 80016c6:	480e      	ldr	r0, [pc, #56]	; (8001700 <calc_show_buffer+0x1e4>)
 80016c8:	f001 fdf6 	bl	80032b8 <term_print>
 80016cc:	e000      	b.n	80016d0 <calc_show_buffer+0x1b4>
	if (buf_num >= ADC_NUM_BUFFERS) { return; }
 80016ce:	bf00      	nop

}
 80016d0:	3720      	adds	r7, #32
 80016d2:	46bd      	mov	sp, r7
 80016d4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80016d8:	0800b210 	.word	0x0800b210
 80016dc:	0800b21c 	.word	0x0800b21c
 80016e0:	0800b224 	.word	0x0800b224
 80016e4:	20005a30 	.word	0x20005a30
 80016e8:	0800b22c 	.word	0x0800b22c
 80016ec:	20003ff0 	.word	0x20003ff0
 80016f0:	200000d4 	.word	0x200000d4
 80016f4:	0800b234 	.word	0x0800b234
 80016f8:	0800b24c 	.word	0x0800b24c
 80016fc:	0800b260 	.word	0x0800b260
 8001700:	0800b274 	.word	0x0800b274

08001704 <calc_csv_buffer>:

/*
 * Output adc_raw_buf contents in CSV format to terminal
 */
void calc_csv_buffer(uint8_t buf_num) {
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	71fb      	strb	r3, [r7, #7]
	if (buf_num > 3) { return; }
 800170e:	79fb      	ldrb	r3, [r7, #7]
 8001710:	2b03      	cmp	r3, #3
 8001712:	d821      	bhi.n	8001758 <calc_csv_buffer+0x54>
	term_print("Buffer %d\r\n", buf_num);
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	4619      	mov	r1, r3
 8001718:	4811      	ldr	r0, [pc, #68]	; (8001760 <calc_csv_buffer+0x5c>)
 800171a:	f001 fdcd 	bl	80032b8 <term_print>
	for (int i=0; i<ADC_NUM_DATA; i++) {
 800171e:	2300      	movs	r3, #0
 8001720:	60fb      	str	r3, [r7, #12]
 8001722:	e011      	b.n	8001748 <calc_csv_buffer+0x44>
		term_print("%d,%u\r\n", i, adc_raw_buf[buf_num][i]);
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	490f      	ldr	r1, [pc, #60]	; (8001764 <calc_csv_buffer+0x60>)
 8001728:	f44f 7252 	mov.w	r2, #840	; 0x348
 800172c:	fb03 f202 	mul.w	r2, r3, r2
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	4413      	add	r3, r2
 8001734:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001738:	461a      	mov	r2, r3
 800173a:	68f9      	ldr	r1, [r7, #12]
 800173c:	480a      	ldr	r0, [pc, #40]	; (8001768 <calc_csv_buffer+0x64>)
 800173e:	f001 fdbb 	bl	80032b8 <term_print>
	for (int i=0; i<ADC_NUM_DATA; i++) {
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	3301      	adds	r3, #1
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f5b3 7f52 	cmp.w	r3, #840	; 0x348
 800174e:	d3e9      	bcc.n	8001724 <calc_csv_buffer+0x20>
	}
	term_print("\r\n\r\n");
 8001750:	4806      	ldr	r0, [pc, #24]	; (800176c <calc_csv_buffer+0x68>)
 8001752:	f001 fdb1 	bl	80032b8 <term_print>
 8001756:	e000      	b.n	800175a <calc_csv_buffer+0x56>
	if (buf_num > 3) { return; }
 8001758:	bf00      	nop
}
 800175a:	3710      	adds	r7, #16
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	0800b210 	.word	0x0800b210
 8001764:	20003ff0 	.word	0x20003ff0
 8001768:	0800b294 	.word	0x0800b294
 800176c:	0800b29c 	.word	0x0800b29c

08001770 <calc_adc_raw_to_mv_int>:

/*
 * Convert ADC raw reading to mv
 * returns mv as int
 */
int calc_adc_raw_to_mv_int(uint16_t adc_raw) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	80fb      	strh	r3, [r7, #6]
	return round(calc_adc_raw_to_mv_float(adc_raw));
 800177a:	88fb      	ldrh	r3, [r7, #6]
 800177c:	4618      	mov	r0, r3
 800177e:	f000 f817 	bl	80017b0 <calc_adc_raw_to_mv_float>
 8001782:	ee10 3a10 	vmov	r3, s0
 8001786:	4618      	mov	r0, r3
 8001788:	f7fe fefe 	bl	8000588 <__aeabi_f2d>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	ec43 2b10 	vmov	d0, r2, r3
 8001794:	f009 fcae 	bl	800b0f4 <round>
 8001798:	ec53 2b10 	vmov	r2, r3, d0
 800179c:	4610      	mov	r0, r2
 800179e:	4619      	mov	r1, r3
 80017a0:	f7ff f9fa 	bl	8000b98 <__aeabi_d2iz>
 80017a4:	4603      	mov	r3, r0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
	...

080017b0 <calc_adc_raw_to_mv_float>:

/*
 * Convert raw reading to mV
 */
float calc_adc_raw_to_mv_float(uint16_t adc_raw) {
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	80fb      	strh	r3, [r7, #6]
	return ((float)adc_raw / (float)ADC_FS_RAW) * (float)ADC_FS_MV;
 80017ba:	88fb      	ldrh	r3, [r7, #6]
 80017bc:	ee07 3a90 	vmov	s15, r3
 80017c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017c4:	eddf 6a07 	vldr	s13, [pc, #28]	; 80017e4 <calc_adc_raw_to_mv_float+0x34>
 80017c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017cc:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80017e8 <calc_adc_raw_to_mv_float+0x38>
 80017d0:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80017d4:	eeb0 0a67 	vmov.f32	s0, s15
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	457ff000 	.word	0x457ff000
 80017e8:	454e4000 	.word	0x454e4000

080017ec <cmd_error>:
extern uint8_t led_cmd;
extern uint8_t tft_display;

uint8_t cmd_len = 0;

void cmd_error(uint8_t* cmd_str) {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	term_print("Error in command <%s>\r\n", cmd_str);
 80017f4:	6879      	ldr	r1, [r7, #4]
 80017f6:	4803      	ldr	r0, [pc, #12]	; (8001804 <cmd_error+0x18>)
 80017f8:	f001 fd5e 	bl	80032b8 <term_print>
}
 80017fc:	bf00      	nop
 80017fe:	3708      	adds	r7, #8
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	0800b2a4 	.word	0x0800b2a4

08001808 <cmd_t>:


int cmd_t(uint8_t* cmd_str) {
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
	switch (cmd_str[1]) {
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	3301      	adds	r3, #1
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	2b74      	cmp	r3, #116	; 0x74
 8001818:	d014      	beq.n	8001844 <cmd_t+0x3c>
 800181a:	2b74      	cmp	r3, #116	; 0x74
 800181c:	dc17      	bgt.n	800184e <cmd_t+0x46>
 800181e:	2b54      	cmp	r3, #84	; 0x54
 8001820:	d010      	beq.n	8001844 <cmd_t+0x3c>
 8001822:	2b54      	cmp	r3, #84	; 0x54
 8001824:	dc13      	bgt.n	800184e <cmd_t+0x46>
 8001826:	2b30      	cmp	r3, #48	; 0x30
 8001828:	d002      	beq.n	8001830 <cmd_t+0x28>
 800182a:	2b31      	cmp	r3, #49	; 0x31
 800182c:	d005      	beq.n	800183a <cmd_t+0x32>
 800182e:	e00e      	b.n	800184e <cmd_t+0x46>
	case '0':
		tft_display = 1;
 8001830:	4b0b      	ldr	r3, [pc, #44]	; (8001860 <cmd_t+0x58>)
 8001832:	2201      	movs	r2, #1
 8001834:	701a      	strb	r2, [r3, #0]
		return 0;
 8001836:	2300      	movs	r3, #0
 8001838:	e00b      	b.n	8001852 <cmd_t+0x4a>
		break;
	case '1':
		tft_display = 2;
 800183a:	4b09      	ldr	r3, [pc, #36]	; (8001860 <cmd_t+0x58>)
 800183c:	2202      	movs	r2, #2
 800183e:	701a      	strb	r2, [r3, #0]
		return 0;
 8001840:	2300      	movs	r3, #0
 8001842:	e006      	b.n	8001852 <cmd_t+0x4a>
		break;
	case 'T':
	case 't':
		tft_display = 9;
 8001844:	4b06      	ldr	r3, [pc, #24]	; (8001860 <cmd_t+0x58>)
 8001846:	2209      	movs	r2, #9
 8001848:	701a      	strb	r2, [r3, #0]
		return 0;
 800184a:	2300      	movs	r3, #0
 800184c:	e001      	b.n	8001852 <cmd_t+0x4a>
	}
	return -1;
 800184e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001852:	4618      	mov	r0, r3
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	20000b5e 	.word	0x20000b5e

08001864 <cmd_help>:


int cmd_help(void) {
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
	term_print("\r\nCommand Help:\r\n");
 8001868:	480b      	ldr	r0, [pc, #44]	; (8001898 <cmd_help+0x34>)
 800186a:	f001 fd25 	bl	80032b8 <term_print>
	term_print("C[1..4]: CSV output ADC channel 1 - 4 buffer content\r\n");
 800186e:	480b      	ldr	r0, [pc, #44]	; (800189c <cmd_help+0x38>)
 8001870:	f001 fd22 	bl	80032b8 <term_print>
#ifdef USE_DISPLAY
	term_print("D[1..4]: Display ADC channel 1 - 4 on TFT display\r\n");
 8001874:	480a      	ldr	r0, [pc, #40]	; (80018a0 <cmd_help+0x3c>)
 8001876:	f001 fd1f 	bl	80032b8 <term_print>
#endif
	term_print("S[1..4]: Show ADC channel 1 - 4 buffer content in terminal\r\n");
 800187a:	480a      	ldr	r0, [pc, #40]	; (80018a4 <cmd_help+0x40>)
 800187c:	f001 fd1c 	bl	80032b8 <term_print>
	term_print("R: Restart ADC conversion\r\n");
 8001880:	4809      	ldr	r0, [pc, #36]	; (80018a8 <cmd_help+0x44>)
 8001882:	f001 fd19 	bl	80032b8 <term_print>
	term_print("T[0|1|T]: TFT display OFF / ON / Performance test\r\n");
 8001886:	4809      	ldr	r0, [pc, #36]	; (80018ac <cmd_help+0x48>)
 8001888:	f001 fd16 	bl	80032b8 <term_print>
	term_print("L[0,1]: LED L2 OFF / ON\r\n");
 800188c:	4808      	ldr	r0, [pc, #32]	; (80018b0 <cmd_help+0x4c>)
 800188e:	f001 fd13 	bl	80032b8 <term_print>
	return 0;
 8001892:	2300      	movs	r3, #0
}
 8001894:	4618      	mov	r0, r3
 8001896:	bd80      	pop	{r7, pc}
 8001898:	0800b2bc 	.word	0x0800b2bc
 800189c:	0800b2d0 	.word	0x0800b2d0
 80018a0:	0800b308 	.word	0x0800b308
 80018a4:	0800b33c 	.word	0x0800b33c
 80018a8:	0800b37c 	.word	0x0800b37c
 80018ac:	0800b398 	.word	0x0800b398
 80018b0:	0800b3cc 	.word	0x0800b3cc

080018b4 <cmd_process>:

int cmd_process(uint8_t* cmd_str) {
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
	int retval = -1;
 80018bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018c0:	60fb      	str	r3, [r7, #12]
	switch(cmd_str[0]) {
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	3b3f      	subs	r3, #63	; 0x3f
 80018c8:	2b35      	cmp	r3, #53	; 0x35
 80018ca:	f200 80a5 	bhi.w	8001a18 <cmd_process+0x164>
 80018ce:	a201      	add	r2, pc, #4	; (adr r2, 80018d4 <cmd_process+0x20>)
 80018d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018d4:	08001a13 	.word	0x08001a13
 80018d8:	08001a19 	.word	0x08001a19
 80018dc:	08001a19 	.word	0x08001a19
 80018e0:	08001a19 	.word	0x08001a19
 80018e4:	080019ad 	.word	0x080019ad
 80018e8:	080019c1 	.word	0x080019c1
 80018ec:	08001a19 	.word	0x08001a19
 80018f0:	08001a19 	.word	0x08001a19
 80018f4:	08001a19 	.word	0x08001a19
 80018f8:	08001a13 	.word	0x08001a13
 80018fc:	08001a19 	.word	0x08001a19
 8001900:	08001a19 	.word	0x08001a19
 8001904:	08001a19 	.word	0x08001a19
 8001908:	080019d5 	.word	0x080019d5
 800190c:	08001a19 	.word	0x08001a19
 8001910:	08001a19 	.word	0x08001a19
 8001914:	08001a19 	.word	0x08001a19
 8001918:	08001a19 	.word	0x08001a19
 800191c:	08001a19 	.word	0x08001a19
 8001920:	080019e9 	.word	0x080019e9
 8001924:	080019f5 	.word	0x080019f5
 8001928:	08001a09 	.word	0x08001a09
 800192c:	08001a19 	.word	0x08001a19
 8001930:	08001a19 	.word	0x08001a19
 8001934:	08001a19 	.word	0x08001a19
 8001938:	08001a19 	.word	0x08001a19
 800193c:	08001a19 	.word	0x08001a19
 8001940:	08001a19 	.word	0x08001a19
 8001944:	08001a19 	.word	0x08001a19
 8001948:	08001a19 	.word	0x08001a19
 800194c:	08001a19 	.word	0x08001a19
 8001950:	08001a19 	.word	0x08001a19
 8001954:	08001a19 	.word	0x08001a19
 8001958:	08001a19 	.word	0x08001a19
 800195c:	08001a19 	.word	0x08001a19
 8001960:	08001a19 	.word	0x08001a19
 8001964:	080019ad 	.word	0x080019ad
 8001968:	080019c1 	.word	0x080019c1
 800196c:	08001a19 	.word	0x08001a19
 8001970:	08001a19 	.word	0x08001a19
 8001974:	08001a19 	.word	0x08001a19
 8001978:	08001a13 	.word	0x08001a13
 800197c:	08001a19 	.word	0x08001a19
 8001980:	08001a19 	.word	0x08001a19
 8001984:	08001a19 	.word	0x08001a19
 8001988:	080019d5 	.word	0x080019d5
 800198c:	08001a19 	.word	0x08001a19
 8001990:	08001a19 	.word	0x08001a19
 8001994:	08001a19 	.word	0x08001a19
 8001998:	08001a19 	.word	0x08001a19
 800199c:	08001a19 	.word	0x08001a19
 80019a0:	080019e9 	.word	0x080019e9
 80019a4:	080019f5 	.word	0x080019f5
 80019a8:	08001a09 	.word	0x08001a09
	case 'C':
	case 'c':
		csv_buffer = cmd_str[1] - 0x30;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	3301      	adds	r3, #1
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	3b30      	subs	r3, #48	; 0x30
 80019b4:	b2da      	uxtb	r2, r3
 80019b6:	4b1b      	ldr	r3, [pc, #108]	; (8001a24 <cmd_process+0x170>)
 80019b8:	701a      	strb	r2, [r3, #0]
		retval = 0;
 80019ba:	2300      	movs	r3, #0
 80019bc:	60fb      	str	r3, [r7, #12]
		break;
 80019be:	e02b      	b.n	8001a18 <cmd_process+0x164>
#ifdef USE_DISPLAY
	case 'D':
	case 'd':
		cmd_display_buffer = cmd_str[1] - 0x30;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	3301      	adds	r3, #1
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	3b30      	subs	r3, #48	; 0x30
 80019c8:	b2da      	uxtb	r2, r3
 80019ca:	4b17      	ldr	r3, [pc, #92]	; (8001a28 <cmd_process+0x174>)
 80019cc:	701a      	strb	r2, [r3, #0]
		retval = 0;
 80019ce:	2300      	movs	r3, #0
 80019d0:	60fb      	str	r3, [r7, #12]
		break;
 80019d2:	e021      	b.n	8001a18 <cmd_process+0x164>
#endif
	case 'L':
	case 'l':
		led_cmd = cmd_str[1] - 0x30 + 1;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	3301      	adds	r3, #1
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	3b2f      	subs	r3, #47	; 0x2f
 80019dc:	b2da      	uxtb	r2, r3
 80019de:	4b13      	ldr	r3, [pc, #76]	; (8001a2c <cmd_process+0x178>)
 80019e0:	701a      	strb	r2, [r3, #0]
		retval = 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	60fb      	str	r3, [r7, #12]
		break;
 80019e6:	e017      	b.n	8001a18 <cmd_process+0x164>
	case 'R':
	case 'r':
		adc_restart = 1;
 80019e8:	4b11      	ldr	r3, [pc, #68]	; (8001a30 <cmd_process+0x17c>)
 80019ea:	2201      	movs	r2, #1
 80019ec:	701a      	strb	r2, [r3, #0]
		retval = 0;
 80019ee:	2300      	movs	r3, #0
 80019f0:	60fb      	str	r3, [r7, #12]
		break;
 80019f2:	e011      	b.n	8001a18 <cmd_process+0x164>
	case 'S':
	case 's':
		show_buffer = cmd_str[1] - 0x30;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	3301      	adds	r3, #1
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	3b30      	subs	r3, #48	; 0x30
 80019fc:	b2da      	uxtb	r2, r3
 80019fe:	4b0d      	ldr	r3, [pc, #52]	; (8001a34 <cmd_process+0x180>)
 8001a00:	701a      	strb	r2, [r3, #0]
		retval = 0;
 8001a02:	2300      	movs	r3, #0
 8001a04:	60fb      	str	r3, [r7, #12]
		break;
 8001a06:	e007      	b.n	8001a18 <cmd_process+0x164>
	case 'T':
	case 't':
		retval = cmd_t(cmd_str);
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f7ff fefd 	bl	8001808 <cmd_t>
 8001a0e:	60f8      	str	r0, [r7, #12]
		break;
 8001a10:	e002      	b.n	8001a18 <cmd_process+0x164>
	case 'H':
	case 'h':
	case '?':
		retval = cmd_help();
 8001a12:	f7ff ff27 	bl	8001864 <cmd_help>
 8001a16:	60f8      	str	r0, [r7, #12]
	}
	return retval;
 8001a18:	68fb      	ldr	r3, [r7, #12]
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	20000b5c 	.word	0x20000b5c
 8001a28:	20000b5b 	.word	0x20000b5b
 8001a2c:	20000b5d 	.word	0x20000b5d
 8001a30:	20000b59 	.word	0x20000b59
 8001a34:	20000b5a 	.word	0x20000b5a

08001a38 <CMD_Handler>:

/*
 * returns -1 if the command failed, 0 if processed OK
 */
int CMD_Handler(uint8_t* cmd_str)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
	cmd_len = strlen((char *) cmd_str);
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f7fe fbe5 	bl	8000210 <strlen>
 8001a46:	4603      	mov	r3, r0
 8001a48:	b2da      	uxtb	r2, r3
 8001a4a:	4b0a      	ldr	r3, [pc, #40]	; (8001a74 <CMD_Handler+0x3c>)
 8001a4c:	701a      	strb	r2, [r3, #0]
	if (cmd_len < CMD_MIN_LEN) {
 8001a4e:	4b09      	ldr	r3, [pc, #36]	; (8001a74 <CMD_Handler+0x3c>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d105      	bne.n	8001a62 <CMD_Handler+0x2a>
		cmd_error(cmd_str);
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f7ff fec8 	bl	80017ec <cmd_error>
		return -1;
 8001a5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a60:	e003      	b.n	8001a6a <CMD_Handler+0x32>
	}
	return cmd_process(cmd_str);
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f7ff ff26 	bl	80018b4 <cmd_process>
 8001a68:	4603      	mov	r3, r0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	20000104 	.word	0x20000104

08001a78 <draw_curve>:
uint16_t aligned_curve[DISPLAY_X];	// raw samples reduced to one full cycle (around 400 samples)
uint16_t curve_len = 0;
char str[32];
uint8_t lastbuf = 9;

void draw_curve(uint16_t colour) {
 8001a78:	b590      	push	{r4, r7, lr}
 8001a7a:	b087      	sub	sp, #28
 8001a7c:	af02      	add	r7, sp, #8
 8001a7e:	4603      	mov	r3, r0
 8001a80:	80fb      	strh	r3, [r7, #6]
	for (int x=1; x<curve_len; x++) {
 8001a82:	2301      	movs	r3, #1
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	e019      	b.n	8001abc <draw_curve+0x44>
		Displ_Line(x-1, curve_y[x-1], x, curve_y[x], colour);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	b218      	sxth	r0, r3
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	3b01      	subs	r3, #1
 8001a96:	4a0f      	ldr	r2, [pc, #60]	; (8001ad4 <draw_curve+0x5c>)
 8001a98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a9c:	b219      	sxth	r1, r3
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	b21a      	sxth	r2, r3
 8001aa2:	4c0c      	ldr	r4, [pc, #48]	; (8001ad4 <draw_curve+0x5c>)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
 8001aaa:	b21c      	sxth	r4, r3
 8001aac:	88fb      	ldrh	r3, [r7, #6]
 8001aae:	9300      	str	r3, [sp, #0]
 8001ab0:	4623      	mov	r3, r4
 8001ab2:	f002 f9dc 	bl	8003e6e <Displ_Line>
	for (int x=1; x<curve_len; x++) {
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	4b06      	ldr	r3, [pc, #24]	; (8001ad8 <draw_curve+0x60>)
 8001abe:	881b      	ldrh	r3, [r3, #0]
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	dbdf      	blt.n	8001a88 <draw_curve+0x10>
	}
}
 8001ac8:	bf00      	nop
 8001aca:	bf00      	nop
 8001acc:	3714      	adds	r7, #20
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd90      	pop	{r4, r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	20000108 	.word	0x20000108
 8001ad8:	20000888 	.word	0x20000888

08001adc <display_align_curve>:

/*
 * Aligns curve to start at positive zero crossing and cuts off at a full cycle
 * returns: number of points in the aligned curve or -1 if alignment failed
 */
int display_align_curve(uint8_t bufnum) {
 8001adc:	b480      	push	{r7}
 8001ade:	b087      	sub	sp, #28
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	71fb      	strb	r3, [r7, #7]
	int dest_idx = -1;
 8001ae6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001aea:	617b      	str	r3, [r7, #20]
	//int distance = 0;
	//int last_distance = ADC_FS_RAW;
	int i, continue_at = -1;
 8001aec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001af0:	60fb      	str	r3, [r7, #12]

	// if we don't have a zero crossing use the sample_buf curve entries
	if (sample_buf_meta[bufnum].zero_cross_pos < 0) {
 8001af2:	79fa      	ldrb	r2, [r7, #7]
 8001af4:	493e      	ldr	r1, [pc, #248]	; (8001bf0 <display_align_curve+0x114>)
 8001af6:	4613      	mov	r3, r2
 8001af8:	005b      	lsls	r3, r3, #1
 8001afa:	4413      	add	r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	440b      	add	r3, r1
 8001b00:	3304      	adds	r3, #4
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	da1a      	bge.n	8001b3e <display_align_curve+0x62>
		for (i=0; i<SAMPLE_BUF_SIZE; i++ ) {
 8001b08:	2300      	movs	r3, #0
 8001b0a:	613b      	str	r3, [r7, #16]
 8001b0c:	e010      	b.n	8001b30 <display_align_curve+0x54>
			aligned_curve[i] = sample_buf[bufnum][i];
 8001b0e:	79fb      	ldrb	r3, [r7, #7]
 8001b10:	4938      	ldr	r1, [pc, #224]	; (8001bf4 <display_align_curve+0x118>)
 8001b12:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001b16:	fb03 f202 	mul.w	r2, r3, r2
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 8001b22:	4a35      	ldr	r2, [pc, #212]	; (8001bf8 <display_align_curve+0x11c>)
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (i=0; i<SAMPLE_BUF_SIZE; i++ ) {
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	613b      	str	r3, [r7, #16]
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8001b36:	d3ea      	bcc.n	8001b0e <display_align_curve+0x32>
		}
		return SAMPLE_BUF_SIZE;
 8001b38:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8001b3c:	e051      	b.n	8001be2 <display_align_curve+0x106>
	}

	// start at zero crossing and use every reading up to the end of the sample buffer
	for (i=sample_buf_meta[bufnum].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 8001b3e:	79fa      	ldrb	r2, [r7, #7]
 8001b40:	492b      	ldr	r1, [pc, #172]	; (8001bf0 <display_align_curve+0x114>)
 8001b42:	4613      	mov	r3, r2
 8001b44:	005b      	lsls	r3, r3, #1
 8001b46:	4413      	add	r3, r2
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	440b      	add	r3, r1
 8001b4c:	3304      	adds	r3, #4
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	613b      	str	r3, [r7, #16]
 8001b52:	e013      	b.n	8001b7c <display_align_curve+0xa0>
		dest_idx++;
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	3301      	adds	r3, #1
 8001b58:	617b      	str	r3, [r7, #20]
		aligned_curve[dest_idx] = sample_buf[bufnum][i];
 8001b5a:	79fb      	ldrb	r3, [r7, #7]
 8001b5c:	4925      	ldr	r1, [pc, #148]	; (8001bf4 <display_align_curve+0x118>)
 8001b5e:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001b62:	fb03 f202 	mul.w	r2, r3, r2
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	4413      	add	r3, r2
 8001b6a:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 8001b6e:	4a22      	ldr	r2, [pc, #136]	; (8001bf8 <display_align_curve+0x11c>)
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (i=sample_buf_meta[bufnum].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	613b      	str	r3, [r7, #16]
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8001b82:	d3e7      	bcc.n	8001b54 <display_align_curve+0x78>
			}
		}
	}
	*/

	continue_at = 20;
 8001b84:	2314      	movs	r3, #20
 8001b86:	60fb      	str	r3, [r7, #12]

	if (continue_at < 0) return -1;	// abort if continuation hasn't bee found
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	da02      	bge.n	8001b94 <display_align_curve+0xb8>
 8001b8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b92:	e026      	b.n	8001be2 <display_align_curve+0x106>
	for (i=continue_at; i<sample_buf_meta[bufnum].zero_cross_pos; i++) {
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	613b      	str	r3, [r7, #16]
 8001b98:	e013      	b.n	8001bc2 <display_align_curve+0xe6>
		dest_idx++;
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	617b      	str	r3, [r7, #20]
		aligned_curve[dest_idx] = sample_buf[bufnum][i];
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	4914      	ldr	r1, [pc, #80]	; (8001bf4 <display_align_curve+0x118>)
 8001ba4:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001ba8:	fb03 f202 	mul.w	r2, r3, r2
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	4413      	add	r3, r2
 8001bb0:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 8001bb4:	4a10      	ldr	r2, [pc, #64]	; (8001bf8 <display_align_curve+0x11c>)
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (i=continue_at; i<sample_buf_meta[bufnum].zero_cross_pos; i++) {
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	613b      	str	r3, [r7, #16]
 8001bc2:	79fa      	ldrb	r2, [r7, #7]
 8001bc4:	490a      	ldr	r1, [pc, #40]	; (8001bf0 <display_align_curve+0x114>)
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	4413      	add	r3, r2
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	440b      	add	r3, r1
 8001bd0:	3304      	adds	r3, #4
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	693a      	ldr	r2, [r7, #16]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	dbdf      	blt.n	8001b9a <display_align_curve+0xbe>
	}
	return ++dest_idx;
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	3301      	adds	r3, #1
 8001bde:	617b      	str	r3, [r7, #20]
 8001be0:	697b      	ldr	r3, [r7, #20]
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	371c      	adds	r7, #28
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	200000d4 	.word	0x200000d4
 8001bf4:	20005a30 	.word	0x20005a30
 8001bf8:	200004c8 	.word	0x200004c8

08001bfc <display_show_curve>:
/*
 * Show a ADC channel curve on TFT display
 * parameter bufnum: adc_raw_buf index to ADC channel
 * Disp_CLS() takes a long time to run so we draw the previous curve in black to remove it
 */
void display_show_curve(uint8_t bufnum) {
 8001bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bfe:	b095      	sub	sp, #84	; 0x54
 8001c00:	af06      	add	r7, sp, #24
 8001c02:	4603      	mov	r3, r0
 8001c04:	71fb      	strb	r3, [r7, #7]
	if ( (bufnum >= ADC_NUM_BUFFERS) || (bufnum < 0) ) return;	// buffer range check
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	2b03      	cmp	r3, #3
 8001c0a:	f200 8204 	bhi.w	8002016 <display_show_curve+0x41a>

	int y_offset = 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	627b      	str	r3, [r7, #36]	; 0x24
	int y_max = DISPLAY_Y -1;		// max Y pixel position
 8001c12:	f240 133f 	movw	r3, #319	; 0x13f
 8001c16:	623b      	str	r3, [r7, #32]
	int x_max = ADC_NUM_DATA / 2;	// we have twice as many readings as pixels on the display
 8001c18:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8001c1c:	61fb      	str	r3, [r7, #28]
	int value = 0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	637b      	str	r3, [r7, #52]	; 0x34
	//int buf_index = 1;
	int y_grid_100 = 0;
 8001c22:	2300      	movs	r3, #0
 8001c24:	61bb      	str	r3, [r7, #24]
	int y_grid_50 = 0;
 8001c26:	2300      	movs	r3, #0
 8001c28:	617b      	str	r3, [r7, #20]
	int y_grid_25 = 0;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	613b      	str	r3, [r7, #16]

	int scale_factor = 1;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	633b      	str	r3, [r7, #48]	; 0x30
	float fScale = (float)DISPLAY_Y / (float)sample_buf_meta[bufnum].max;
 8001c32:	79fa      	ldrb	r2, [r7, #7]
 8001c34:	4924      	ldr	r1, [pc, #144]	; (8001cc8 <display_show_curve+0xcc>)
 8001c36:	4613      	mov	r3, r2
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	4413      	add	r3, r2
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	440b      	add	r3, r1
 8001c40:	3302      	adds	r3, #2
 8001c42:	881b      	ldrh	r3, [r3, #0]
 8001c44:	ee07 3a90 	vmov	s15, r3
 8001c48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c4c:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8001ccc <display_show_curve+0xd0>
 8001c50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c54:	edc7 7a03 	vstr	s15, [r7, #12]
	if (fScale < 1) {
 8001c58:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c5c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001c60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c68:	d534      	bpl.n	8001cd4 <display_show_curve+0xd8>
		scale_factor = trunc(1/fScale)+1; // divisor
 8001c6a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001c6e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c72:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001c76:	ee16 0a90 	vmov	r0, s13
 8001c7a:	f7fe fc85 	bl	8000588 <__aeabi_f2d>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	460b      	mov	r3, r1
 8001c82:	ec43 2b10 	vmov	d0, r2, r3
 8001c86:	f009 fa7d 	bl	800b184 <trunc>
 8001c8a:	ec51 0b10 	vmov	r0, r1, d0
 8001c8e:	f04f 0200 	mov.w	r2, #0
 8001c92:	4b0f      	ldr	r3, [pc, #60]	; (8001cd0 <display_show_curve+0xd4>)
 8001c94:	f7fe fb1a 	bl	80002cc <__adddf3>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	f7fe ff7a 	bl	8000b98 <__aeabi_d2iz>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	633b      	str	r3, [r7, #48]	; 0x30
		value = sample_buf_meta[bufnum].max / scale_factor;
 8001ca8:	79fa      	ldrb	r2, [r7, #7]
 8001caa:	4907      	ldr	r1, [pc, #28]	; (8001cc8 <display_show_curve+0xcc>)
 8001cac:	4613      	mov	r3, r2
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	4413      	add	r3, r2
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	440b      	add	r3, r1
 8001cb6:	3302      	adds	r3, #2
 8001cb8:	881b      	ldrh	r3, [r3, #0]
 8001cba:	461a      	mov	r2, r3
 8001cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cbe:	fb92 f3f3 	sdiv	r3, r2, r3
 8001cc2:	637b      	str	r3, [r7, #52]	; 0x34
 8001cc4:	e025      	b.n	8001d12 <display_show_curve+0x116>
 8001cc6:	bf00      	nop
 8001cc8:	200000d4 	.word	0x200000d4
 8001ccc:	43a00000 	.word	0x43a00000
 8001cd0:	3ff00000 	.word	0x3ff00000
	} else {
		scale_factor = trunc(fScale);	// multiplier
 8001cd4:	68f8      	ldr	r0, [r7, #12]
 8001cd6:	f7fe fc57 	bl	8000588 <__aeabi_f2d>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	460b      	mov	r3, r1
 8001cde:	ec43 2b10 	vmov	d0, r2, r3
 8001ce2:	f009 fa4f 	bl	800b184 <trunc>
 8001ce6:	ec53 2b10 	vmov	r2, r3, d0
 8001cea:	4610      	mov	r0, r2
 8001cec:	4619      	mov	r1, r3
 8001cee:	f7fe ff53 	bl	8000b98 <__aeabi_d2iz>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	633b      	str	r3, [r7, #48]	; 0x30
		value = sample_buf_meta[bufnum].max * scale_factor;
 8001cf6:	79fa      	ldrb	r2, [r7, #7]
 8001cf8:	49a8      	ldr	r1, [pc, #672]	; (8001f9c <display_show_curve+0x3a0>)
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	4413      	add	r3, r2
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	440b      	add	r3, r1
 8001d04:	3302      	adds	r3, #2
 8001d06:	881b      	ldrh	r3, [r3, #0]
 8001d08:	461a      	mov	r2, r3
 8001d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d0c:	fb02 f303 	mul.w	r3, r2, r3
 8001d10:	637b      	str	r3, [r7, #52]	; 0x34
	}
	y_grid_100 = y_max - value + y_offset;
 8001d12:	6a3a      	ldr	r2, [r7, #32]
 8001d14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d1a:	4413      	add	r3, r2
 8001d1c:	61bb      	str	r3, [r7, #24]
	y_grid_50 = y_max - value/2 + y_offset;
 8001d1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d20:	0fda      	lsrs	r2, r3, #31
 8001d22:	4413      	add	r3, r2
 8001d24:	105b      	asrs	r3, r3, #1
 8001d26:	425b      	negs	r3, r3
 8001d28:	461a      	mov	r2, r3
 8001d2a:	6a3b      	ldr	r3, [r7, #32]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d30:	4413      	add	r3, r2
 8001d32:	617b      	str	r3, [r7, #20]
	y_grid_25 = y_max - value/4 + y_offset;
 8001d34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	da00      	bge.n	8001d3c <display_show_curve+0x140>
 8001d3a:	3303      	adds	r3, #3
 8001d3c:	109b      	asrs	r3, r3, #2
 8001d3e:	425b      	negs	r3, r3
 8001d40:	461a      	mov	r2, r3
 8001d42:	6a3b      	ldr	r3, [r7, #32]
 8001d44:	4413      	add	r3, r2
 8001d46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d48:	4413      	add	r3, r2
 8001d4a:	613b      	str	r3, [r7, #16]
	} else {
		Displ_CLS(BLACK);
		curve_len = 0;
	}*/

	Displ_CLS(BLACK);
 8001d4c:	2000      	movs	r0, #0
 8001d4e:	f001 fea5 	bl	8003a9c <Displ_CLS>

	// Draw grid lines
	Displ_Line(0, y_grid_100, x_max, y_grid_100, WHITE);	// 100%
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	b219      	sxth	r1, r3
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	b21a      	sxth	r2, r3
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	b21b      	sxth	r3, r3
 8001d5e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001d62:	9000      	str	r0, [sp, #0]
 8001d64:	2000      	movs	r0, #0
 8001d66:	f002 f882 	bl	8003e6e <Displ_Line>
	Displ_Line(0, y_grid_50, x_max, y_grid_50, WHITE);	// 50%
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	b219      	sxth	r1, r3
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	b21a      	sxth	r2, r3
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	b21b      	sxth	r3, r3
 8001d76:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001d7a:	9000      	str	r0, [sp, #0]
 8001d7c:	2000      	movs	r0, #0
 8001d7e:	f002 f876 	bl	8003e6e <Displ_Line>
	Displ_Line(0, DISPLAY_Y-1, x_max, DISPLAY_Y-1, WHITE);	// Zero
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	b21a      	sxth	r2, r3
 8001d86:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d8a:	9300      	str	r3, [sp, #0]
 8001d8c:	f240 133f 	movw	r3, #319	; 0x13f
 8001d90:	f240 113f 	movw	r1, #319	; 0x13f
 8001d94:	2000      	movs	r0, #0
 8001d96:	f002 f86a 	bl	8003e6e <Displ_Line>

	// Display grid values
	snprintf(str,32,"%d",calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].max));
 8001d9a:	79fa      	ldrb	r2, [r7, #7]
 8001d9c:	497f      	ldr	r1, [pc, #508]	; (8001f9c <display_show_curve+0x3a0>)
 8001d9e:	4613      	mov	r3, r2
 8001da0:	005b      	lsls	r3, r3, #1
 8001da2:	4413      	add	r3, r2
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	440b      	add	r3, r1
 8001da8:	3302      	adds	r3, #2
 8001daa:	881b      	ldrh	r3, [r3, #0]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff fcdf 	bl	8001770 <calc_adc_raw_to_mv_int>
 8001db2:	4603      	mov	r3, r0
 8001db4:	4a7a      	ldr	r2, [pc, #488]	; (8001fa0 <display_show_curve+0x3a4>)
 8001db6:	2120      	movs	r1, #32
 8001db8:	487a      	ldr	r0, [pc, #488]	; (8001fa4 <display_show_curve+0x3a8>)
 8001dba:	f007 ff39 	bl	8009c30 <sniprintf>
	value = Font16.Width * strlen(str);
 8001dbe:	4b7a      	ldr	r3, [pc, #488]	; (8001fa8 <display_show_curve+0x3ac>)
 8001dc0:	889b      	ldrh	r3, [r3, #4]
 8001dc2:	461c      	mov	r4, r3
 8001dc4:	4877      	ldr	r0, [pc, #476]	; (8001fa4 <display_show_curve+0x3a8>)
 8001dc6:	f7fe fa23 	bl	8000210 <strlen>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	fb04 f303 	mul.w	r3, r4, r3
 8001dd0:	637b      	str	r3, [r7, #52]	; 0x34
	Displ_WString(x_max, y_grid_100, str , Font16, 1, BLACK, WHITE);
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	b29c      	uxth	r4, r3
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	b29d      	uxth	r5, r3
 8001dda:	4b73      	ldr	r3, [pc, #460]	; (8001fa8 <display_show_curve+0x3ac>)
 8001ddc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001de0:	9204      	str	r2, [sp, #16]
 8001de2:	2200      	movs	r2, #0
 8001de4:	9203      	str	r2, [sp, #12]
 8001de6:	2201      	movs	r2, #1
 8001de8:	9202      	str	r2, [sp, #8]
 8001dea:	466e      	mov	r6, sp
 8001dec:	1d1a      	adds	r2, r3, #4
 8001dee:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001df2:	e886 0003 	stmia.w	r6, {r0, r1}
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a6a      	ldr	r2, [pc, #424]	; (8001fa4 <display_show_curve+0x3a8>)
 8001dfa:	4629      	mov	r1, r5
 8001dfc:	4620      	mov	r0, r4
 8001dfe:	f002 fdef 	bl	80049e0 <Displ_WString>
	snprintf(str,32,"%d",calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].max/2));
 8001e02:	79fa      	ldrb	r2, [r7, #7]
 8001e04:	4965      	ldr	r1, [pc, #404]	; (8001f9c <display_show_curve+0x3a0>)
 8001e06:	4613      	mov	r3, r2
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	4413      	add	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	440b      	add	r3, r1
 8001e10:	3302      	adds	r3, #2
 8001e12:	881b      	ldrh	r3, [r3, #0]
 8001e14:	085b      	lsrs	r3, r3, #1
 8001e16:	b29b      	uxth	r3, r3
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff fca9 	bl	8001770 <calc_adc_raw_to_mv_int>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	4a5f      	ldr	r2, [pc, #380]	; (8001fa0 <display_show_curve+0x3a4>)
 8001e22:	2120      	movs	r1, #32
 8001e24:	485f      	ldr	r0, [pc, #380]	; (8001fa4 <display_show_curve+0x3a8>)
 8001e26:	f007 ff03 	bl	8009c30 <sniprintf>
	value = Font16.Width * strlen(str);
 8001e2a:	4b5f      	ldr	r3, [pc, #380]	; (8001fa8 <display_show_curve+0x3ac>)
 8001e2c:	889b      	ldrh	r3, [r3, #4]
 8001e2e:	461c      	mov	r4, r3
 8001e30:	485c      	ldr	r0, [pc, #368]	; (8001fa4 <display_show_curve+0x3a8>)
 8001e32:	f7fe f9ed 	bl	8000210 <strlen>
 8001e36:	4603      	mov	r3, r0
 8001e38:	fb04 f303 	mul.w	r3, r4, r3
 8001e3c:	637b      	str	r3, [r7, #52]	; 0x34
	Displ_WString(x_max, y_grid_50-Font16.Height/2, str , Font16, 1, BLACK, WHITE);
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	b29c      	uxth	r4, r3
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	b29a      	uxth	r2, r3
 8001e46:	4b58      	ldr	r3, [pc, #352]	; (8001fa8 <display_show_curve+0x3ac>)
 8001e48:	88db      	ldrh	r3, [r3, #6]
 8001e4a:	085b      	lsrs	r3, r3, #1
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	b29d      	uxth	r5, r3
 8001e52:	4b55      	ldr	r3, [pc, #340]	; (8001fa8 <display_show_curve+0x3ac>)
 8001e54:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e58:	9204      	str	r2, [sp, #16]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	9203      	str	r2, [sp, #12]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	9202      	str	r2, [sp, #8]
 8001e62:	466e      	mov	r6, sp
 8001e64:	1d1a      	adds	r2, r3, #4
 8001e66:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001e6a:	e886 0003 	stmia.w	r6, {r0, r1}
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a4c      	ldr	r2, [pc, #304]	; (8001fa4 <display_show_curve+0x3a8>)
 8001e72:	4629      	mov	r1, r5
 8001e74:	4620      	mov	r0, r4
 8001e76:	f002 fdb3 	bl	80049e0 <Displ_WString>
	Displ_WString(x_max, DISPLAY_Y-Font16.Height, "0" , Font16, 1, BLACK, WHITE);
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	b29c      	uxth	r4, r3
 8001e7e:	4b4a      	ldr	r3, [pc, #296]	; (8001fa8 <display_show_curve+0x3ac>)
 8001e80:	88db      	ldrh	r3, [r3, #6]
 8001e82:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
 8001e86:	b29d      	uxth	r5, r3
 8001e88:	4b47      	ldr	r3, [pc, #284]	; (8001fa8 <display_show_curve+0x3ac>)
 8001e8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e8e:	9204      	str	r2, [sp, #16]
 8001e90:	2200      	movs	r2, #0
 8001e92:	9203      	str	r2, [sp, #12]
 8001e94:	2201      	movs	r2, #1
 8001e96:	9202      	str	r2, [sp, #8]
 8001e98:	466e      	mov	r6, sp
 8001e9a:	1d1a      	adds	r2, r3, #4
 8001e9c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ea0:	e886 0003 	stmia.w	r6, {r0, r1}
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a41      	ldr	r2, [pc, #260]	; (8001fac <display_show_curve+0x3b0>)
 8001ea8:	4629      	mov	r1, r5
 8001eaa:	4620      	mov	r0, r4
 8001eac:	f002 fd98 	bl	80049e0 <Displ_WString>

	Displ_WString(x_max, y_grid_25 - Font20.Height/2, "mV" , Font20, 1, WHITE, BLACK);
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	b29c      	uxth	r4, r3
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	b29a      	uxth	r2, r3
 8001eb8:	4b3d      	ldr	r3, [pc, #244]	; (8001fb0 <display_show_curve+0x3b4>)
 8001eba:	88db      	ldrh	r3, [r3, #6]
 8001ebc:	085b      	lsrs	r3, r3, #1
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	b29d      	uxth	r5, r3
 8001ec4:	4b3a      	ldr	r3, [pc, #232]	; (8001fb0 <display_show_curve+0x3b4>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	9204      	str	r2, [sp, #16]
 8001eca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ece:	9203      	str	r2, [sp, #12]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	9202      	str	r2, [sp, #8]
 8001ed4:	466e      	mov	r6, sp
 8001ed6:	1d1a      	adds	r2, r3, #4
 8001ed8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001edc:	e886 0003 	stmia.w	r6, {r0, r1}
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a34      	ldr	r2, [pc, #208]	; (8001fb4 <display_show_curve+0x3b8>)
 8001ee4:	4629      	mov	r1, r5
 8001ee6:	4620      	mov	r0, r4
 8001ee8:	f002 fd7a 	bl	80049e0 <Displ_WString>

	curve_len = display_align_curve(bufnum);
 8001eec:	79fb      	ldrb	r3, [r7, #7]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff fdf4 	bl	8001adc <display_align_curve>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	b29a      	uxth	r2, r3
 8001ef8:	4b2f      	ldr	r3, [pc, #188]	; (8001fb8 <display_show_curve+0x3bc>)
 8001efa:	801a      	strh	r2, [r3, #0]

	// calculate the new curve
	// set multiplier and divider to ensure the function can handle a wide range of values
	if (fScale < 1) {
 8001efc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f00:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001f04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f0c:	d532      	bpl.n	8001f74 <display_show_curve+0x378>
		// calculate start of first line
		curve_y[0] = y_max - (aligned_curve[0] / scale_factor + y_offset) ;
 8001f0e:	6a3b      	ldr	r3, [r7, #32]
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	4b2a      	ldr	r3, [pc, #168]	; (8001fbc <display_show_curve+0x3c0>)
 8001f14:	881b      	ldrh	r3, [r3, #0]
 8001f16:	4619      	mov	r1, r3
 8001f18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f1a:	fb91 f3f3 	sdiv	r3, r1, r3
 8001f1e:	b299      	uxth	r1, r3
 8001f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	440b      	add	r3, r1
 8001f26:	b29b      	uxth	r3, r3
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	b29a      	uxth	r2, r3
 8001f2c:	4b24      	ldr	r3, [pc, #144]	; (8001fc0 <display_show_curve+0x3c4>)
 8001f2e:	801a      	strh	r2, [r3, #0]
		for (int pos_x=1; pos_x < curve_len; pos_x++) {
 8001f30:	2301      	movs	r3, #1
 8001f32:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f34:	e017      	b.n	8001f66 <display_show_curve+0x36a>
			// calculate reading pixel on display using the scale value
			curve_y[pos_x] = y_max - (aligned_curve[pos_x] / scale_factor + y_offset);
 8001f36:	6a3b      	ldr	r3, [r7, #32]
 8001f38:	b29a      	uxth	r2, r3
 8001f3a:	4920      	ldr	r1, [pc, #128]	; (8001fbc <display_show_curve+0x3c0>)
 8001f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f3e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001f42:	4619      	mov	r1, r3
 8001f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f46:	fb91 f3f3 	sdiv	r3, r1, r3
 8001f4a:	b299      	uxth	r1, r3
 8001f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	440b      	add	r3, r1
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	b299      	uxth	r1, r3
 8001f58:	4a19      	ldr	r2, [pc, #100]	; (8001fc0 <display_show_curve+0x3c4>)
 8001f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f5c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int pos_x=1; pos_x < curve_len; pos_x++) {
 8001f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f62:	3301      	adds	r3, #1
 8001f64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f66:	4b14      	ldr	r3, [pc, #80]	; (8001fb8 <display_show_curve+0x3bc>)
 8001f68:	881b      	ldrh	r3, [r3, #0]
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	dbe1      	blt.n	8001f36 <display_show_curve+0x33a>
 8001f72:	e045      	b.n	8002000 <display_show_curve+0x404>
		}
	} else {
		// calculate start of first line
		curve_y[0] = y_max - (aligned_curve[0] * scale_factor + y_offset) ;
 8001f74:	6a3b      	ldr	r3, [r7, #32]
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	4b10      	ldr	r3, [pc, #64]	; (8001fbc <display_show_curve+0x3c0>)
 8001f7a:	8819      	ldrh	r1, [r3, #0]
 8001f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	fb11 f303 	smulbb	r3, r1, r3
 8001f84:	b299      	uxth	r1, r3
 8001f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f88:	b29b      	uxth	r3, r3
 8001f8a:	440b      	add	r3, r1
 8001f8c:	b29b      	uxth	r3, r3
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	b29a      	uxth	r2, r3
 8001f92:	4b0b      	ldr	r3, [pc, #44]	; (8001fc0 <display_show_curve+0x3c4>)
 8001f94:	801a      	strh	r2, [r3, #0]
		for (int pos_x=1; pos_x < curve_len; pos_x++) {
 8001f96:	2301      	movs	r3, #1
 8001f98:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f9a:	e02b      	b.n	8001ff4 <display_show_curve+0x3f8>
 8001f9c:	200000d4 	.word	0x200000d4
 8001fa0:	0800b3e8 	.word	0x0800b3e8
 8001fa4:	2000088c 	.word	0x2000088c
 8001fa8:	2000000c 	.word	0x2000000c
 8001fac:	0800b3ec 	.word	0x0800b3ec
 8001fb0:	20000018 	.word	0x20000018
 8001fb4:	0800b3f0 	.word	0x0800b3f0
 8001fb8:	20000888 	.word	0x20000888
 8001fbc:	200004c8 	.word	0x200004c8
 8001fc0:	20000108 	.word	0x20000108
			// calculate reading pixel on display using the scale value
			curve_y[pos_x] = y_max - aligned_curve[pos_x] * scale_factor + y_offset;
 8001fc4:	6a3b      	ldr	r3, [r7, #32]
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	4915      	ldr	r1, [pc, #84]	; (8002020 <display_show_curve+0x424>)
 8001fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fcc:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 8001fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	fb11 f303 	smulbb	r3, r1, r3
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	4413      	add	r3, r2
 8001fe4:	b299      	uxth	r1, r3
 8001fe6:	4a0f      	ldr	r2, [pc, #60]	; (8002024 <display_show_curve+0x428>)
 8001fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int pos_x=1; pos_x < curve_len; pos_x++) {
 8001fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ff4:	4b0c      	ldr	r3, [pc, #48]	; (8002028 <display_show_curve+0x42c>)
 8001ff6:	881b      	ldrh	r3, [r3, #0]
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	dbe1      	blt.n	8001fc4 <display_show_curve+0x3c8>
		}
	}

	//curve_len = SAMPLE_BUF_SIZE;
	draw_curve(channel_colour[bufnum]);
 8002000:	79fb      	ldrb	r3, [r7, #7]
 8002002:	4a0a      	ldr	r2, [pc, #40]	; (800202c <display_show_curve+0x430>)
 8002004:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002008:	4618      	mov	r0, r3
 800200a:	f7ff fd35 	bl	8001a78 <draw_curve>
		Displ_Line(sample_buf_meta[bufnum].zero_cross_pos , y_grid_50, sample_buf_meta[bufnum].zero_cross_pos, y_grid_50 - 30, RED);	// positive crossing
		Displ_Line(sample_buf_meta[bufnum].zero_cross_neg , y_grid_50, sample_buf_meta[bufnum].zero_cross_neg, y_grid_50 + 30, BLUE);	// positive crossing
	}
	*/

	lastbuf = bufnum;
 800200e:	4a08      	ldr	r2, [pc, #32]	; (8002030 <display_show_curve+0x434>)
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	7013      	strb	r3, [r2, #0]
 8002014:	e000      	b.n	8002018 <display_show_curve+0x41c>
	if ( (bufnum >= ADC_NUM_BUFFERS) || (bufnum < 0) ) return;	// buffer range check
 8002016:	bf00      	nop
}
 8002018:	373c      	adds	r7, #60	; 0x3c
 800201a:	46bd      	mov	sp, r7
 800201c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800201e:	bf00      	nop
 8002020:	200004c8 	.word	0x200004c8
 8002024:	20000108 	.word	0x20000108
 8002028:	20000888 	.word	0x20000888
 800202c:	20000000 	.word	0x20000000
 8002030:	20000008 	.word	0x20000008

08002034 <start_adcs>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void start_adcs() {
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
	// Start ADC1 - keeps running via TIM2
	  if ( HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_dma_buf[ADC1_IDX], ADC_DMA_BUF_SIZE) != HAL_OK) {
 8002038:	f44f 6252 	mov.w	r2, #3360	; 0xd20
 800203c:	490d      	ldr	r1, [pc, #52]	; (8002074 <start_adcs+0x40>)
 800203e:	480e      	ldr	r0, [pc, #56]	; (8002078 <start_adcs+0x44>)
 8002040:	f003 fb08 	bl	8005654 <HAL_ADC_Start_DMA>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d004      	beq.n	8002054 <start_adcs+0x20>
		  term_print("Error starting ADC1 DMA\r\n");
 800204a:	480c      	ldr	r0, [pc, #48]	; (800207c <start_adcs+0x48>)
 800204c:	f001 f934 	bl	80032b8 <term_print>
	  	  Error_Handler();
 8002050:	f000 fdaa 	bl	8002ba8 <Error_Handler>
	  }
	  //Start ADC2 - keeps running via TIM2
	  if ( HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc_dma_buf[ADC2_IDX], ADC_DMA_BUF_SIZE) != HAL_OK) {
 8002054:	f44f 6252 	mov.w	r2, #3360	; 0xd20
 8002058:	4909      	ldr	r1, [pc, #36]	; (8002080 <start_adcs+0x4c>)
 800205a:	480a      	ldr	r0, [pc, #40]	; (8002084 <start_adcs+0x50>)
 800205c:	f003 fafa 	bl	8005654 <HAL_ADC_Start_DMA>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d004      	beq.n	8002070 <start_adcs+0x3c>
		  term_print("Error starting ADC2 DMA\r\n");
 8002066:	4808      	ldr	r0, [pc, #32]	; (8002088 <start_adcs+0x54>)
 8002068:	f001 f926 	bl	80032b8 <term_print>
	   	  Error_Handler();
 800206c:	f000 fd9c 	bl	8002ba8 <Error_Handler>
	  }
}
 8002070:	bf00      	nop
 8002072:	bd80      	pop	{r7, pc}
 8002074:	20000b70 	.word	0x20000b70
 8002078:	200008ac 	.word	0x200008ac
 800207c:	0800b3f4 	.word	0x0800b3f4
 8002080:	200025b0 	.word	0x200025b0
 8002084:	200008f4 	.word	0x200008f4
 8002088:	0800b410 	.word	0x0800b410

0800208c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800208c:	b590      	push	{r4, r7, lr}
 800208e:	b087      	sub	sp, #28
 8002090:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002092:	f003 fa05 	bl	80054a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002096:	f000 f9cb 	bl	8002430 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800209a:	f000 fbe5 	bl	8002868 <MX_GPIO_Init>
  MX_DMA_Init();
 800209e:	f000 fba5 	bl	80027ec <MX_DMA_Init>
  MX_USART2_UART_Init();
 80020a2:	f000 fb79 	bl	8002798 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80020a6:	f000 fb2b 	bl	8002700 <MX_TIM2_Init>
  MX_ADC1_Init();
 80020aa:	f000 fa33 	bl	8002514 <MX_ADC1_Init>
  MX_ADC2_Init();
 80020ae:	f000 fa91 	bl	80025d4 <MX_ADC2_Init>
  MX_SPI2_Init();
 80020b2:	f000 faef 	bl	8002694 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

#ifdef USE_DISPLAY
  // TFT Display
  Displ_Init(Displ_Orientat_90); // initialize the display and set the initial display orientation (90) - THIS FUNCTION MUST PRECEED ANY OTHER DISPLAY FUNCTION CALL.
 80020b6:	2001      	movs	r0, #1
 80020b8:	f001 fa82 	bl	80035c0 <Displ_Init>
#endif

  // Start UART receive via interrupt
  if (HAL_UART_Receive_IT(&huart2, (uint8_t*)&rx_byte, 1) != HAL_OK) {
 80020bc:	2201      	movs	r2, #1
 80020be:	4975      	ldr	r1, [pc, #468]	; (8002294 <main+0x208>)
 80020c0:	4875      	ldr	r0, [pc, #468]	; (8002298 <main+0x20c>)
 80020c2:	f006 fe1c 	bl	8008cfe <HAL_UART_Receive_IT>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <main+0x44>
    Error_Handler();
 80020cc:	f000 fd6c 	bl	8002ba8 <Error_Handler>
  }

  // Start Timer for ADC readings
  if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK) {
 80020d0:	4872      	ldr	r0, [pc, #456]	; (800229c <main+0x210>)
 80020d2:	f006 f8f9 	bl	80082c8 <HAL_TIM_Base_Start_IT>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <main+0x54>
     Error_Handler();
 80020dc:	f000 fd64 	bl	8002ba8 <Error_Handler>
  }

  // Start ADCs
  start_adcs();
 80020e0:	f7ff ffa8 	bl	8002034 <start_adcs>

#ifdef USE_DISPLAY
  // Draw initial TFT Display
  Displ_CLS(BLACK);			// after initialization (above) and before turning on backlight (below), you can draw the initial display appearance.
 80020e4:	2000      	movs	r0, #0
 80020e6:	f001 fcd9 	bl	8003a9c <Displ_CLS>
  Displ_Line(0, 160, 479, 160, BLUE);
 80020ea:	231f      	movs	r3, #31
 80020ec:	9300      	str	r3, [sp, #0]
 80020ee:	23a0      	movs	r3, #160	; 0xa0
 80020f0:	f240 12df 	movw	r2, #479	; 0x1df
 80020f4:	21a0      	movs	r1, #160	; 0xa0
 80020f6:	2000      	movs	r0, #0
 80020f8:	f001 feb9 	bl	8003e6e <Displ_Line>
  Displ_Line(0, 140, 240, 140, RED);
 80020fc:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002100:	9300      	str	r3, [sp, #0]
 8002102:	238c      	movs	r3, #140	; 0x8c
 8002104:	22f0      	movs	r2, #240	; 0xf0
 8002106:	218c      	movs	r1, #140	; 0x8c
 8002108:	2000      	movs	r0, #0
 800210a:	f001 feb0 	bl	8003e6e <Displ_Line>
  Displ_WString(10, 10, "10,10" , Font20, 1, RED, WHITE);
 800210e:	4b64      	ldr	r3, [pc, #400]	; (80022a0 <main+0x214>)
 8002110:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002114:	9204      	str	r2, [sp, #16]
 8002116:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800211a:	9203      	str	r2, [sp, #12]
 800211c:	2201      	movs	r2, #1
 800211e:	9202      	str	r2, [sp, #8]
 8002120:	466c      	mov	r4, sp
 8002122:	1d1a      	adds	r2, r3, #4
 8002124:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002128:	e884 0003 	stmia.w	r4, {r0, r1}
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a5d      	ldr	r2, [pc, #372]	; (80022a4 <main+0x218>)
 8002130:	210a      	movs	r1, #10
 8002132:	200a      	movs	r0, #10
 8002134:	f002 fc54 	bl	80049e0 <Displ_WString>
  Displ_WString(380, 10, "380,10" , Font20, 1, RED, WHITE);
 8002138:	4b59      	ldr	r3, [pc, #356]	; (80022a0 <main+0x214>)
 800213a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800213e:	9204      	str	r2, [sp, #16]
 8002140:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002144:	9203      	str	r2, [sp, #12]
 8002146:	2201      	movs	r2, #1
 8002148:	9202      	str	r2, [sp, #8]
 800214a:	466c      	mov	r4, sp
 800214c:	1d1a      	adds	r2, r3, #4
 800214e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002152:	e884 0003 	stmia.w	r4, {r0, r1}
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a53      	ldr	r2, [pc, #332]	; (80022a8 <main+0x21c>)
 800215a:	210a      	movs	r1, #10
 800215c:	f44f 70be 	mov.w	r0, #380	; 0x17c
 8002160:	f002 fc3e 	bl	80049e0 <Displ_WString>
  Displ_WString(10, 300, "10,300" , Font20, 1, RED, WHITE);
 8002164:	4b4e      	ldr	r3, [pc, #312]	; (80022a0 <main+0x214>)
 8002166:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800216a:	9204      	str	r2, [sp, #16]
 800216c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002170:	9203      	str	r2, [sp, #12]
 8002172:	2201      	movs	r2, #1
 8002174:	9202      	str	r2, [sp, #8]
 8002176:	466c      	mov	r4, sp
 8002178:	1d1a      	adds	r2, r3, #4
 800217a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800217e:	e884 0003 	stmia.w	r4, {r0, r1}
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a49      	ldr	r2, [pc, #292]	; (80022ac <main+0x220>)
 8002186:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800218a:	200a      	movs	r0, #10
 800218c:	f002 fc28 	bl	80049e0 <Displ_WString>
  Displ_BackLight('1');
 8002190:	2031      	movs	r0, #49	; 0x31
 8002192:	f002 fc65 	bl	8004a60 <Displ_BackLight>
#endif

  // Startup success message
   if (HAL_UART_Transmit(&huart2, startup_msg, sizeof(startup_msg), 1000) != HAL_OK) {
 8002196:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800219a:	2212      	movs	r2, #18
 800219c:	4944      	ldr	r1, [pc, #272]	; (80022b0 <main+0x224>)
 800219e:	483e      	ldr	r0, [pc, #248]	; (8002298 <main+0x20c>)
 80021a0:	f006 fd1b 	bl	8008bda <HAL_UART_Transmit>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <main+0x122>
    Error_Handler();
 80021aa:	f000 fcfd 	bl	8002ba8 <Error_Handler>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  // Handle UART communication
	  if (rx_cmd_ready) {
 80021ae:	4b41      	ldr	r3, [pc, #260]	; (80022b4 <main+0x228>)
 80021b0:	781b      	ldrb	r3, [r3, #0]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d008      	beq.n	80021c8 <main+0x13c>
		  CMD_Handler((uint8_t*)rx_buff);
 80021b6:	4840      	ldr	r0, [pc, #256]	; (80022b8 <main+0x22c>)
 80021b8:	f7ff fc3e 	bl	8001a38 <CMD_Handler>
		  rx_count = 0;
 80021bc:	4b3f      	ldr	r3, [pc, #252]	; (80022bc <main+0x230>)
 80021be:	2200      	movs	r2, #0
 80021c0:	801a      	strh	r2, [r3, #0]
		  rx_cmd_ready = 0;
 80021c2:	4b3c      	ldr	r3, [pc, #240]	; (80022b4 <main+0x228>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	701a      	strb	r2, [r3, #0]
	  }

	  if (adc_restart) {
 80021c8:	4b3d      	ldr	r3, [pc, #244]	; (80022c0 <main+0x234>)
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d004      	beq.n	80021da <main+0x14e>
		  adc_restart = 0;
 80021d0:	4b3b      	ldr	r3, [pc, #236]	; (80022c0 <main+0x234>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	701a      	strb	r2, [r3, #0]
		  start_adcs();
 80021d6:	f7ff ff2d 	bl	8002034 <start_adcs>
	  }

	  if (show_buffer) {
 80021da:	4b3a      	ldr	r3, [pc, #232]	; (80022c4 <main+0x238>)
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d009      	beq.n	80021f6 <main+0x16a>
		  calc_show_buffer(show_buffer-1);
 80021e2:	4b38      	ldr	r3, [pc, #224]	; (80022c4 <main+0x238>)
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	3b01      	subs	r3, #1
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7ff f996 	bl	800151c <calc_show_buffer>
		  show_buffer = 0;
 80021f0:	4b34      	ldr	r3, [pc, #208]	; (80022c4 <main+0x238>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	701a      	strb	r2, [r3, #0]
	  }
	  if (csv_buffer) {
 80021f6:	4b34      	ldr	r3, [pc, #208]	; (80022c8 <main+0x23c>)
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d009      	beq.n	8002212 <main+0x186>
  	  	  calc_csv_buffer(csv_buffer-1);
 80021fe:	4b32      	ldr	r3, [pc, #200]	; (80022c8 <main+0x23c>)
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	3b01      	subs	r3, #1
 8002204:	b2db      	uxtb	r3, r3
 8002206:	4618      	mov	r0, r3
 8002208:	f7ff fa7c 	bl	8001704 <calc_csv_buffer>
	  	  csv_buffer = 0;
 800220c:	4b2e      	ldr	r3, [pc, #184]	; (80022c8 <main+0x23c>)
 800220e:	2200      	movs	r2, #0
 8002210:	701a      	strb	r2, [r3, #0]
	  }

#ifdef USE_DISPLAY
	  if (cmd_display_buffer) {
 8002212:	4b2e      	ldr	r3, [pc, #184]	; (80022cc <main+0x240>)
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d009      	beq.n	800222e <main+0x1a2>
		  display_show_curve(cmd_display_buffer-1);
 800221a:	4b2c      	ldr	r3, [pc, #176]	; (80022cc <main+0x240>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	3b01      	subs	r3, #1
 8002220:	b2db      	uxtb	r3, r3
 8002222:	4618      	mov	r0, r3
 8002224:	f7ff fcea 	bl	8001bfc <display_show_curve>
	  	  cmd_display_buffer = 0;
 8002228:	4b28      	ldr	r3, [pc, #160]	; (80022cc <main+0x240>)
 800222a:	2200      	movs	r2, #0
 800222c:	701a      	strb	r2, [r3, #0]
	  }

	  if (tft_display) {
 800222e:	4b28      	ldr	r3, [pc, #160]	; (80022d0 <main+0x244>)
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d020      	beq.n	8002278 <main+0x1ec>
		  if (tft_display == 9) {
 8002236:	4b26      	ldr	r3, [pc, #152]	; (80022d0 <main+0x244>)
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	2b09      	cmp	r3, #9
 800223c:	d10e      	bne.n	800225c <main+0x1d0>
			  term_print("Running TFT performance test ...\r\n");
 800223e:	4825      	ldr	r0, [pc, #148]	; (80022d4 <main+0x248>)
 8002240:	f001 f83a 	bl	80032b8 <term_print>
			  Displ_BackLight('1');
 8002244:	2031      	movs	r0, #49	; 0x31
 8002246:	f002 fc0b 	bl	8004a60 <Displ_BackLight>
			  //Displ_PerfTest();
			  Displ_TestAll();
 800224a:	f003 f8d3 	bl	80053f4 <Displ_TestAll>
			  Displ_BackLight('0');
 800224e:	2030      	movs	r0, #48	; 0x30
 8002250:	f002 fc06 	bl	8004a60 <Displ_BackLight>
			  term_print("....completed\r\n");
 8002254:	4820      	ldr	r0, [pc, #128]	; (80022d8 <main+0x24c>)
 8002256:	f001 f82f 	bl	80032b8 <term_print>
 800225a:	e00a      	b.n	8002272 <main+0x1e6>
		  } else {
			  if (tft_display == 1) {
 800225c:	4b1c      	ldr	r3, [pc, #112]	; (80022d0 <main+0x244>)
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	2b01      	cmp	r3, #1
 8002262:	d103      	bne.n	800226c <main+0x1e0>
				  Displ_BackLight('0');
 8002264:	2030      	movs	r0, #48	; 0x30
 8002266:	f002 fbfb 	bl	8004a60 <Displ_BackLight>
 800226a:	e002      	b.n	8002272 <main+0x1e6>
			  } else {
				  Displ_BackLight('1');
 800226c:	2031      	movs	r0, #49	; 0x31
 800226e:	f002 fbf7 	bl	8004a60 <Displ_BackLight>
			  }
		  }
		  tft_display = 0;
 8002272:	4b17      	ldr	r3, [pc, #92]	; (80022d0 <main+0x244>)
 8002274:	2200      	movs	r2, #0
 8002276:	701a      	strb	r2, [r3, #0]
	  }
#endif

	  if (led_cmd) {
 8002278:	4b18      	ldr	r3, [pc, #96]	; (80022dc <main+0x250>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d039      	beq.n	80022f4 <main+0x268>
		  if (led_cmd > 1) {
 8002280:	4b16      	ldr	r3, [pc, #88]	; (80022dc <main+0x250>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	2b01      	cmp	r3, #1
 8002286:	d92d      	bls.n	80022e4 <main+0x258>
			  HAL_GPIO_WritePin (LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8002288:	2201      	movs	r2, #1
 800228a:	2120      	movs	r1, #32
 800228c:	4814      	ldr	r0, [pc, #80]	; (80022e0 <main+0x254>)
 800228e:	f004 fc61 	bl	8006b54 <HAL_GPIO_WritePin>
 8002292:	e02c      	b.n	80022ee <main+0x262>
 8002294:	20000b42 	.word	0x20000b42
 8002298:	20000afc 	.word	0x20000afc
 800229c:	20000ab4 	.word	0x20000ab4
 80022a0:	20000018 	.word	0x20000018
 80022a4:	0800b42c 	.word	0x0800b42c
 80022a8:	0800b434 	.word	0x0800b434
 80022ac:	0800b43c 	.word	0x0800b43c
 80022b0:	20000024 	.word	0x20000024
 80022b4:	20000b58 	.word	0x20000b58
 80022b8:	20000b44 	.word	0x20000b44
 80022bc:	20000b40 	.word	0x20000b40
 80022c0:	20000b59 	.word	0x20000b59
 80022c4:	20000b5a 	.word	0x20000b5a
 80022c8:	20000b5c 	.word	0x20000b5c
 80022cc:	20000b5b 	.word	0x20000b5b
 80022d0:	20000b5e 	.word	0x20000b5e
 80022d4:	0800b444 	.word	0x0800b444
 80022d8:	0800b468 	.word	0x0800b468
 80022dc:	20000b5d 	.word	0x20000b5d
 80022e0:	40020000 	.word	0x40020000
		  } else {
			  HAL_GPIO_WritePin (LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80022e4:	2200      	movs	r2, #0
 80022e6:	2120      	movs	r1, #32
 80022e8:	4846      	ldr	r0, [pc, #280]	; (8002404 <main+0x378>)
 80022ea:	f004 fc33 	bl	8006b54 <HAL_GPIO_WritePin>
		  }
		  led_cmd = 0;
 80022ee:	4b46      	ldr	r3, [pc, #280]	; (8002408 <main+0x37c>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	701a      	strb	r2, [r3, #0]

	  //HAL_Delay(800);

	  // Check if we have missed processing DMA data sets
	  // This occurs if the main loop execution takes longer than 20ms (e.g. terminal output of lots of data)
	  if ( (adc1_dma_l_count > 1) || (adc1_dma_h_count > 1) || (adc2_dma_l_count > 1) || (adc2_dma_h_count > 1)) {
 80022f4:	4b45      	ldr	r3, [pc, #276]	; (800240c <main+0x380>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	dc0b      	bgt.n	8002314 <main+0x288>
 80022fc:	4b44      	ldr	r3, [pc, #272]	; (8002410 <main+0x384>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2b01      	cmp	r3, #1
 8002302:	dc07      	bgt.n	8002314 <main+0x288>
 8002304:	4b43      	ldr	r3, [pc, #268]	; (8002414 <main+0x388>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2b01      	cmp	r3, #1
 800230a:	dc03      	bgt.n	8002314 <main+0x288>
 800230c:	4b42      	ldr	r3, [pc, #264]	; (8002418 <main+0x38c>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2b01      	cmp	r3, #1
 8002312:	dd28      	ble.n	8002366 <main+0x2da>
		  term_print("Processing missed data - %lu %lu %lu %lu\r\n", adc1_dma_l_count, adc1_dma_h_count, adc2_dma_l_count, adc2_dma_h_count);
 8002314:	4b3d      	ldr	r3, [pc, #244]	; (800240c <main+0x380>)
 8002316:	6819      	ldr	r1, [r3, #0]
 8002318:	4b3d      	ldr	r3, [pc, #244]	; (8002410 <main+0x384>)
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	4b3d      	ldr	r3, [pc, #244]	; (8002414 <main+0x388>)
 800231e:	6818      	ldr	r0, [r3, #0]
 8002320:	4b3d      	ldr	r3, [pc, #244]	; (8002418 <main+0x38c>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	9300      	str	r3, [sp, #0]
 8002326:	4603      	mov	r3, r0
 8002328:	483c      	ldr	r0, [pc, #240]	; (800241c <main+0x390>)
 800232a:	f000 ffc5 	bl	80032b8 <term_print>
		  if (adc1_dma_l_count > 1) { adc1_dma_l_count = 1; }
 800232e:	4b37      	ldr	r3, [pc, #220]	; (800240c <main+0x380>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2b01      	cmp	r3, #1
 8002334:	dd02      	ble.n	800233c <main+0x2b0>
 8002336:	4b35      	ldr	r3, [pc, #212]	; (800240c <main+0x380>)
 8002338:	2201      	movs	r2, #1
 800233a:	601a      	str	r2, [r3, #0]
		  if (adc1_dma_h_count > 1) { adc1_dma_h_count = 1; }
 800233c:	4b34      	ldr	r3, [pc, #208]	; (8002410 <main+0x384>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2b01      	cmp	r3, #1
 8002342:	dd02      	ble.n	800234a <main+0x2be>
 8002344:	4b32      	ldr	r3, [pc, #200]	; (8002410 <main+0x384>)
 8002346:	2201      	movs	r2, #1
 8002348:	601a      	str	r2, [r3, #0]
		  if (adc2_dma_l_count > 1) { adc2_dma_l_count = 1; }
 800234a:	4b32      	ldr	r3, [pc, #200]	; (8002414 <main+0x388>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2b01      	cmp	r3, #1
 8002350:	dd02      	ble.n	8002358 <main+0x2cc>
 8002352:	4b30      	ldr	r3, [pc, #192]	; (8002414 <main+0x388>)
 8002354:	2201      	movs	r2, #1
 8002356:	601a      	str	r2, [r3, #0]
		  if (adc2_dma_h_count > 1) { adc2_dma_h_count = 1; }
 8002358:	4b2f      	ldr	r3, [pc, #188]	; (8002418 <main+0x38c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2b01      	cmp	r3, #1
 800235e:	dd02      	ble.n	8002366 <main+0x2da>
 8002360:	4b2d      	ldr	r3, [pc, #180]	; (8002418 <main+0x38c>)
 8002362:	2201      	movs	r2, #1
 8002364:	601a      	str	r2, [r3, #0]
	  }

	  // Process DMA buffers
	  if (adc1_dma_l_count > 0) {
 8002366:	4b29      	ldr	r3, [pc, #164]	; (800240c <main+0x380>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2b00      	cmp	r3, #0
 800236c:	dd0e      	ble.n	800238c <main+0x300>
		  if (calc_process_dma_buffer(0,ADC1_IDX) != 0) {
 800236e:	2100      	movs	r1, #0
 8002370:	2000      	movs	r0, #0
 8002372:	f7fe fdd7 	bl	8000f24 <calc_process_dma_buffer>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d002      	beq.n	8002382 <main+0x2f6>
			  term_print("Processing ADC1 DMA 1st half failed\r\n");
 800237c:	4828      	ldr	r0, [pc, #160]	; (8002420 <main+0x394>)
 800237e:	f000 ff9b 	bl	80032b8 <term_print>
		  }
		  adc1_dma_l_count--;
 8002382:	4b22      	ldr	r3, [pc, #136]	; (800240c <main+0x380>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	3b01      	subs	r3, #1
 8002388:	4a20      	ldr	r2, [pc, #128]	; (800240c <main+0x380>)
 800238a:	6013      	str	r3, [r2, #0]
	  }
	  if (adc1_dma_h_count > 0) {
 800238c:	4b20      	ldr	r3, [pc, #128]	; (8002410 <main+0x384>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2b00      	cmp	r3, #0
 8002392:	dd0e      	ble.n	80023b2 <main+0x326>
	  	  if (calc_process_dma_buffer(1,ADC1_IDX) != 0) {
 8002394:	2100      	movs	r1, #0
 8002396:	2001      	movs	r0, #1
 8002398:	f7fe fdc4 	bl	8000f24 <calc_process_dma_buffer>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d002      	beq.n	80023a8 <main+0x31c>
	  		term_print("Processing ADC1 DMA 2nd half failed\r\n");
 80023a2:	4820      	ldr	r0, [pc, #128]	; (8002424 <main+0x398>)
 80023a4:	f000 ff88 	bl	80032b8 <term_print>
	  	  }
	  	  adc1_dma_h_count--;
 80023a8:	4b19      	ldr	r3, [pc, #100]	; (8002410 <main+0x384>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	3b01      	subs	r3, #1
 80023ae:	4a18      	ldr	r2, [pc, #96]	; (8002410 <main+0x384>)
 80023b0:	6013      	str	r3, [r2, #0]
	  }
	  if (adc2_dma_l_count > 0) {
 80023b2:	4b18      	ldr	r3, [pc, #96]	; (8002414 <main+0x388>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	dd0e      	ble.n	80023d8 <main+0x34c>
	  	  if (calc_process_dma_buffer(0,ADC2_IDX) != 0) {
 80023ba:	2101      	movs	r1, #1
 80023bc:	2000      	movs	r0, #0
 80023be:	f7fe fdb1 	bl	8000f24 <calc_process_dma_buffer>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d002      	beq.n	80023ce <main+0x342>
	  		term_print("Processing ADC2 DMA 1st half failed\r\n");
 80023c8:	4817      	ldr	r0, [pc, #92]	; (8002428 <main+0x39c>)
 80023ca:	f000 ff75 	bl	80032b8 <term_print>
	  	  }
	  	  adc2_dma_l_count--;
 80023ce:	4b11      	ldr	r3, [pc, #68]	; (8002414 <main+0x388>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	3b01      	subs	r3, #1
 80023d4:	4a0f      	ldr	r2, [pc, #60]	; (8002414 <main+0x388>)
 80023d6:	6013      	str	r3, [r2, #0]
	  }
	  if (adc2_dma_h_count > 0) {
 80023d8:	4b0f      	ldr	r3, [pc, #60]	; (8002418 <main+0x38c>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	f77f aee6 	ble.w	80021ae <main+0x122>
	  	  if (calc_process_dma_buffer(1,ADC2_IDX) != 0) {
 80023e2:	2101      	movs	r1, #1
 80023e4:	2001      	movs	r0, #1
 80023e6:	f7fe fd9d 	bl	8000f24 <calc_process_dma_buffer>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d002      	beq.n	80023f6 <main+0x36a>
	  		term_print("Processing ADC2 DMA 2nd half failed\r\n");
 80023f0:	480e      	ldr	r0, [pc, #56]	; (800242c <main+0x3a0>)
 80023f2:	f000 ff61 	bl	80032b8 <term_print>
	  	  }
	   	  adc2_dma_h_count--;
 80023f6:	4b08      	ldr	r3, [pc, #32]	; (8002418 <main+0x38c>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	3b01      	subs	r3, #1
 80023fc:	4a06      	ldr	r2, [pc, #24]	; (8002418 <main+0x38c>)
 80023fe:	6013      	str	r3, [r2, #0]
	  if (rx_cmd_ready) {
 8002400:	e6d5      	b.n	80021ae <main+0x122>
 8002402:	bf00      	nop
 8002404:	40020000 	.word	0x40020000
 8002408:	20000b5d 	.word	0x20000b5d
 800240c:	20000b60 	.word	0x20000b60
 8002410:	20000b64 	.word	0x20000b64
 8002414:	20000b68 	.word	0x20000b68
 8002418:	20000b6c 	.word	0x20000b6c
 800241c:	0800b478 	.word	0x0800b478
 8002420:	0800b4a4 	.word	0x0800b4a4
 8002424:	0800b4cc 	.word	0x0800b4cc
 8002428:	0800b4f4 	.word	0x0800b4f4
 800242c:	0800b51c 	.word	0x0800b51c

08002430 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b094      	sub	sp, #80	; 0x50
 8002434:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002436:	f107 031c 	add.w	r3, r7, #28
 800243a:	2234      	movs	r2, #52	; 0x34
 800243c:	2100      	movs	r1, #0
 800243e:	4618      	mov	r0, r3
 8002440:	f007 fd38 	bl	8009eb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002444:	f107 0308 	add.w	r3, r7, #8
 8002448:	2200      	movs	r2, #0
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	605a      	str	r2, [r3, #4]
 800244e:	609a      	str	r2, [r3, #8]
 8002450:	60da      	str	r2, [r3, #12]
 8002452:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002454:	2300      	movs	r3, #0
 8002456:	607b      	str	r3, [r7, #4]
 8002458:	4b2c      	ldr	r3, [pc, #176]	; (800250c <SystemClock_Config+0xdc>)
 800245a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245c:	4a2b      	ldr	r2, [pc, #172]	; (800250c <SystemClock_Config+0xdc>)
 800245e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002462:	6413      	str	r3, [r2, #64]	; 0x40
 8002464:	4b29      	ldr	r3, [pc, #164]	; (800250c <SystemClock_Config+0xdc>)
 8002466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002468:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800246c:	607b      	str	r3, [r7, #4]
 800246e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002470:	2300      	movs	r3, #0
 8002472:	603b      	str	r3, [r7, #0]
 8002474:	4b26      	ldr	r3, [pc, #152]	; (8002510 <SystemClock_Config+0xe0>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a25      	ldr	r2, [pc, #148]	; (8002510 <SystemClock_Config+0xe0>)
 800247a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800247e:	6013      	str	r3, [r2, #0]
 8002480:	4b23      	ldr	r3, [pc, #140]	; (8002510 <SystemClock_Config+0xe0>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002488:	603b      	str	r3, [r7, #0]
 800248a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800248c:	2302      	movs	r3, #2
 800248e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002490:	2301      	movs	r3, #1
 8002492:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002494:	2310      	movs	r3, #16
 8002496:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002498:	2302      	movs	r3, #2
 800249a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800249c:	2300      	movs	r3, #0
 800249e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80024a0:	2308      	movs	r3, #8
 80024a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80024a4:	23b4      	movs	r3, #180	; 0xb4
 80024a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024a8:	2302      	movs	r3, #2
 80024aa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80024ac:	2302      	movs	r3, #2
 80024ae:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80024b0:	2302      	movs	r3, #2
 80024b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024b4:	f107 031c 	add.w	r3, r7, #28
 80024b8:	4618      	mov	r0, r3
 80024ba:	f004 ff3d 	bl	8007338 <HAL_RCC_OscConfig>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80024c4:	f000 fb70 	bl	8002ba8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80024c8:	f004 fb9c 	bl	8006c04 <HAL_PWREx_EnableOverDrive>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80024d2:	f000 fb69 	bl	8002ba8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024d6:	230f      	movs	r3, #15
 80024d8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024da:	2302      	movs	r3, #2
 80024dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024de:	2300      	movs	r3, #0
 80024e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80024e2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80024e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80024e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024ec:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80024ee:	f107 0308 	add.w	r3, r7, #8
 80024f2:	2105      	movs	r1, #5
 80024f4:	4618      	mov	r0, r3
 80024f6:	f004 fbd5 	bl	8006ca4 <HAL_RCC_ClockConfig>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002500:	f000 fb52 	bl	8002ba8 <Error_Handler>
  }
}
 8002504:	bf00      	nop
 8002506:	3750      	adds	r7, #80	; 0x50
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40023800 	.word	0x40023800
 8002510:	40007000 	.word	0x40007000

08002514 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800251a:	463b      	mov	r3, r7
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	609a      	str	r2, [r3, #8]
 8002524:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002526:	4b29      	ldr	r3, [pc, #164]	; (80025cc <MX_ADC1_Init+0xb8>)
 8002528:	4a29      	ldr	r2, [pc, #164]	; (80025d0 <MX_ADC1_Init+0xbc>)
 800252a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800252c:	4b27      	ldr	r3, [pc, #156]	; (80025cc <MX_ADC1_Init+0xb8>)
 800252e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002532:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002534:	4b25      	ldr	r3, [pc, #148]	; (80025cc <MX_ADC1_Init+0xb8>)
 8002536:	2200      	movs	r2, #0
 8002538:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800253a:	4b24      	ldr	r3, [pc, #144]	; (80025cc <MX_ADC1_Init+0xb8>)
 800253c:	2201      	movs	r2, #1
 800253e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002540:	4b22      	ldr	r3, [pc, #136]	; (80025cc <MX_ADC1_Init+0xb8>)
 8002542:	2200      	movs	r2, #0
 8002544:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002546:	4b21      	ldr	r3, [pc, #132]	; (80025cc <MX_ADC1_Init+0xb8>)
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800254e:	4b1f      	ldr	r3, [pc, #124]	; (80025cc <MX_ADC1_Init+0xb8>)
 8002550:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002554:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8002556:	4b1d      	ldr	r3, [pc, #116]	; (80025cc <MX_ADC1_Init+0xb8>)
 8002558:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800255c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800255e:	4b1b      	ldr	r3, [pc, #108]	; (80025cc <MX_ADC1_Init+0xb8>)
 8002560:	2200      	movs	r2, #0
 8002562:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8002564:	4b19      	ldr	r3, [pc, #100]	; (80025cc <MX_ADC1_Init+0xb8>)
 8002566:	2202      	movs	r2, #2
 8002568:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800256a:	4b18      	ldr	r3, [pc, #96]	; (80025cc <MX_ADC1_Init+0xb8>)
 800256c:	2201      	movs	r2, #1
 800256e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002572:	4b16      	ldr	r3, [pc, #88]	; (80025cc <MX_ADC1_Init+0xb8>)
 8002574:	2200      	movs	r2, #0
 8002576:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002578:	4814      	ldr	r0, [pc, #80]	; (80025cc <MX_ADC1_Init+0xb8>)
 800257a:	f003 f827 	bl	80055cc <HAL_ADC_Init>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8002584:	f000 fb10 	bl	8002ba8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002588:	2300      	movs	r3, #0
 800258a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800258c:	2301      	movs	r3, #1
 800258e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8002590:	2303      	movs	r3, #3
 8002592:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002594:	463b      	mov	r3, r7
 8002596:	4619      	mov	r1, r3
 8002598:	480c      	ldr	r0, [pc, #48]	; (80025cc <MX_ADC1_Init+0xb8>)
 800259a:	f003 f96b 	bl	8005874 <HAL_ADC_ConfigChannel>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d001      	beq.n	80025a8 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80025a4:	f000 fb00 	bl	8002ba8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80025a8:	230a      	movs	r3, #10
 80025aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80025ac:	2302      	movs	r3, #2
 80025ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80025b0:	463b      	mov	r3, r7
 80025b2:	4619      	mov	r1, r3
 80025b4:	4805      	ldr	r0, [pc, #20]	; (80025cc <MX_ADC1_Init+0xb8>)
 80025b6:	f003 f95d 	bl	8005874 <HAL_ADC_ConfigChannel>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 80025c0:	f000 faf2 	bl	8002ba8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80025c4:	bf00      	nop
 80025c6:	3710      	adds	r7, #16
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	200008ac 	.word	0x200008ac
 80025d0:	40012000 	.word	0x40012000

080025d4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80025da:	463b      	mov	r3, r7
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	605a      	str	r2, [r3, #4]
 80025e2:	609a      	str	r2, [r3, #8]
 80025e4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80025e6:	4b29      	ldr	r3, [pc, #164]	; (800268c <MX_ADC2_Init+0xb8>)
 80025e8:	4a29      	ldr	r2, [pc, #164]	; (8002690 <MX_ADC2_Init+0xbc>)
 80025ea:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80025ec:	4b27      	ldr	r3, [pc, #156]	; (800268c <MX_ADC2_Init+0xb8>)
 80025ee:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80025f2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80025f4:	4b25      	ldr	r3, [pc, #148]	; (800268c <MX_ADC2_Init+0xb8>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 80025fa:	4b24      	ldr	r3, [pc, #144]	; (800268c <MX_ADC2_Init+0xb8>)
 80025fc:	2201      	movs	r2, #1
 80025fe:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8002600:	4b22      	ldr	r3, [pc, #136]	; (800268c <MX_ADC2_Init+0xb8>)
 8002602:	2200      	movs	r2, #0
 8002604:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002606:	4b21      	ldr	r3, [pc, #132]	; (800268c <MX_ADC2_Init+0xb8>)
 8002608:	2200      	movs	r2, #0
 800260a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800260e:	4b1f      	ldr	r3, [pc, #124]	; (800268c <MX_ADC2_Init+0xb8>)
 8002610:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002614:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8002616:	4b1d      	ldr	r3, [pc, #116]	; (800268c <MX_ADC2_Init+0xb8>)
 8002618:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 800261c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800261e:	4b1b      	ldr	r3, [pc, #108]	; (800268c <MX_ADC2_Init+0xb8>)
 8002620:	2200      	movs	r2, #0
 8002622:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 8002624:	4b19      	ldr	r3, [pc, #100]	; (800268c <MX_ADC2_Init+0xb8>)
 8002626:	2202      	movs	r2, #2
 8002628:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800262a:	4b18      	ldr	r3, [pc, #96]	; (800268c <MX_ADC2_Init+0xb8>)
 800262c:	2201      	movs	r2, #1
 800262e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002632:	4b16      	ldr	r3, [pc, #88]	; (800268c <MX_ADC2_Init+0xb8>)
 8002634:	2200      	movs	r2, #0
 8002636:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002638:	4814      	ldr	r0, [pc, #80]	; (800268c <MX_ADC2_Init+0xb8>)
 800263a:	f002 ffc7 	bl	80055cc <HAL_ADC_Init>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 8002644:	f000 fab0 	bl	8002ba8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002648:	2301      	movs	r3, #1
 800264a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800264c:	2301      	movs	r3, #1
 800264e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8002650:	2303      	movs	r3, #3
 8002652:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002654:	463b      	mov	r3, r7
 8002656:	4619      	mov	r1, r3
 8002658:	480c      	ldr	r0, [pc, #48]	; (800268c <MX_ADC2_Init+0xb8>)
 800265a:	f003 f90b 	bl	8005874 <HAL_ADC_ConfigChannel>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 8002664:	f000 faa0 	bl	8002ba8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8002668:	230b      	movs	r3, #11
 800266a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800266c:	2302      	movs	r3, #2
 800266e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002670:	463b      	mov	r3, r7
 8002672:	4619      	mov	r1, r3
 8002674:	4805      	ldr	r0, [pc, #20]	; (800268c <MX_ADC2_Init+0xb8>)
 8002676:	f003 f8fd 	bl	8005874 <HAL_ADC_ConfigChannel>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <MX_ADC2_Init+0xb0>
  {
    Error_Handler();
 8002680:	f000 fa92 	bl	8002ba8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002684:	bf00      	nop
 8002686:	3710      	adds	r7, #16
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	200008f4 	.word	0x200008f4
 8002690:	40012100 	.word	0x40012100

08002694 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002698:	4b17      	ldr	r3, [pc, #92]	; (80026f8 <MX_SPI2_Init+0x64>)
 800269a:	4a18      	ldr	r2, [pc, #96]	; (80026fc <MX_SPI2_Init+0x68>)
 800269c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800269e:	4b16      	ldr	r3, [pc, #88]	; (80026f8 <MX_SPI2_Init+0x64>)
 80026a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80026a4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80026a6:	4b14      	ldr	r3, [pc, #80]	; (80026f8 <MX_SPI2_Init+0x64>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80026ac:	4b12      	ldr	r3, [pc, #72]	; (80026f8 <MX_SPI2_Init+0x64>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026b2:	4b11      	ldr	r3, [pc, #68]	; (80026f8 <MX_SPI2_Init+0x64>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026b8:	4b0f      	ldr	r3, [pc, #60]	; (80026f8 <MX_SPI2_Init+0x64>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80026be:	4b0e      	ldr	r3, [pc, #56]	; (80026f8 <MX_SPI2_Init+0x64>)
 80026c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026c4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80026c6:	4b0c      	ldr	r3, [pc, #48]	; (80026f8 <MX_SPI2_Init+0x64>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026cc:	4b0a      	ldr	r3, [pc, #40]	; (80026f8 <MX_SPI2_Init+0x64>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80026d2:	4b09      	ldr	r3, [pc, #36]	; (80026f8 <MX_SPI2_Init+0x64>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026d8:	4b07      	ldr	r3, [pc, #28]	; (80026f8 <MX_SPI2_Init+0x64>)
 80026da:	2200      	movs	r2, #0
 80026dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80026de:	4b06      	ldr	r3, [pc, #24]	; (80026f8 <MX_SPI2_Init+0x64>)
 80026e0:	220a      	movs	r2, #10
 80026e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80026e4:	4804      	ldr	r0, [pc, #16]	; (80026f8 <MX_SPI2_Init+0x64>)
 80026e6:	f005 f8c5 	bl	8007874 <HAL_SPI_Init>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80026f0:	f000 fa5a 	bl	8002ba8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80026f4:	bf00      	nop
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	200009fc 	.word	0x200009fc
 80026fc:	40003800 	.word	0x40003800

08002700 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002706:	f107 0308 	add.w	r3, r7, #8
 800270a:	2200      	movs	r2, #0
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	605a      	str	r2, [r3, #4]
 8002710:	609a      	str	r2, [r3, #8]
 8002712:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002714:	463b      	mov	r3, r7
 8002716:	2200      	movs	r2, #0
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800271c:	4b1d      	ldr	r3, [pc, #116]	; (8002794 <MX_TIM2_Init+0x94>)
 800271e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002722:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002724:	4b1b      	ldr	r3, [pc, #108]	; (8002794 <MX_TIM2_Init+0x94>)
 8002726:	2200      	movs	r2, #0
 8002728:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800272a:	4b1a      	ldr	r3, [pc, #104]	; (8002794 <MX_TIM2_Init+0x94>)
 800272c:	2200      	movs	r2, #0
 800272e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2286;
 8002730:	4b18      	ldr	r3, [pc, #96]	; (8002794 <MX_TIM2_Init+0x94>)
 8002732:	f640 02ee 	movw	r2, #2286	; 0x8ee
 8002736:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002738:	4b16      	ldr	r3, [pc, #88]	; (8002794 <MX_TIM2_Init+0x94>)
 800273a:	2200      	movs	r2, #0
 800273c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800273e:	4b15      	ldr	r3, [pc, #84]	; (8002794 <MX_TIM2_Init+0x94>)
 8002740:	2200      	movs	r2, #0
 8002742:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002744:	4813      	ldr	r0, [pc, #76]	; (8002794 <MX_TIM2_Init+0x94>)
 8002746:	f005 fd6f 	bl	8008228 <HAL_TIM_Base_Init>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002750:	f000 fa2a 	bl	8002ba8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002754:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002758:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800275a:	f107 0308 	add.w	r3, r7, #8
 800275e:	4619      	mov	r1, r3
 8002760:	480c      	ldr	r0, [pc, #48]	; (8002794 <MX_TIM2_Init+0x94>)
 8002762:	f005 ff29 	bl	80085b8 <HAL_TIM_ConfigClockSource>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800276c:	f000 fa1c 	bl	8002ba8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002770:	2320      	movs	r3, #32
 8002772:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002774:	2300      	movs	r3, #0
 8002776:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002778:	463b      	mov	r3, r7
 800277a:	4619      	mov	r1, r3
 800277c:	4805      	ldr	r0, [pc, #20]	; (8002794 <MX_TIM2_Init+0x94>)
 800277e:	f006 f94f 	bl	8008a20 <HAL_TIMEx_MasterConfigSynchronization>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d001      	beq.n	800278c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002788:	f000 fa0e 	bl	8002ba8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800278c:	bf00      	nop
 800278e:	3718      	adds	r7, #24
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	20000ab4 	.word	0x20000ab4

08002798 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800279c:	4b11      	ldr	r3, [pc, #68]	; (80027e4 <MX_USART2_UART_Init+0x4c>)
 800279e:	4a12      	ldr	r2, [pc, #72]	; (80027e8 <MX_USART2_UART_Init+0x50>)
 80027a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80027a2:	4b10      	ldr	r3, [pc, #64]	; (80027e4 <MX_USART2_UART_Init+0x4c>)
 80027a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80027a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80027aa:	4b0e      	ldr	r3, [pc, #56]	; (80027e4 <MX_USART2_UART_Init+0x4c>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027b0:	4b0c      	ldr	r3, [pc, #48]	; (80027e4 <MX_USART2_UART_Init+0x4c>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027b6:	4b0b      	ldr	r3, [pc, #44]	; (80027e4 <MX_USART2_UART_Init+0x4c>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027bc:	4b09      	ldr	r3, [pc, #36]	; (80027e4 <MX_USART2_UART_Init+0x4c>)
 80027be:	220c      	movs	r2, #12
 80027c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027c2:	4b08      	ldr	r3, [pc, #32]	; (80027e4 <MX_USART2_UART_Init+0x4c>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027c8:	4b06      	ldr	r3, [pc, #24]	; (80027e4 <MX_USART2_UART_Init+0x4c>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027ce:	4805      	ldr	r0, [pc, #20]	; (80027e4 <MX_USART2_UART_Init+0x4c>)
 80027d0:	f006 f9b6 	bl	8008b40 <HAL_UART_Init>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80027da:	f000 f9e5 	bl	8002ba8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80027de:	bf00      	nop
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	20000afc 	.word	0x20000afc
 80027e8:	40004400 	.word	0x40004400

080027ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80027f2:	2300      	movs	r3, #0
 80027f4:	607b      	str	r3, [r7, #4]
 80027f6:	4b1b      	ldr	r3, [pc, #108]	; (8002864 <MX_DMA_Init+0x78>)
 80027f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fa:	4a1a      	ldr	r2, [pc, #104]	; (8002864 <MX_DMA_Init+0x78>)
 80027fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002800:	6313      	str	r3, [r2, #48]	; 0x30
 8002802:	4b18      	ldr	r3, [pc, #96]	; (8002864 <MX_DMA_Init+0x78>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800280a:	607b      	str	r3, [r7, #4]
 800280c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800280e:	2300      	movs	r3, #0
 8002810:	603b      	str	r3, [r7, #0]
 8002812:	4b14      	ldr	r3, [pc, #80]	; (8002864 <MX_DMA_Init+0x78>)
 8002814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002816:	4a13      	ldr	r2, [pc, #76]	; (8002864 <MX_DMA_Init+0x78>)
 8002818:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800281c:	6313      	str	r3, [r2, #48]	; 0x30
 800281e:	4b11      	ldr	r3, [pc, #68]	; (8002864 <MX_DMA_Init+0x78>)
 8002820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002822:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002826:	603b      	str	r3, [r7, #0]
 8002828:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800282a:	2200      	movs	r2, #0
 800282c:	2100      	movs	r1, #0
 800282e:	200f      	movs	r0, #15
 8002830:	f003 fbab 	bl	8005f8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002834:	200f      	movs	r0, #15
 8002836:	f003 fbc4 	bl	8005fc2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800283a:	2200      	movs	r2, #0
 800283c:	2100      	movs	r1, #0
 800283e:	2038      	movs	r0, #56	; 0x38
 8002840:	f003 fba3 	bl	8005f8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002844:	2038      	movs	r0, #56	; 0x38
 8002846:	f003 fbbc 	bl	8005fc2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800284a:	2200      	movs	r2, #0
 800284c:	2100      	movs	r1, #0
 800284e:	203a      	movs	r0, #58	; 0x3a
 8002850:	f003 fb9b 	bl	8005f8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002854:	203a      	movs	r0, #58	; 0x3a
 8002856:	f003 fbb4 	bl	8005fc2 <HAL_NVIC_EnableIRQ>

}
 800285a:	bf00      	nop
 800285c:	3708      	adds	r7, #8
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	40023800 	.word	0x40023800

08002868 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b08a      	sub	sp, #40	; 0x28
 800286c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800286e:	f107 0314 	add.w	r3, r7, #20
 8002872:	2200      	movs	r2, #0
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	605a      	str	r2, [r3, #4]
 8002878:	609a      	str	r2, [r3, #8]
 800287a:	60da      	str	r2, [r3, #12]
 800287c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800287e:	2300      	movs	r3, #0
 8002880:	613b      	str	r3, [r7, #16]
 8002882:	4b57      	ldr	r3, [pc, #348]	; (80029e0 <MX_GPIO_Init+0x178>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002886:	4a56      	ldr	r2, [pc, #344]	; (80029e0 <MX_GPIO_Init+0x178>)
 8002888:	f043 0304 	orr.w	r3, r3, #4
 800288c:	6313      	str	r3, [r2, #48]	; 0x30
 800288e:	4b54      	ldr	r3, [pc, #336]	; (80029e0 <MX_GPIO_Init+0x178>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002892:	f003 0304 	and.w	r3, r3, #4
 8002896:	613b      	str	r3, [r7, #16]
 8002898:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	60fb      	str	r3, [r7, #12]
 800289e:	4b50      	ldr	r3, [pc, #320]	; (80029e0 <MX_GPIO_Init+0x178>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a2:	4a4f      	ldr	r2, [pc, #316]	; (80029e0 <MX_GPIO_Init+0x178>)
 80028a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028a8:	6313      	str	r3, [r2, #48]	; 0x30
 80028aa:	4b4d      	ldr	r3, [pc, #308]	; (80029e0 <MX_GPIO_Init+0x178>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	60bb      	str	r3, [r7, #8]
 80028ba:	4b49      	ldr	r3, [pc, #292]	; (80029e0 <MX_GPIO_Init+0x178>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	4a48      	ldr	r2, [pc, #288]	; (80029e0 <MX_GPIO_Init+0x178>)
 80028c0:	f043 0301 	orr.w	r3, r3, #1
 80028c4:	6313      	str	r3, [r2, #48]	; 0x30
 80028c6:	4b46      	ldr	r3, [pc, #280]	; (80029e0 <MX_GPIO_Init+0x178>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	60bb      	str	r3, [r7, #8]
 80028d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028d2:	2300      	movs	r3, #0
 80028d4:	607b      	str	r3, [r7, #4]
 80028d6:	4b42      	ldr	r3, [pc, #264]	; (80029e0 <MX_GPIO_Init+0x178>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028da:	4a41      	ldr	r2, [pc, #260]	; (80029e0 <MX_GPIO_Init+0x178>)
 80028dc:	f043 0302 	orr.w	r3, r3, #2
 80028e0:	6313      	str	r3, [r2, #48]	; 0x30
 80028e2:	4b3f      	ldr	r3, [pc, #252]	; (80029e0 <MX_GPIO_Init+0x178>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	607b      	str	r3, [r7, #4]
 80028ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DISPL_LED_Pin|DISPL_DC_Pin|DEBUG_Pin, GPIO_PIN_RESET);
 80028ee:	2200      	movs	r2, #0
 80028f0:	f44f 619c 	mov.w	r1, #1248	; 0x4e0
 80028f4:	483b      	ldr	r0, [pc, #236]	; (80029e4 <MX_GPIO_Init+0x17c>)
 80028f6:	f004 f92d 	bl	8006b54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET);
 80028fa:	2201      	movs	r2, #1
 80028fc:	2180      	movs	r1, #128	; 0x80
 80028fe:	483a      	ldr	r0, [pc, #232]	; (80029e8 <MX_GPIO_Init+0x180>)
 8002900:	f004 f928 	bl	8006b54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET);
 8002904:	2201      	movs	r2, #1
 8002906:	f44f 7100 	mov.w	r1, #512	; 0x200
 800290a:	4836      	ldr	r0, [pc, #216]	; (80029e4 <MX_GPIO_Init+0x17c>)
 800290c:	f004 f922 	bl	8006b54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_RESET);
 8002910:	2200      	movs	r2, #0
 8002912:	2140      	movs	r1, #64	; 0x40
 8002914:	4835      	ldr	r0, [pc, #212]	; (80029ec <MX_GPIO_Init+0x184>)
 8002916:	f004 f91d 	bl	8006b54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800291a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800291e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002920:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002924:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002926:	2300      	movs	r3, #0
 8002928:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800292a:	f107 0314 	add.w	r3, r7, #20
 800292e:	4619      	mov	r1, r3
 8002930:	482d      	ldr	r0, [pc, #180]	; (80029e8 <MX_GPIO_Init+0x180>)
 8002932:	f003 ff63 	bl	80067fc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin DISPL_LED_Pin DEBUG_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|DISPL_LED_Pin|DEBUG_Pin;
 8002936:	f44f 638c 	mov.w	r3, #1120	; 0x460
 800293a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800293c:	2301      	movs	r3, #1
 800293e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002940:	2300      	movs	r3, #0
 8002942:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002944:	2300      	movs	r3, #0
 8002946:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002948:	f107 0314 	add.w	r3, r7, #20
 800294c:	4619      	mov	r1, r3
 800294e:	4825      	ldr	r0, [pc, #148]	; (80029e4 <MX_GPIO_Init+0x17c>)
 8002950:	f003 ff54 	bl	80067fc <HAL_GPIO_Init>

  /*Configure GPIO pin : DISPL_DC_Pin */
  GPIO_InitStruct.Pin = DISPL_DC_Pin;
 8002954:	2380      	movs	r3, #128	; 0x80
 8002956:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002958:	2301      	movs	r3, #1
 800295a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295c:	2300      	movs	r3, #0
 800295e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002960:	2302      	movs	r3, #2
 8002962:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISPL_DC_GPIO_Port, &GPIO_InitStruct);
 8002964:	f107 0314 	add.w	r3, r7, #20
 8002968:	4619      	mov	r1, r3
 800296a:	481e      	ldr	r0, [pc, #120]	; (80029e4 <MX_GPIO_Init+0x17c>)
 800296c:	f003 ff46 	bl	80067fc <HAL_GPIO_Init>

  /*Configure GPIO pin : DISPL_CS_Pin */
  GPIO_InitStruct.Pin = DISPL_CS_Pin;
 8002970:	2380      	movs	r3, #128	; 0x80
 8002972:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002974:	2301      	movs	r3, #1
 8002976:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002978:	2300      	movs	r3, #0
 800297a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800297c:	2303      	movs	r3, #3
 800297e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISPL_CS_GPIO_Port, &GPIO_InitStruct);
 8002980:	f107 0314 	add.w	r3, r7, #20
 8002984:	4619      	mov	r1, r3
 8002986:	4818      	ldr	r0, [pc, #96]	; (80029e8 <MX_GPIO_Init+0x180>)
 8002988:	f003 ff38 	bl	80067fc <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_CS_Pin */
  GPIO_InitStruct.Pin = TOUCH_CS_Pin;
 800298c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002990:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002992:	2301      	movs	r3, #1
 8002994:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002996:	2300      	movs	r3, #0
 8002998:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800299a:	2303      	movs	r3, #3
 800299c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TOUCH_CS_GPIO_Port, &GPIO_InitStruct);
 800299e:	f107 0314 	add.w	r3, r7, #20
 80029a2:	4619      	mov	r1, r3
 80029a4:	480f      	ldr	r0, [pc, #60]	; (80029e4 <MX_GPIO_Init+0x17c>)
 80029a6:	f003 ff29 	bl	80067fc <HAL_GPIO_Init>

  /*Configure GPIO pin : DISPL_RST_Pin */
  GPIO_InitStruct.Pin = DISPL_RST_Pin;
 80029aa:	2340      	movs	r3, #64	; 0x40
 80029ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029ae:	2301      	movs	r3, #1
 80029b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b2:	2300      	movs	r3, #0
 80029b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b6:	2300      	movs	r3, #0
 80029b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISPL_RST_GPIO_Port, &GPIO_InitStruct);
 80029ba:	f107 0314 	add.w	r3, r7, #20
 80029be:	4619      	mov	r1, r3
 80029c0:	480a      	ldr	r0, [pc, #40]	; (80029ec <MX_GPIO_Init+0x184>)
 80029c2:	f003 ff1b 	bl	80067fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80029c6:	2200      	movs	r2, #0
 80029c8:	2100      	movs	r1, #0
 80029ca:	2028      	movs	r0, #40	; 0x28
 80029cc:	f003 fadd 	bl	8005f8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80029d0:	2028      	movs	r0, #40	; 0x28
 80029d2:	f003 faf6 	bl	8005fc2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80029d6:	bf00      	nop
 80029d8:	3728      	adds	r7, #40	; 0x28
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40023800 	.word	0x40023800
 80029e4:	40020000 	.word	0x40020000
 80029e8:	40020800 	.word	0x40020800
 80029ec:	40020400 	.word	0x40020400

080029f0 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

// ADC conversion - DMA buffer 2nd half full
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1) {
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	4a0a      	ldr	r2, [pc, #40]	; (8002a24 <HAL_ADC_ConvCpltCallback+0x34>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d105      	bne.n	8002a0c <HAL_ADC_ConvCpltCallback+0x1c>
		adc1_dma_h_count++;
 8002a00:	4b09      	ldr	r3, [pc, #36]	; (8002a28 <HAL_ADC_ConvCpltCallback+0x38>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	3301      	adds	r3, #1
 8002a06:	4a08      	ldr	r2, [pc, #32]	; (8002a28 <HAL_ADC_ConvCpltCallback+0x38>)
 8002a08:	6013      	str	r3, [r2, #0]
	} else {
		adc2_dma_h_count++;
	}
}
 8002a0a:	e004      	b.n	8002a16 <HAL_ADC_ConvCpltCallback+0x26>
		adc2_dma_h_count++;
 8002a0c:	4b07      	ldr	r3, [pc, #28]	; (8002a2c <HAL_ADC_ConvCpltCallback+0x3c>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	3301      	adds	r3, #1
 8002a12:	4a06      	ldr	r2, [pc, #24]	; (8002a2c <HAL_ADC_ConvCpltCallback+0x3c>)
 8002a14:	6013      	str	r3, [r2, #0]
}
 8002a16:	bf00      	nop
 8002a18:	370c      	adds	r7, #12
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	200008ac 	.word	0x200008ac
 8002a28:	20000b64 	.word	0x20000b64
 8002a2c:	20000b6c 	.word	0x20000b6c

08002a30 <HAL_ADC_ConvHalfCpltCallback>:

// ADC conversion - DMA buffer 1st half full
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b083      	sub	sp, #12
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1) {
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	4a0a      	ldr	r2, [pc, #40]	; (8002a64 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d105      	bne.n	8002a4c <HAL_ADC_ConvHalfCpltCallback+0x1c>
		adc1_dma_l_count++;
 8002a40:	4b09      	ldr	r3, [pc, #36]	; (8002a68 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	3301      	adds	r3, #1
 8002a46:	4a08      	ldr	r2, [pc, #32]	; (8002a68 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8002a48:	6013      	str	r3, [r2, #0]
	} else {
		adc2_dma_l_count++;
	}
}
 8002a4a:	e004      	b.n	8002a56 <HAL_ADC_ConvHalfCpltCallback+0x26>
		adc2_dma_l_count++;
 8002a4c:	4b07      	ldr	r3, [pc, #28]	; (8002a6c <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	3301      	adds	r3, #1
 8002a52:	4a06      	ldr	r2, [pc, #24]	; (8002a6c <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 8002a54:	6013      	str	r3, [r2, #0]
}
 8002a56:	bf00      	nop
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop
 8002a64:	200008ac 	.word	0x200008ac
 8002a68:	20000b60 	.word	0x20000b60
 8002a6c:	20000b68 	.word	0x20000b68

08002a70 <HAL_ADC_ErrorCallback>:

// ADC errors
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b084      	sub	sp, #16
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
	int adc_num;
	if (hadc == &hadc1) {
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	4a22      	ldr	r2, [pc, #136]	; (8002b04 <HAL_ADC_ErrorCallback+0x94>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d102      	bne.n	8002a86 <HAL_ADC_ErrorCallback+0x16>
	  adc_num = 1;
 8002a80:	2301      	movs	r3, #1
 8002a82:	60fb      	str	r3, [r7, #12]
 8002a84:	e001      	b.n	8002a8a <HAL_ADC_ErrorCallback+0x1a>
	} else {
	  adc_num = 2;
 8002a86:	2302      	movs	r3, #2
 8002a88:	60fb      	str	r3, [r7, #12]
	}
	switch (hadc->ErrorCode) {
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a8e:	2b04      	cmp	r3, #4
 8002a90:	d82c      	bhi.n	8002aec <HAL_ADC_ErrorCallback+0x7c>
 8002a92:	a201      	add	r2, pc, #4	; (adr r2, 8002a98 <HAL_ADC_ErrorCallback+0x28>)
 8002a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a98:	08002aad 	.word	0x08002aad
 8002a9c:	08002abd 	.word	0x08002abd
 8002aa0:	08002acd 	.word	0x08002acd
 8002aa4:	08002aed 	.word	0x08002aed
 8002aa8:	08002add 	.word	0x08002add
	case HAL_ADC_ERROR_NONE:
		term_print("ADC%d No Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	68f9      	ldr	r1, [r7, #12]
 8002ab4:	4814      	ldr	r0, [pc, #80]	; (8002b08 <HAL_ADC_ErrorCallback+0x98>)
 8002ab6:	f000 fbff 	bl	80032b8 <term_print>
		break;
 8002aba:	e01e      	b.n	8002afa <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_INTERNAL:
		term_print("ADC%d Internal Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	68f9      	ldr	r1, [r7, #12]
 8002ac4:	4811      	ldr	r0, [pc, #68]	; (8002b0c <HAL_ADC_ErrorCallback+0x9c>)
 8002ac6:	f000 fbf7 	bl	80032b8 <term_print>
		break;
 8002aca:	e016      	b.n	8002afa <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_OVR:
		term_print("ADC%d Overrun Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	68f9      	ldr	r1, [r7, #12]
 8002ad4:	480e      	ldr	r0, [pc, #56]	; (8002b10 <HAL_ADC_ErrorCallback+0xa0>)
 8002ad6:	f000 fbef 	bl	80032b8 <term_print>
		break;
 8002ada:	e00e      	b.n	8002afa <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_DMA:
		term_print("ADC%d DMA Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	68f9      	ldr	r1, [r7, #12]
 8002ae4:	480b      	ldr	r0, [pc, #44]	; (8002b14 <HAL_ADC_ErrorCallback+0xa4>)
 8002ae6:	f000 fbe7 	bl	80032b8 <term_print>
		break;
 8002aea:	e006      	b.n	8002afa <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_INVALID_CALLBACK:
		term_print("ADC%d Callback Error (0x%08lx)  [%d]\r\n", adc_num, hadc->ErrorCode);
		break;
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
	default:
		term_print("ADC Unknown Error: 0x%08lx\r\n", hadc->ErrorCode);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af0:	4619      	mov	r1, r3
 8002af2:	4809      	ldr	r0, [pc, #36]	; (8002b18 <HAL_ADC_ErrorCallback+0xa8>)
 8002af4:	f000 fbe0 	bl	80032b8 <term_print>
	}
}
 8002af8:	bf00      	nop
 8002afa:	bf00      	nop
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	200008ac 	.word	0x200008ac
 8002b08:	0800b544 	.word	0x0800b544
 8002b0c:	0800b560 	.word	0x0800b560
 8002b10:	0800b584 	.word	0x0800b584
 8002b14:	0800b5a4 	.word	0x0800b5a4
 8002b18:	0800b5c0 	.word	0x0800b5c0

08002b1c <HAL_UART_RxCpltCallback>:

// UART has received
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
	if (rx_count >= sizeof(rx_buff)) {
 8002b24:	4b1b      	ldr	r3, [pc, #108]	; (8002b94 <HAL_UART_RxCpltCallback+0x78>)
 8002b26:	881b      	ldrh	r3, [r3, #0]
 8002b28:	2b13      	cmp	r3, #19
 8002b2a:	d902      	bls.n	8002b32 <HAL_UART_RxCpltCallback+0x16>
		rx_count = 0;		// wrap back to start
 8002b2c:	4b19      	ldr	r3, [pc, #100]	; (8002b94 <HAL_UART_RxCpltCallback+0x78>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	801a      	strh	r2, [r3, #0]
	}
	if ( HAL_UART_Receive_IT(&huart2, (uint8_t*)&rx_byte, 1) == HAL_UART_ERROR_NONE) {
 8002b32:	2201      	movs	r2, #1
 8002b34:	4918      	ldr	r1, [pc, #96]	; (8002b98 <HAL_UART_RxCpltCallback+0x7c>)
 8002b36:	4819      	ldr	r0, [pc, #100]	; (8002b9c <HAL_UART_RxCpltCallback+0x80>)
 8002b38:	f006 f8e1 	bl	8008cfe <HAL_UART_Receive_IT>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d124      	bne.n	8002b8c <HAL_UART_RxCpltCallback+0x70>
		// check for End of input (CR or LF)
		if ( (rx_byte != 0x0A) && (rx_byte !=  0x0D) ) {
 8002b42:	4b15      	ldr	r3, [pc, #84]	; (8002b98 <HAL_UART_RxCpltCallback+0x7c>)
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	2b0a      	cmp	r3, #10
 8002b48:	d00f      	beq.n	8002b6a <HAL_UART_RxCpltCallback+0x4e>
 8002b4a:	4b13      	ldr	r3, [pc, #76]	; (8002b98 <HAL_UART_RxCpltCallback+0x7c>)
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	2b0d      	cmp	r3, #13
 8002b50:	d00b      	beq.n	8002b6a <HAL_UART_RxCpltCallback+0x4e>
			rx_buff[rx_count++] = rx_byte;
 8002b52:	4b10      	ldr	r3, [pc, #64]	; (8002b94 <HAL_UART_RxCpltCallback+0x78>)
 8002b54:	881b      	ldrh	r3, [r3, #0]
 8002b56:	1c5a      	adds	r2, r3, #1
 8002b58:	b291      	uxth	r1, r2
 8002b5a:	4a0e      	ldr	r2, [pc, #56]	; (8002b94 <HAL_UART_RxCpltCallback+0x78>)
 8002b5c:	8011      	strh	r1, [r2, #0]
 8002b5e:	461a      	mov	r2, r3
 8002b60:	4b0d      	ldr	r3, [pc, #52]	; (8002b98 <HAL_UART_RxCpltCallback+0x7c>)
 8002b62:	7819      	ldrb	r1, [r3, #0]
 8002b64:	4b0e      	ldr	r3, [pc, #56]	; (8002ba0 <HAL_UART_RxCpltCallback+0x84>)
 8002b66:	5499      	strb	r1, [r3, r2]
				rx_cmd_ready = 1;
				rx_buff[rx_count++] = 0;	// end of string
			}
		}
	} // else { rx_error_count++; } // this should never happen
}
 8002b68:	e010      	b.n	8002b8c <HAL_UART_RxCpltCallback+0x70>
			if (rx_count != 0) {	// a CR or LF without any pre-ceeding chars gets ignored
 8002b6a:	4b0a      	ldr	r3, [pc, #40]	; (8002b94 <HAL_UART_RxCpltCallback+0x78>)
 8002b6c:	881b      	ldrh	r3, [r3, #0]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00c      	beq.n	8002b8c <HAL_UART_RxCpltCallback+0x70>
				rx_cmd_ready = 1;
 8002b72:	4b0c      	ldr	r3, [pc, #48]	; (8002ba4 <HAL_UART_RxCpltCallback+0x88>)
 8002b74:	2201      	movs	r2, #1
 8002b76:	701a      	strb	r2, [r3, #0]
				rx_buff[rx_count++] = 0;	// end of string
 8002b78:	4b06      	ldr	r3, [pc, #24]	; (8002b94 <HAL_UART_RxCpltCallback+0x78>)
 8002b7a:	881b      	ldrh	r3, [r3, #0]
 8002b7c:	1c5a      	adds	r2, r3, #1
 8002b7e:	b291      	uxth	r1, r2
 8002b80:	4a04      	ldr	r2, [pc, #16]	; (8002b94 <HAL_UART_RxCpltCallback+0x78>)
 8002b82:	8011      	strh	r1, [r2, #0]
 8002b84:	461a      	mov	r2, r3
 8002b86:	4b06      	ldr	r3, [pc, #24]	; (8002ba0 <HAL_UART_RxCpltCallback+0x84>)
 8002b88:	2100      	movs	r1, #0
 8002b8a:	5499      	strb	r1, [r3, r2]
}
 8002b8c:	bf00      	nop
 8002b8e:	3708      	adds	r7, #8
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	20000b40 	.word	0x20000b40
 8002b98:	20000b42 	.word	0x20000b42
 8002b9c:	20000afc 	.word	0x20000afc
 8002ba0:	20000b44 	.word	0x20000b44
 8002ba4:	20000b58 	.word	0x20000b58

08002ba8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
	printf("Error_Handler() called - program execution stopped");
 8002bac:	4802      	ldr	r0, [pc, #8]	; (8002bb8 <Error_Handler+0x10>)
 8002bae:	f007 f96f 	bl	8009e90 <iprintf>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bb2:	b672      	cpsid	i
}
 8002bb4:	bf00      	nop
    __disable_irq();
    while (1)
 8002bb6:	e7fe      	b.n	8002bb6 <Error_Handler+0xe>
 8002bb8:	0800b5e0 	.word	0x0800b5e0

08002bbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	607b      	str	r3, [r7, #4]
 8002bc6:	4b10      	ldr	r3, [pc, #64]	; (8002c08 <HAL_MspInit+0x4c>)
 8002bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bca:	4a0f      	ldr	r2, [pc, #60]	; (8002c08 <HAL_MspInit+0x4c>)
 8002bcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bd0:	6453      	str	r3, [r2, #68]	; 0x44
 8002bd2:	4b0d      	ldr	r3, [pc, #52]	; (8002c08 <HAL_MspInit+0x4c>)
 8002bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bda:	607b      	str	r3, [r7, #4]
 8002bdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bde:	2300      	movs	r3, #0
 8002be0:	603b      	str	r3, [r7, #0]
 8002be2:	4b09      	ldr	r3, [pc, #36]	; (8002c08 <HAL_MspInit+0x4c>)
 8002be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be6:	4a08      	ldr	r2, [pc, #32]	; (8002c08 <HAL_MspInit+0x4c>)
 8002be8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bec:	6413      	str	r3, [r2, #64]	; 0x40
 8002bee:	4b06      	ldr	r3, [pc, #24]	; (8002c08 <HAL_MspInit+0x4c>)
 8002bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bf6:	603b      	str	r3, [r7, #0]
 8002bf8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002bfa:	2007      	movs	r0, #7
 8002bfc:	f003 f9ba 	bl	8005f74 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c00:	bf00      	nop
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	40023800 	.word	0x40023800

08002c0c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b08e      	sub	sp, #56	; 0x38
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c18:	2200      	movs	r2, #0
 8002c1a:	601a      	str	r2, [r3, #0]
 8002c1c:	605a      	str	r2, [r3, #4]
 8002c1e:	609a      	str	r2, [r3, #8]
 8002c20:	60da      	str	r2, [r3, #12]
 8002c22:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a79      	ldr	r2, [pc, #484]	; (8002e10 <HAL_ADC_MspInit+0x204>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d173      	bne.n	8002d16 <HAL_ADC_MspInit+0x10a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002c2e:	2300      	movs	r3, #0
 8002c30:	623b      	str	r3, [r7, #32]
 8002c32:	4b78      	ldr	r3, [pc, #480]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c36:	4a77      	ldr	r2, [pc, #476]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002c38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c3c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c3e:	4b75      	ldr	r3, [pc, #468]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c46:	623b      	str	r3, [r7, #32]
 8002c48:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	61fb      	str	r3, [r7, #28]
 8002c4e:	4b71      	ldr	r3, [pc, #452]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c52:	4a70      	ldr	r2, [pc, #448]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002c54:	f043 0304 	orr.w	r3, r3, #4
 8002c58:	6313      	str	r3, [r2, #48]	; 0x30
 8002c5a:	4b6e      	ldr	r3, [pc, #440]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5e:	f003 0304 	and.w	r3, r3, #4
 8002c62:	61fb      	str	r3, [r7, #28]
 8002c64:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c66:	2300      	movs	r3, #0
 8002c68:	61bb      	str	r3, [r7, #24]
 8002c6a:	4b6a      	ldr	r3, [pc, #424]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6e:	4a69      	ldr	r2, [pc, #420]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002c70:	f043 0301 	orr.w	r3, r3, #1
 8002c74:	6313      	str	r3, [r2, #48]	; 0x30
 8002c76:	4b67      	ldr	r3, [pc, #412]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c7a:	f003 0301 	and.w	r3, r3, #1
 8002c7e:	61bb      	str	r3, [r7, #24]
 8002c80:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002c82:	2301      	movs	r3, #1
 8002c84:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c86:	2303      	movs	r3, #3
 8002c88:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c92:	4619      	mov	r1, r3
 8002c94:	4860      	ldr	r0, [pc, #384]	; (8002e18 <HAL_ADC_MspInit+0x20c>)
 8002c96:	f003 fdb1 	bl	80067fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ca6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002caa:	4619      	mov	r1, r3
 8002cac:	485b      	ldr	r0, [pc, #364]	; (8002e1c <HAL_ADC_MspInit+0x210>)
 8002cae:	f003 fda5 	bl	80067fc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002cb2:	4b5b      	ldr	r3, [pc, #364]	; (8002e20 <HAL_ADC_MspInit+0x214>)
 8002cb4:	4a5b      	ldr	r2, [pc, #364]	; (8002e24 <HAL_ADC_MspInit+0x218>)
 8002cb6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002cb8:	4b59      	ldr	r3, [pc, #356]	; (8002e20 <HAL_ADC_MspInit+0x214>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002cbe:	4b58      	ldr	r3, [pc, #352]	; (8002e20 <HAL_ADC_MspInit+0x214>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cc4:	4b56      	ldr	r3, [pc, #344]	; (8002e20 <HAL_ADC_MspInit+0x214>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002cca:	4b55      	ldr	r3, [pc, #340]	; (8002e20 <HAL_ADC_MspInit+0x214>)
 8002ccc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002cd0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002cd2:	4b53      	ldr	r3, [pc, #332]	; (8002e20 <HAL_ADC_MspInit+0x214>)
 8002cd4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002cd8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002cda:	4b51      	ldr	r3, [pc, #324]	; (8002e20 <HAL_ADC_MspInit+0x214>)
 8002cdc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ce0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002ce2:	4b4f      	ldr	r3, [pc, #316]	; (8002e20 <HAL_ADC_MspInit+0x214>)
 8002ce4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ce8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002cea:	4b4d      	ldr	r3, [pc, #308]	; (8002e20 <HAL_ADC_MspInit+0x214>)
 8002cec:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002cf0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002cf2:	4b4b      	ldr	r3, [pc, #300]	; (8002e20 <HAL_ADC_MspInit+0x214>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002cf8:	4849      	ldr	r0, [pc, #292]	; (8002e20 <HAL_ADC_MspInit+0x214>)
 8002cfa:	f003 f97d 	bl	8005ff8 <HAL_DMA_Init>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <HAL_ADC_MspInit+0xfc>
    {
      Error_Handler();
 8002d04:	f7ff ff50 	bl	8002ba8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	4a45      	ldr	r2, [pc, #276]	; (8002e20 <HAL_ADC_MspInit+0x214>)
 8002d0c:	639a      	str	r2, [r3, #56]	; 0x38
 8002d0e:	4a44      	ldr	r2, [pc, #272]	; (8002e20 <HAL_ADC_MspInit+0x214>)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002d14:	e078      	b.n	8002e08 <HAL_ADC_MspInit+0x1fc>
  else if(hadc->Instance==ADC2)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a43      	ldr	r2, [pc, #268]	; (8002e28 <HAL_ADC_MspInit+0x21c>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d173      	bne.n	8002e08 <HAL_ADC_MspInit+0x1fc>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002d20:	2300      	movs	r3, #0
 8002d22:	617b      	str	r3, [r7, #20]
 8002d24:	4b3b      	ldr	r3, [pc, #236]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002d26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d28:	4a3a      	ldr	r2, [pc, #232]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002d2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d2e:	6453      	str	r3, [r2, #68]	; 0x44
 8002d30:	4b38      	ldr	r3, [pc, #224]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d38:	617b      	str	r3, [r7, #20]
 8002d3a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	613b      	str	r3, [r7, #16]
 8002d40:	4b34      	ldr	r3, [pc, #208]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d44:	4a33      	ldr	r2, [pc, #204]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002d46:	f043 0304 	orr.w	r3, r3, #4
 8002d4a:	6313      	str	r3, [r2, #48]	; 0x30
 8002d4c:	4b31      	ldr	r3, [pc, #196]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d50:	f003 0304 	and.w	r3, r3, #4
 8002d54:	613b      	str	r3, [r7, #16]
 8002d56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d58:	2300      	movs	r3, #0
 8002d5a:	60fb      	str	r3, [r7, #12]
 8002d5c:	4b2d      	ldr	r3, [pc, #180]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d60:	4a2c      	ldr	r2, [pc, #176]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002d62:	f043 0301 	orr.w	r3, r3, #1
 8002d66:	6313      	str	r3, [r2, #48]	; 0x30
 8002d68:	4b2a      	ldr	r3, [pc, #168]	; (8002e14 <HAL_ADC_MspInit+0x208>)
 8002d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6c:	f003 0301 	and.w	r3, r3, #1
 8002d70:	60fb      	str	r3, [r7, #12]
 8002d72:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002d74:	2302      	movs	r3, #2
 8002d76:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d84:	4619      	mov	r1, r3
 8002d86:	4824      	ldr	r0, [pc, #144]	; (8002e18 <HAL_ADC_MspInit+0x20c>)
 8002d88:	f003 fd38 	bl	80067fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d90:	2303      	movs	r3, #3
 8002d92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d94:	2300      	movs	r3, #0
 8002d96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	481f      	ldr	r0, [pc, #124]	; (8002e1c <HAL_ADC_MspInit+0x210>)
 8002da0:	f003 fd2c 	bl	80067fc <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8002da4:	4b21      	ldr	r3, [pc, #132]	; (8002e2c <HAL_ADC_MspInit+0x220>)
 8002da6:	4a22      	ldr	r2, [pc, #136]	; (8002e30 <HAL_ADC_MspInit+0x224>)
 8002da8:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8002daa:	4b20      	ldr	r3, [pc, #128]	; (8002e2c <HAL_ADC_MspInit+0x220>)
 8002dac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002db0:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002db2:	4b1e      	ldr	r3, [pc, #120]	; (8002e2c <HAL_ADC_MspInit+0x220>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002db8:	4b1c      	ldr	r3, [pc, #112]	; (8002e2c <HAL_ADC_MspInit+0x220>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8002dbe:	4b1b      	ldr	r3, [pc, #108]	; (8002e2c <HAL_ADC_MspInit+0x220>)
 8002dc0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002dc4:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002dc6:	4b19      	ldr	r3, [pc, #100]	; (8002e2c <HAL_ADC_MspInit+0x220>)
 8002dc8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002dcc:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002dce:	4b17      	ldr	r3, [pc, #92]	; (8002e2c <HAL_ADC_MspInit+0x220>)
 8002dd0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002dd4:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8002dd6:	4b15      	ldr	r3, [pc, #84]	; (8002e2c <HAL_ADC_MspInit+0x220>)
 8002dd8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ddc:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002dde:	4b13      	ldr	r3, [pc, #76]	; (8002e2c <HAL_ADC_MspInit+0x220>)
 8002de0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002de4:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002de6:	4b11      	ldr	r3, [pc, #68]	; (8002e2c <HAL_ADC_MspInit+0x220>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002dec:	480f      	ldr	r0, [pc, #60]	; (8002e2c <HAL_ADC_MspInit+0x220>)
 8002dee:	f003 f903 	bl	8005ff8 <HAL_DMA_Init>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d001      	beq.n	8002dfc <HAL_ADC_MspInit+0x1f0>
      Error_Handler();
 8002df8:	f7ff fed6 	bl	8002ba8 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4a0b      	ldr	r2, [pc, #44]	; (8002e2c <HAL_ADC_MspInit+0x220>)
 8002e00:	639a      	str	r2, [r3, #56]	; 0x38
 8002e02:	4a0a      	ldr	r2, [pc, #40]	; (8002e2c <HAL_ADC_MspInit+0x220>)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002e08:	bf00      	nop
 8002e0a:	3738      	adds	r7, #56	; 0x38
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	40012000 	.word	0x40012000
 8002e14:	40023800 	.word	0x40023800
 8002e18:	40020800 	.word	0x40020800
 8002e1c:	40020000 	.word	0x40020000
 8002e20:	2000093c 	.word	0x2000093c
 8002e24:	40026410 	.word	0x40026410
 8002e28:	40012100 	.word	0x40012100
 8002e2c:	2000099c 	.word	0x2000099c
 8002e30:	40026440 	.word	0x40026440

08002e34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b08a      	sub	sp, #40	; 0x28
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e3c:	f107 0314 	add.w	r3, r7, #20
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]
 8002e44:	605a      	str	r2, [r3, #4]
 8002e46:	609a      	str	r2, [r3, #8]
 8002e48:	60da      	str	r2, [r3, #12]
 8002e4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a43      	ldr	r2, [pc, #268]	; (8002f60 <HAL_SPI_MspInit+0x12c>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d17f      	bne.n	8002f56 <HAL_SPI_MspInit+0x122>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002e56:	2300      	movs	r3, #0
 8002e58:	613b      	str	r3, [r7, #16]
 8002e5a:	4b42      	ldr	r3, [pc, #264]	; (8002f64 <HAL_SPI_MspInit+0x130>)
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5e:	4a41      	ldr	r2, [pc, #260]	; (8002f64 <HAL_SPI_MspInit+0x130>)
 8002e60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e64:	6413      	str	r3, [r2, #64]	; 0x40
 8002e66:	4b3f      	ldr	r3, [pc, #252]	; (8002f64 <HAL_SPI_MspInit+0x130>)
 8002e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e6e:	613b      	str	r3, [r7, #16]
 8002e70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e72:	2300      	movs	r3, #0
 8002e74:	60fb      	str	r3, [r7, #12]
 8002e76:	4b3b      	ldr	r3, [pc, #236]	; (8002f64 <HAL_SPI_MspInit+0x130>)
 8002e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7a:	4a3a      	ldr	r2, [pc, #232]	; (8002f64 <HAL_SPI_MspInit+0x130>)
 8002e7c:	f043 0304 	orr.w	r3, r3, #4
 8002e80:	6313      	str	r3, [r2, #48]	; 0x30
 8002e82:	4b38      	ldr	r3, [pc, #224]	; (8002f64 <HAL_SPI_MspInit+0x130>)
 8002e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e86:	f003 0304 	and.w	r3, r3, #4
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e8e:	2300      	movs	r3, #0
 8002e90:	60bb      	str	r3, [r7, #8]
 8002e92:	4b34      	ldr	r3, [pc, #208]	; (8002f64 <HAL_SPI_MspInit+0x130>)
 8002e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e96:	4a33      	ldr	r2, [pc, #204]	; (8002f64 <HAL_SPI_MspInit+0x130>)
 8002e98:	f043 0302 	orr.w	r3, r3, #2
 8002e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e9e:	4b31      	ldr	r3, [pc, #196]	; (8002f64 <HAL_SPI_MspInit+0x130>)
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea2:	f003 0302 	and.w	r3, r3, #2
 8002ea6:	60bb      	str	r3, [r7, #8]
 8002ea8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = TOUCH_MISO_Pin|DISPL_MOSI_Pin;
 8002eaa:	230c      	movs	r3, #12
 8002eac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eae:	2302      	movs	r3, #2
 8002eb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002eba:	2305      	movs	r3, #5
 8002ebc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ebe:	f107 0314 	add.w	r3, r7, #20
 8002ec2:	4619      	mov	r1, r3
 8002ec4:	4828      	ldr	r0, [pc, #160]	; (8002f68 <HAL_SPI_MspInit+0x134>)
 8002ec6:	f003 fc99 	bl	80067fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DISPL_SCK_Pin;
 8002eca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ece:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed0:	2302      	movs	r3, #2
 8002ed2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002edc:	2305      	movs	r3, #5
 8002ede:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISPL_SCK_GPIO_Port, &GPIO_InitStruct);
 8002ee0:	f107 0314 	add.w	r3, r7, #20
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	4821      	ldr	r0, [pc, #132]	; (8002f6c <HAL_SPI_MspInit+0x138>)
 8002ee8:	f003 fc88 	bl	80067fc <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002eec:	4b20      	ldr	r3, [pc, #128]	; (8002f70 <HAL_SPI_MspInit+0x13c>)
 8002eee:	4a21      	ldr	r2, [pc, #132]	; (8002f74 <HAL_SPI_MspInit+0x140>)
 8002ef0:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8002ef2:	4b1f      	ldr	r3, [pc, #124]	; (8002f70 <HAL_SPI_MspInit+0x13c>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ef8:	4b1d      	ldr	r3, [pc, #116]	; (8002f70 <HAL_SPI_MspInit+0x13c>)
 8002efa:	2240      	movs	r2, #64	; 0x40
 8002efc:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002efe:	4b1c      	ldr	r3, [pc, #112]	; (8002f70 <HAL_SPI_MspInit+0x13c>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f04:	4b1a      	ldr	r3, [pc, #104]	; (8002f70 <HAL_SPI_MspInit+0x13c>)
 8002f06:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f0a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f0c:	4b18      	ldr	r3, [pc, #96]	; (8002f70 <HAL_SPI_MspInit+0x13c>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f12:	4b17      	ldr	r3, [pc, #92]	; (8002f70 <HAL_SPI_MspInit+0x13c>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002f18:	4b15      	ldr	r3, [pc, #84]	; (8002f70 <HAL_SPI_MspInit+0x13c>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f1e:	4b14      	ldr	r3, [pc, #80]	; (8002f70 <HAL_SPI_MspInit+0x13c>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f24:	4b12      	ldr	r3, [pc, #72]	; (8002f70 <HAL_SPI_MspInit+0x13c>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002f2a:	4811      	ldr	r0, [pc, #68]	; (8002f70 <HAL_SPI_MspInit+0x13c>)
 8002f2c:	f003 f864 	bl	8005ff8 <HAL_DMA_Init>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 8002f36:	f7ff fe37 	bl	8002ba8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4a0c      	ldr	r2, [pc, #48]	; (8002f70 <HAL_SPI_MspInit+0x13c>)
 8002f3e:	649a      	str	r2, [r3, #72]	; 0x48
 8002f40:	4a0b      	ldr	r2, [pc, #44]	; (8002f70 <HAL_SPI_MspInit+0x13c>)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8002f46:	2200      	movs	r2, #0
 8002f48:	2100      	movs	r1, #0
 8002f4a:	2024      	movs	r0, #36	; 0x24
 8002f4c:	f003 f81d 	bl	8005f8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002f50:	2024      	movs	r0, #36	; 0x24
 8002f52:	f003 f836 	bl	8005fc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002f56:	bf00      	nop
 8002f58:	3728      	adds	r7, #40	; 0x28
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	40003800 	.word	0x40003800
 8002f64:	40023800 	.word	0x40023800
 8002f68:	40020800 	.word	0x40020800
 8002f6c:	40020400 	.word	0x40020400
 8002f70:	20000a54 	.word	0x20000a54
 8002f74:	40026070 	.word	0x40026070

08002f78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f88:	d115      	bne.n	8002fb6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	60fb      	str	r3, [r7, #12]
 8002f8e:	4b0c      	ldr	r3, [pc, #48]	; (8002fc0 <HAL_TIM_Base_MspInit+0x48>)
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	4a0b      	ldr	r2, [pc, #44]	; (8002fc0 <HAL_TIM_Base_MspInit+0x48>)
 8002f94:	f043 0301 	orr.w	r3, r3, #1
 8002f98:	6413      	str	r3, [r2, #64]	; 0x40
 8002f9a:	4b09      	ldr	r3, [pc, #36]	; (8002fc0 <HAL_TIM_Base_MspInit+0x48>)
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	60fb      	str	r3, [r7, #12]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	2100      	movs	r1, #0
 8002faa:	201c      	movs	r0, #28
 8002fac:	f002 ffed 	bl	8005f8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002fb0:	201c      	movs	r0, #28
 8002fb2:	f003 f806 	bl	8005fc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002fb6:	bf00      	nop
 8002fb8:	3710      	adds	r7, #16
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	40023800 	.word	0x40023800

08002fc4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b08a      	sub	sp, #40	; 0x28
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fcc:	f107 0314 	add.w	r3, r7, #20
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	605a      	str	r2, [r3, #4]
 8002fd6:	609a      	str	r2, [r3, #8]
 8002fd8:	60da      	str	r2, [r3, #12]
 8002fda:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a1d      	ldr	r2, [pc, #116]	; (8003058 <HAL_UART_MspInit+0x94>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d133      	bne.n	800304e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	613b      	str	r3, [r7, #16]
 8002fea:	4b1c      	ldr	r3, [pc, #112]	; (800305c <HAL_UART_MspInit+0x98>)
 8002fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fee:	4a1b      	ldr	r2, [pc, #108]	; (800305c <HAL_UART_MspInit+0x98>)
 8002ff0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ff4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ff6:	4b19      	ldr	r3, [pc, #100]	; (800305c <HAL_UART_MspInit+0x98>)
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ffe:	613b      	str	r3, [r7, #16]
 8003000:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003002:	2300      	movs	r3, #0
 8003004:	60fb      	str	r3, [r7, #12]
 8003006:	4b15      	ldr	r3, [pc, #84]	; (800305c <HAL_UART_MspInit+0x98>)
 8003008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300a:	4a14      	ldr	r2, [pc, #80]	; (800305c <HAL_UART_MspInit+0x98>)
 800300c:	f043 0301 	orr.w	r3, r3, #1
 8003010:	6313      	str	r3, [r2, #48]	; 0x30
 8003012:	4b12      	ldr	r3, [pc, #72]	; (800305c <HAL_UART_MspInit+0x98>)
 8003014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003016:	f003 0301 	and.w	r3, r3, #1
 800301a:	60fb      	str	r3, [r7, #12]
 800301c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800301e:	230c      	movs	r3, #12
 8003020:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003022:	2302      	movs	r3, #2
 8003024:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003026:	2300      	movs	r3, #0
 8003028:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800302a:	2303      	movs	r3, #3
 800302c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800302e:	2307      	movs	r3, #7
 8003030:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003032:	f107 0314 	add.w	r3, r7, #20
 8003036:	4619      	mov	r1, r3
 8003038:	4809      	ldr	r0, [pc, #36]	; (8003060 <HAL_UART_MspInit+0x9c>)
 800303a:	f003 fbdf 	bl	80067fc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800303e:	2200      	movs	r2, #0
 8003040:	2100      	movs	r1, #0
 8003042:	2026      	movs	r0, #38	; 0x26
 8003044:	f002 ffa1 	bl	8005f8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003048:	2026      	movs	r0, #38	; 0x26
 800304a:	f002 ffba 	bl	8005fc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800304e:	bf00      	nop
 8003050:	3728      	adds	r7, #40	; 0x28
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	40004400 	.word	0x40004400
 800305c:	40023800 	.word	0x40023800
 8003060:	40020000 	.word	0x40020000

08003064 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003068:	e7fe      	b.n	8003068 <NMI_Handler+0x4>

0800306a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800306a:	b480      	push	{r7}
 800306c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800306e:	e7fe      	b.n	800306e <HardFault_Handler+0x4>

08003070 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003074:	e7fe      	b.n	8003074 <MemManage_Handler+0x4>

08003076 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003076:	b480      	push	{r7}
 8003078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800307a:	e7fe      	b.n	800307a <BusFault_Handler+0x4>

0800307c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003080:	e7fe      	b.n	8003080 <UsageFault_Handler+0x4>

08003082 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003082:	b480      	push	{r7}
 8003084:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003086:	bf00      	nop
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003094:	bf00      	nop
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr

0800309e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800309e:	b480      	push	{r7}
 80030a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030a2:	bf00      	nop
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030b0:	f002 fa48 	bl	8005544 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030b4:	bf00      	nop
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80030bc:	4802      	ldr	r0, [pc, #8]	; (80030c8 <DMA1_Stream4_IRQHandler+0x10>)
 80030be:	f003 f933 	bl	8006328 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80030c2:	bf00      	nop
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	20000a54 	.word	0x20000a54

080030cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80030d0:	4804      	ldr	r0, [pc, #16]	; (80030e4 <TIM2_IRQHandler+0x18>)
 80030d2:	f005 f969 	bl	80083a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  // Debug (oscilloscope) indicator for ADC trigger
  HAL_GPIO_TogglePin (DEBUG_GPIO_Port, DEBUG_Pin);
 80030d6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80030da:	4803      	ldr	r0, [pc, #12]	; (80030e8 <TIM2_IRQHandler+0x1c>)
 80030dc:	f003 fd53 	bl	8006b86 <HAL_GPIO_TogglePin>
  /* USER CODE END TIM2_IRQn 1 */
}
 80030e0:	bf00      	nop
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	20000ab4 	.word	0x20000ab4
 80030e8:	40020000 	.word	0x40020000

080030ec <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80030f0:	4802      	ldr	r0, [pc, #8]	; (80030fc <SPI2_IRQHandler+0x10>)
 80030f2:	f004 fe3b 	bl	8007d6c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80030f6:	bf00      	nop
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	200009fc 	.word	0x200009fc

08003100 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003104:	4802      	ldr	r0, [pc, #8]	; (8003110 <USART2_IRQHandler+0x10>)
 8003106:	f005 fe2b 	bl	8008d60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800310a:	bf00      	nop
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	20000afc 	.word	0x20000afc

08003114 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003118:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800311c:	f003 fd4e 	bl	8006bbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003120:	bf00      	nop
 8003122:	bd80      	pop	{r7, pc}

08003124 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003128:	4802      	ldr	r0, [pc, #8]	; (8003134 <DMA2_Stream0_IRQHandler+0x10>)
 800312a:	f003 f8fd 	bl	8006328 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800312e:	bf00      	nop
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	2000093c 	.word	0x2000093c

08003138 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800313c:	4802      	ldr	r0, [pc, #8]	; (8003148 <DMA2_Stream2_IRQHandler+0x10>)
 800313e:	f003 f8f3 	bl	8006328 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003142:	bf00      	nop
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	2000099c 	.word	0x2000099c

0800314c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af00      	add	r7, sp, #0
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003158:	2300      	movs	r3, #0
 800315a:	617b      	str	r3, [r7, #20]
 800315c:	e00a      	b.n	8003174 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800315e:	f3af 8000 	nop.w
 8003162:	4601      	mov	r1, r0
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	1c5a      	adds	r2, r3, #1
 8003168:	60ba      	str	r2, [r7, #8]
 800316a:	b2ca      	uxtb	r2, r1
 800316c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	3301      	adds	r3, #1
 8003172:	617b      	str	r3, [r7, #20]
 8003174:	697a      	ldr	r2, [r7, #20]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	429a      	cmp	r2, r3
 800317a:	dbf0      	blt.n	800315e <_read+0x12>
  }

  return len;
 800317c:	687b      	ldr	r3, [r7, #4]
}
 800317e:	4618      	mov	r0, r3
 8003180:	3718      	adds	r7, #24
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b086      	sub	sp, #24
 800318a:	af00      	add	r7, sp, #0
 800318c:	60f8      	str	r0, [r7, #12]
 800318e:	60b9      	str	r1, [r7, #8]
 8003190:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003192:	2300      	movs	r3, #0
 8003194:	617b      	str	r3, [r7, #20]
 8003196:	e009      	b.n	80031ac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	1c5a      	adds	r2, r3, #1
 800319c:	60ba      	str	r2, [r7, #8]
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	4618      	mov	r0, r3
 80031a2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	3301      	adds	r3, #1
 80031aa:	617b      	str	r3, [r7, #20]
 80031ac:	697a      	ldr	r2, [r7, #20]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	429a      	cmp	r2, r3
 80031b2:	dbf1      	blt.n	8003198 <_write+0x12>
  }
  return len;
 80031b4:	687b      	ldr	r3, [r7, #4]
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3718      	adds	r7, #24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <_close>:

int _close(int file)
{
 80031be:	b480      	push	{r7}
 80031c0:	b083      	sub	sp, #12
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80031c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	370c      	adds	r7, #12
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr

080031d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031d6:	b480      	push	{r7}
 80031d8:	b083      	sub	sp, #12
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
 80031de:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80031e6:	605a      	str	r2, [r3, #4]
  return 0;
 80031e8:	2300      	movs	r3, #0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	370c      	adds	r7, #12
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr

080031f6 <_isatty>:

int _isatty(int file)
{
 80031f6:	b480      	push	{r7}
 80031f8:	b083      	sub	sp, #12
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80031fe:	2301      	movs	r3, #1
}
 8003200:	4618      	mov	r0, r3
 8003202:	370c      	adds	r7, #12
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr

0800320c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
	...

08003228 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b086      	sub	sp, #24
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003230:	4a14      	ldr	r2, [pc, #80]	; (8003284 <_sbrk+0x5c>)
 8003232:	4b15      	ldr	r3, [pc, #84]	; (8003288 <_sbrk+0x60>)
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800323c:	4b13      	ldr	r3, [pc, #76]	; (800328c <_sbrk+0x64>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d102      	bne.n	800324a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003244:	4b11      	ldr	r3, [pc, #68]	; (800328c <_sbrk+0x64>)
 8003246:	4a12      	ldr	r2, [pc, #72]	; (8003290 <_sbrk+0x68>)
 8003248:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800324a:	4b10      	ldr	r3, [pc, #64]	; (800328c <_sbrk+0x64>)
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4413      	add	r3, r2
 8003252:	693a      	ldr	r2, [r7, #16]
 8003254:	429a      	cmp	r2, r3
 8003256:	d207      	bcs.n	8003268 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003258:	f006 fe34 	bl	8009ec4 <__errno>
 800325c:	4603      	mov	r3, r0
 800325e:	220c      	movs	r2, #12
 8003260:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003262:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003266:	e009      	b.n	800327c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003268:	4b08      	ldr	r3, [pc, #32]	; (800328c <_sbrk+0x64>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800326e:	4b07      	ldr	r3, [pc, #28]	; (800328c <_sbrk+0x64>)
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4413      	add	r3, r2
 8003276:	4a05      	ldr	r2, [pc, #20]	; (800328c <_sbrk+0x64>)
 8003278:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800327a:	68fb      	ldr	r3, [r7, #12]
}
 800327c:	4618      	mov	r0, r3
 800327e:	3718      	adds	r7, #24
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	20020000 	.word	0x20020000
 8003288:	00000400 	.word	0x00000400
 800328c:	20006750 	.word	0x20006750
 8003290:	200070f8 	.word	0x200070f8

08003294 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003294:	b480      	push	{r7}
 8003296:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003298:	4b06      	ldr	r3, [pc, #24]	; (80032b4 <SystemInit+0x20>)
 800329a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800329e:	4a05      	ldr	r2, [pc, #20]	; (80032b4 <SystemInit+0x20>)
 80032a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032a8:	bf00      	nop
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	e000ed00 	.word	0xe000ed00

080032b8 <term_print>:

int term_init(void) {
	return 0;
}

HAL_StatusTypeDef term_print(const char* format, ...) {
 80032b8:	b40f      	push	{r0, r1, r2, r3}
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b082      	sub	sp, #8
 80032be:	af00      	add	r7, sp, #0
	va_list argptr;
	va_start(argptr, format);
 80032c0:	f107 0314 	add.w	r3, r7, #20
 80032c4:	607b      	str	r3, [r7, #4]
	vsnprintf((char*)term_buf, TERM_BUF_SIZE, format, argptr);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	693a      	ldr	r2, [r7, #16]
 80032ca:	2140      	movs	r1, #64	; 0x40
 80032cc:	480a      	ldr	r0, [pc, #40]	; (80032f8 <term_print+0x40>)
 80032ce:	f006 fdd1 	bl	8009e74 <vsniprintf>
	va_end(argptr);
	return HAL_UART_Transmit(&huart2, term_buf, strlen((char*)term_buf), 1000);
 80032d2:	4809      	ldr	r0, [pc, #36]	; (80032f8 <term_print+0x40>)
 80032d4:	f7fc ff9c 	bl	8000210 <strlen>
 80032d8:	4603      	mov	r3, r0
 80032da:	b29a      	uxth	r2, r3
 80032dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032e0:	4905      	ldr	r1, [pc, #20]	; (80032f8 <term_print+0x40>)
 80032e2:	4806      	ldr	r0, [pc, #24]	; (80032fc <term_print+0x44>)
 80032e4:	f005 fc79 	bl	8008bda <HAL_UART_Transmit>
 80032e8:	4603      	mov	r3, r0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3708      	adds	r7, #8
 80032ee:	46bd      	mov	sp, r7
 80032f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80032f4:	b004      	add	sp, #16
 80032f6:	4770      	bx	lr
 80032f8:	20006754 	.word	0x20006754
 80032fc:	20000afc 	.word	0x20000afc

08003300 <Displ_Select>:

/******************************************
 * @brief	enable display, disabling touch
 * 			device selected if CS low
 ******************************************/
void Displ_Select(void) {
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
	if (TOUCH_SPI==DISPL_SPI){														// if SPI port shared (display <-> touch)
		if (HAL_GPIO_ReadPin(DISPL_CS_GPIO_Port, DISPL_CS_Pin)) {					// if display not yet selected
 8003304:	2180      	movs	r1, #128	; 0x80
 8003306:	480f      	ldr	r0, [pc, #60]	; (8003344 <Displ_Select+0x44>)
 8003308:	f003 fc0c 	bl	8006b24 <HAL_GPIO_ReadPin>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d015      	beq.n	800333e <Displ_Select+0x3e>
			HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET); 		// unselect touch
 8003312:	2201      	movs	r2, #1
 8003314:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003318:	480b      	ldr	r0, [pc, #44]	; (8003348 <Displ_Select+0x48>)
 800331a:	f003 fc1b 	bl	8006b54 <HAL_GPIO_WritePin>
			SET_DISPL_SPI_BAUDRATE;				   									//change SPI port speed as per display needs
 800331e:	4b0b      	ldr	r3, [pc, #44]	; (800334c <Displ_Select+0x4c>)
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	490a      	ldr	r1, [pc, #40]	; (800334c <Displ_Select+0x4c>)
 8003324:	f64f 73c7 	movw	r3, #65479	; 0xffc7
 8003328:	4013      	ands	r3, r2
 800332a:	600b      	str	r3, [r1, #0]
 800332c:	4b07      	ldr	r3, [pc, #28]	; (800334c <Displ_Select+0x4c>)
 800332e:	4a07      	ldr	r2, [pc, #28]	; (800334c <Displ_Select+0x4c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET);	// select display
 8003334:	2200      	movs	r2, #0
 8003336:	2180      	movs	r1, #128	; 0x80
 8003338:	4802      	ldr	r0, [pc, #8]	; (8003344 <Displ_Select+0x44>)
 800333a:	f003 fc0b 	bl	8006b54 <HAL_GPIO_WritePin>
		}
	}
}
 800333e:	bf00      	nop
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	40020800 	.word	0x40020800
 8003348:	40020000 	.word	0x40020000
 800334c:	40003800 	.word	0x40003800

08003350 <Displ_Transmit>:
 * @PARAM	DC_Status 	indicates if sending command or data
 * 			data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **************************/
void Displ_Transmit(GPIO_PinState DC_Status, uint8_t* data, uint16_t dataSize, uint8_t isTouchGFXBuffer ){
 8003350:	b580      	push	{r7, lr}
 8003352:	b086      	sub	sp, #24
 8003354:	af00      	add	r7, sp, #0
 8003356:	6039      	str	r1, [r7, #0]
 8003358:	4611      	mov	r1, r2
 800335a:	461a      	mov	r2, r3
 800335c:	4603      	mov	r3, r0
 800335e:	71fb      	strb	r3, [r7, #7]
 8003360:	460b      	mov	r3, r1
 8003362:	80bb      	strh	r3, [r7, #4]
 8003364:	4613      	mov	r3, r2
 8003366:	71bb      	strb	r3, [r7, #6]

	while (!Displ_SpiAvailable) {};  // waiting for a free SPI port. Flag is set to 1 by transmission-complete interrupt callback
 8003368:	bf00      	nop
 800336a:	4b39      	ldr	r3, [pc, #228]	; (8003450 <Displ_Transmit+0x100>)
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	b2db      	uxtb	r3, r3
 8003370:	2b00      	cmp	r3, #0
 8003372:	d0fa      	beq.n	800336a <Displ_Transmit+0x1a>

	Displ_Select();
 8003374:	f7ff ffc4 	bl	8003300 <Displ_Select>
	HAL_GPIO_WritePin(DISPL_DC_GPIO_Port, DISPL_DC_Pin, DC_Status);
 8003378:	79fb      	ldrb	r3, [r7, #7]
 800337a:	461a      	mov	r2, r3
 800337c:	2180      	movs	r1, #128	; 0x80
 800337e:	4835      	ldr	r0, [pc, #212]	; (8003454 <Displ_Transmit+0x104>)
 8003380:	f003 fbe8 	bl	8006b54 <HAL_GPIO_WritePin>

	if (isTouchGFXBuffer){
 8003384:	79bb      	ldrb	r3, [r7, #6]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d043      	beq.n	8003412 <Displ_Transmit+0xc2>
			*data32=__REV16(*data32);
		}
#else
//if display color format is RGB666: convert RGB565 received by TouchGFX and swap bytes

		uint8_t *buf8Pos=dispBuffer1; 							//using a local pointer
 800338a:	4b33      	ldr	r3, [pc, #204]	; (8003458 <Displ_Transmit+0x108>)
 800338c:	617b      	str	r3, [r7, #20]

		uint16_t *limit=(uint16_t*)(data+dataSize);
 800338e:	88bb      	ldrh	r3, [r7, #4]
 8003390:	683a      	ldr	r2, [r7, #0]
 8003392:	4413      	add	r3, r2
 8003394:	60fb      	str	r3, [r7, #12]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	613b      	str	r3, [r7, #16]
 800339a:	e020      	b.n	80033de <Displ_Transmit+0x8e>

			*(buf8Pos++)=((*data16 & 0xF800)>>8);  // R color
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	881b      	ldrh	r3, [r3, #0]
 80033a0:	121b      	asrs	r3, r3, #8
 80033a2:	b2da      	uxtb	r2, r3
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	1c59      	adds	r1, r3, #1
 80033a8:	6179      	str	r1, [r7, #20]
 80033aa:	f022 0207 	bic.w	r2, r2, #7
 80033ae:	b2d2      	uxtb	r2, r2
 80033b0:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x07E0)>>3);  // G color
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	881b      	ldrh	r3, [r3, #0]
 80033b6:	10db      	asrs	r3, r3, #3
 80033b8:	b2da      	uxtb	r2, r3
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	1c59      	adds	r1, r3, #1
 80033be:	6179      	str	r1, [r7, #20]
 80033c0:	f022 0203 	bic.w	r2, r2, #3
 80033c4:	b2d2      	uxtb	r2, r2
 80033c6:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x001F)<<3);  // B color
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	881b      	ldrh	r3, [r3, #0]
 80033cc:	00d9      	lsls	r1, r3, #3
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	1c5a      	adds	r2, r3, #1
 80033d2:	617a      	str	r2, [r7, #20]
 80033d4:	b2ca      	uxtb	r2, r1
 80033d6:	701a      	strb	r2, [r3, #0]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	3302      	adds	r3, #2
 80033dc:	613b      	str	r3, [r7, #16]
 80033de:	693a      	ldr	r2, [r7, #16]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	429a      	cmp	r2, r3
 80033e4:	bf34      	ite	cc
 80033e6:	2301      	movcc	r3, #1
 80033e8:	2300      	movcs	r3, #0
 80033ea:	b2da      	uxtb	r2, r3
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	491a      	ldr	r1, [pc, #104]	; (8003458 <Displ_Transmit+0x108>)
 80033f0:	1a5b      	subs	r3, r3, r1
 80033f2:	f5b3 7f7f 	cmp.w	r3, #1020	; 0x3fc
 80033f6:	bfd4      	ite	le
 80033f8:	2301      	movle	r3, #1
 80033fa:	2300      	movgt	r3, #0
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	4013      	ands	r3, r2
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b00      	cmp	r3, #0
 8003404:	d1ca      	bne.n	800339c <Displ_Transmit+0x4c>
		}

		data=dispBuffer1; 				//data (pointer to data to transfer via SPI) has to point to converted buffer
 8003406:	4b14      	ldr	r3, [pc, #80]	; (8003458 <Displ_Transmit+0x108>)
 8003408:	603b      	str	r3, [r7, #0]
		dataSize=(buf8Pos-dispBuffer1);	//and dataSize has to contain the converted buffer size
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	4a12      	ldr	r2, [pc, #72]	; (8003458 <Displ_Transmit+0x108>)
 800340e:	1a9b      	subs	r3, r3, r2
 8003410:	80bb      	strh	r3, [r7, #4]
#ifdef DISPLAY_SPI_INTERRUPT_MODE
		Displ_SpiAvailable=0;
		HAL_SPI_Transmit_IT(&DISPL_SPI_PORT , data, dataSize);
#else
#ifdef DISPLAY_SPI_DMA_MODE
		if (dataSize<DISPL_DMA_CUTOFF) {
 8003412:	88bb      	ldrh	r3, [r7, #4]
 8003414:	2b13      	cmp	r3, #19
 8003416:	d80d      	bhi.n	8003434 <Displ_Transmit+0xe4>
#endif //DISPLAY_SPI_DMA_MODE
			Displ_SpiAvailable=0;
 8003418:	4b0d      	ldr	r3, [pc, #52]	; (8003450 <Displ_Transmit+0x100>)
 800341a:	2200      	movs	r2, #0
 800341c:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit(&DISPL_SPI_PORT , data, dataSize, HAL_MAX_DELAY);
 800341e:	88ba      	ldrh	r2, [r7, #4]
 8003420:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003424:	6839      	ldr	r1, [r7, #0]
 8003426:	480d      	ldr	r0, [pc, #52]	; (800345c <Displ_Transmit+0x10c>)
 8003428:	f004 faad 	bl	8007986 <HAL_SPI_Transmit>
			Displ_SpiAvailable=1;
 800342c:	4b08      	ldr	r3, [pc, #32]	; (8003450 <Displ_Transmit+0x100>)
 800342e:	2201      	movs	r2, #1
 8003430:	701a      	strb	r2, [r3, #0]
			Displ_SpiAvailable=0;
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
		}
#endif //DISPLAY_SPI_DMA_MODE
#endif //DISPLAY_SPI_INTERRUPT_MODE
	}
 8003432:	e008      	b.n	8003446 <Displ_Transmit+0xf6>
			Displ_SpiAvailable=0;
 8003434:	4b06      	ldr	r3, [pc, #24]	; (8003450 <Displ_Transmit+0x100>)
 8003436:	2200      	movs	r2, #0
 8003438:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
 800343a:	88bb      	ldrh	r3, [r7, #4]
 800343c:	461a      	mov	r2, r3
 800343e:	6839      	ldr	r1, [r7, #0]
 8003440:	4806      	ldr	r0, [pc, #24]	; (800345c <Displ_Transmit+0x10c>)
 8003442:	f004 fbdd 	bl	8007c00 <HAL_SPI_Transmit_DMA>
	}
 8003446:	bf00      	nop
 8003448:	3718      	adds	r7, #24
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	2000003c 	.word	0x2000003c
 8003454:	40020000 	.word	0x40020000
 8003458:	2000679c 	.word	0x2000679c
 800345c:	200009fc 	.word	0x200009fc

08003460 <Displ_WriteCommand>:


/**********************************
 * @BRIEF	transmit a byte in a SPI_COMMAND format
 **********************************/
void Displ_WriteCommand(uint8_t cmd){
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	4603      	mov	r3, r0
 8003468:	71fb      	strb	r3, [r7, #7]
	Displ_Transmit(SPI_COMMAND, &cmd, sizeof(cmd),0);
 800346a:	1df9      	adds	r1, r7, #7
 800346c:	2300      	movs	r3, #0
 800346e:	2201      	movs	r2, #1
 8003470:	2000      	movs	r0, #0
 8003472:	f7ff ff6d 	bl	8003350 <Displ_Transmit>
}
 8003476:	bf00      	nop
 8003478:	3708      	adds	r7, #8
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}

0800347e <Displ_WriteData>:
 * @BRIEF	transmit a set of data in a SPI_DATA format
 * @PARAM 	data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **********************************/
void Displ_WriteData(uint8_t* buff, size_t buff_size, uint8_t isTouchGFXBuffer){
 800347e:	b580      	push	{r7, lr}
 8003480:	b084      	sub	sp, #16
 8003482:	af00      	add	r7, sp, #0
 8003484:	60f8      	str	r0, [r7, #12]
 8003486:	60b9      	str	r1, [r7, #8]
 8003488:	4613      	mov	r3, r2
 800348a:	71fb      	strb	r3, [r7, #7]
	if (buff_size==0) return;
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d007      	beq.n	80034a2 <Displ_WriteData+0x24>
	Displ_Transmit(SPI_DATA, buff, buff_size, isTouchGFXBuffer);
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	b29a      	uxth	r2, r3
 8003496:	79fb      	ldrb	r3, [r7, #7]
 8003498:	68f9      	ldr	r1, [r7, #12]
 800349a:	2001      	movs	r0, #1
 800349c:	f7ff ff58 	bl	8003350 <Displ_Transmit>
 80034a0:	e000      	b.n	80034a4 <Displ_WriteData+0x26>
	if (buff_size==0) return;
 80034a2:	bf00      	nop
}
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
	...

080034ac <ILI9XXX_Init>:


/**********************************
 * @brief	ILIXXX initialization sequence
 **********************************/
void ILI9XXX_Init(){
 80034ac:	b580      	push	{r7, lr}
 80034ae:	af00      	add	r7, sp, #0
	Displ_Select();
 80034b0:	f7ff ff26 	bl	8003300 <Displ_Select>
	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_RESET);
 80034b4:	2200      	movs	r2, #0
 80034b6:	2140      	movs	r1, #64	; 0x40
 80034b8:	4819      	ldr	r0, [pc, #100]	; (8003520 <ILI9XXX_Init+0x74>)
 80034ba:	f003 fb4b 	bl	8006b54 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80034be:	2001      	movs	r0, #1
 80034c0:	f002 f860 	bl	8005584 <HAL_Delay>
	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_SET);
 80034c4:	2201      	movs	r2, #1
 80034c6:	2140      	movs	r1, #64	; 0x40
 80034c8:	4815      	ldr	r0, [pc, #84]	; (8003520 <ILI9XXX_Init+0x74>)
 80034ca:	f003 fb43 	bl	8006b54 <HAL_GPIO_WritePin>
	HAL_Delay(165);
 80034ce:	20a5      	movs	r0, #165	; 0xa5
 80034d0:	f002 f858 	bl	8005584 <HAL_Delay>
		Displ_WriteData(data,3);
	#endif
*/


	Displ_WriteCommand(ILI9XXX_PIXEL_FORMAT);
 80034d4:	203a      	movs	r0, #58	; 0x3a
 80034d6:	f7ff ffc3 	bl	8003460 <Displ_WriteCommand>
#ifdef Z_RGB666
	Displ_WriteData((uint8_t *)"\x66",1,0);		// RGB666
 80034da:	2200      	movs	r2, #0
 80034dc:	2101      	movs	r1, #1
 80034de:	4811      	ldr	r0, [pc, #68]	; (8003524 <ILI9XXX_Init+0x78>)
 80034e0:	f7ff ffcd 	bl	800347e <Displ_WriteData>
#endif
#ifdef Z_RGB565
	Displ_WriteData((uint8_t *)"\x55",1,0);		// RGB565
#endif
	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 80034e4:	20b0      	movs	r0, #176	; 0xb0
 80034e6:	f7ff ffbb 	bl	8003460 <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 80034ea:	2200      	movs	r2, #0
 80034ec:	2101      	movs	r1, #1
 80034ee:	480e      	ldr	r0, [pc, #56]	; (8003528 <ILI9XXX_Init+0x7c>)
 80034f0:	f7ff ffc5 	bl	800347e <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 80034f4:	20b0      	movs	r0, #176	; 0xb0
 80034f6:	f7ff ffb3 	bl	8003460 <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 80034fa:	2200      	movs	r2, #0
 80034fc:	2101      	movs	r1, #1
 80034fe:	480a      	ldr	r0, [pc, #40]	; (8003528 <ILI9XXX_Init+0x7c>)
 8003500:	f7ff ffbd 	bl	800347e <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_SLEEP_OUT);
 8003504:	2011      	movs	r0, #17
 8003506:	f7ff ffab 	bl	8003460 <Displ_WriteCommand>
	HAL_Delay(120);
 800350a:	2078      	movs	r0, #120	; 0x78
 800350c:	f002 f83a 	bl	8005584 <HAL_Delay>

	Displ_WriteCommand(ILI9XXX_DISPLAY_ON);
 8003510:	2029      	movs	r0, #41	; 0x29
 8003512:	f7ff ffa5 	bl	8003460 <Displ_WriteCommand>
	HAL_Delay(5);
 8003516:	2005      	movs	r0, #5
 8003518:	f002 f834 	bl	8005584 <HAL_Delay>

}
 800351c:	bf00      	nop
 800351e:	bd80      	pop	{r7, pc}
 8003520:	40020400 	.word	0x40020400
 8003524:	0800b614 	.word	0x0800b614
 8003528:	0800b618 	.word	0x0800b618

0800352c <Displ_SetAddressWindow>:
 * 			information
 * @param  x1,y1,x2,y2 top left and bottom
 * 					   right corner of the area
 * 					   to write
 **********************************************/
void Displ_SetAddressWindow(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 800352c:	b590      	push	{r4, r7, lr}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	4604      	mov	r4, r0
 8003534:	4608      	mov	r0, r1
 8003536:	4611      	mov	r1, r2
 8003538:	461a      	mov	r2, r3
 800353a:	4623      	mov	r3, r4
 800353c:	80fb      	strh	r3, [r7, #6]
 800353e:	4603      	mov	r3, r0
 8003540:	80bb      	strh	r3, [r7, #4]
 8003542:	460b      	mov	r3, r1
 8003544:	807b      	strh	r3, [r7, #2]
 8003546:	4613      	mov	r3, r2
 8003548:	803b      	strh	r3, [r7, #0]
	static uint8_t data[4];

	((uint32_t *)data)[0]=(((x2 & 0xFF)<<24) | ((x2 & 0xFF00)<<8) | ((x1 & 0xFF)<<8) | ((x1 & 0xFF00)>>8) );
 800354a:	887b      	ldrh	r3, [r7, #2]
 800354c:	061a      	lsls	r2, r3, #24
 800354e:	887b      	ldrh	r3, [r7, #2]
 8003550:	021b      	lsls	r3, r3, #8
 8003552:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003556:	431a      	orrs	r2, r3
 8003558:	88fb      	ldrh	r3, [r7, #6]
 800355a:	021b      	lsls	r3, r3, #8
 800355c:	b29b      	uxth	r3, r3
 800355e:	4313      	orrs	r3, r2
 8003560:	88fa      	ldrh	r2, [r7, #6]
 8003562:	0a12      	lsrs	r2, r2, #8
 8003564:	b292      	uxth	r2, r2
 8003566:	431a      	orrs	r2, r3
 8003568:	4b14      	ldr	r3, [pc, #80]	; (80035bc <Displ_SetAddressWindow+0x90>)
 800356a:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_COLUMN_ADDR);
 800356c:	202a      	movs	r0, #42	; 0x2a
 800356e:	f7ff ff77 	bl	8003460 <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 8003572:	2200      	movs	r2, #0
 8003574:	2104      	movs	r1, #4
 8003576:	4811      	ldr	r0, [pc, #68]	; (80035bc <Displ_SetAddressWindow+0x90>)
 8003578:	f7ff ff81 	bl	800347e <Displ_WriteData>

	((uint32_t *)data)[0]=(((y2 & 0xFF)<<24) | ((y2 & 0xFF00)<<8) | ((y1 & 0xFF)<<8) | ((y1 & 0xFF00)>>8) );
 800357c:	883b      	ldrh	r3, [r7, #0]
 800357e:	061a      	lsls	r2, r3, #24
 8003580:	883b      	ldrh	r3, [r7, #0]
 8003582:	021b      	lsls	r3, r3, #8
 8003584:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003588:	431a      	orrs	r2, r3
 800358a:	88bb      	ldrh	r3, [r7, #4]
 800358c:	021b      	lsls	r3, r3, #8
 800358e:	b29b      	uxth	r3, r3
 8003590:	4313      	orrs	r3, r2
 8003592:	88ba      	ldrh	r2, [r7, #4]
 8003594:	0a12      	lsrs	r2, r2, #8
 8003596:	b292      	uxth	r2, r2
 8003598:	431a      	orrs	r2, r3
 800359a:	4b08      	ldr	r3, [pc, #32]	; (80035bc <Displ_SetAddressWindow+0x90>)
 800359c:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_PAGE_ADDR);
 800359e:	202b      	movs	r0, #43	; 0x2b
 80035a0:	f7ff ff5e 	bl	8003460 <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 80035a4:	2200      	movs	r2, #0
 80035a6:	2104      	movs	r1, #4
 80035a8:	4804      	ldr	r0, [pc, #16]	; (80035bc <Displ_SetAddressWindow+0x90>)
 80035aa:	f7ff ff68 	bl	800347e <Displ_WriteData>
	Displ_WriteCommand(ILI9XXX_MEMWR);
 80035ae:	202c      	movs	r0, #44	; 0x2c
 80035b0:	f7ff ff56 	bl	8003460 <Displ_WriteCommand>
}
 80035b4:	bf00      	nop
 80035b6:	370c      	adds	r7, #12
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd90      	pop	{r4, r7, pc}
 80035bc:	20006f9c 	.word	0x20006f9c

080035c0 <Displ_Init>:

/*****************************************************
 * @brief				first display initialization.
 * @param	orientation	display orientation
 *****************************************************/
void Displ_Init(Displ_Orientat_e orientation){
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	4603      	mov	r3, r0
 80035c8:	71fb      	strb	r3, [r7, #7]
	if (TOUCH_SPI==DISPL_SPI){													// if touch and display share the same SPI port
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET); 		// unselect display (will be selected at writing time)
 80035ca:	2201      	movs	r2, #1
 80035cc:	2180      	movs	r1, #128	; 0x80
 80035ce:	4809      	ldr	r0, [pc, #36]	; (80035f4 <Displ_Init+0x34>)
 80035d0:	f003 fac0 	bl	8006b54 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET);		// unselect touch (will be selected at writing time)
 80035d4:	2201      	movs	r2, #1
 80035d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80035da:	4807      	ldr	r0, [pc, #28]	; (80035f8 <Displ_Init+0x38>)
 80035dc:	f003 faba 	bl	8006b54 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET); 	// select display
		SET_DISPL_SPI_BAUDRATE;
		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_RESET);	// select touch
		SET_TOUCH_SPI_BAUDRATE;
	}
	ILI9XXX_Init();
 80035e0:	f7ff ff64 	bl	80034ac <ILI9XXX_Init>
	Displ_Orientation(orientation);
 80035e4:	79fb      	ldrb	r3, [r7, #7]
 80035e6:	4618      	mov	r0, r3
 80035e8:	f000 f808 	bl	80035fc <Displ_Orientation>
}
 80035ec:	bf00      	nop
 80035ee:	3708      	adds	r7, #8
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	40020800 	.word	0x40020800
 80035f8:	40020000 	.word	0x40020000

080035fc <Displ_Orientation>:

/**********************************************
 * @brief		set orientation of the display
 * @param  	m	orientation
 **********************************************/
void Displ_Orientation(Displ_Orientat_e orientation){
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	4603      	mov	r3, r0
 8003604:	71fb      	strb	r3, [r7, #7]
	static uint8_t data[1];
	switch(orientation) {
 8003606:	79fb      	ldrb	r3, [r7, #7]
 8003608:	2b03      	cmp	r3, #3
 800360a:	d83b      	bhi.n	8003684 <Displ_Orientation+0x88>
 800360c:	a201      	add	r2, pc, #4	; (adr r2, 8003614 <Displ_Orientation+0x18>)
 800360e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003612:	bf00      	nop
 8003614:	08003625 	.word	0x08003625
 8003618:	0800363d 	.word	0x0800363d
 800361c:	08003655 	.word	0x08003655
 8003620:	0800366d 	.word	0x0800366d
		case Displ_Orientat_0:
			data[0]=ILI9XXX_MADCTL_0DEG;
 8003624:	4b1f      	ldr	r3, [pc, #124]	; (80036a4 <Displ_Orientation+0xa8>)
 8003626:	2288      	movs	r2, #136	; 0x88
 8003628:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 800362a:	4b1f      	ldr	r3, [pc, #124]	; (80036a8 <Displ_Orientation+0xac>)
 800362c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8003630:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 8003632:	4b1e      	ldr	r3, [pc, #120]	; (80036ac <Displ_Orientation+0xb0>)
 8003634:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003638:	801a      	strh	r2, [r3, #0]
			break;
 800363a:	e023      	b.n	8003684 <Displ_Orientation+0x88>
		case Displ_Orientat_90:
			data[0]=ILI9XXX_MADCTL_90DEG;
 800363c:	4b19      	ldr	r3, [pc, #100]	; (80036a4 <Displ_Orientation+0xa8>)
 800363e:	22e8      	movs	r2, #232	; 0xe8
 8003640:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 8003642:	4b19      	ldr	r3, [pc, #100]	; (80036a8 <Displ_Orientation+0xac>)
 8003644:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003648:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 800364a:	4b18      	ldr	r3, [pc, #96]	; (80036ac <Displ_Orientation+0xb0>)
 800364c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8003650:	801a      	strh	r2, [r3, #0]
			break;
 8003652:	e017      	b.n	8003684 <Displ_Orientation+0x88>
		case Displ_Orientat_180:
			data[0]=ILI9XXX_MADCTL_180DEG;
 8003654:	4b13      	ldr	r3, [pc, #76]	; (80036a4 <Displ_Orientation+0xa8>)
 8003656:	2248      	movs	r2, #72	; 0x48
 8003658:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 800365a:	4b13      	ldr	r3, [pc, #76]	; (80036a8 <Displ_Orientation+0xac>)
 800365c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8003660:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 8003662:	4b12      	ldr	r3, [pc, #72]	; (80036ac <Displ_Orientation+0xb0>)
 8003664:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003668:	801a      	strh	r2, [r3, #0]
			break;
 800366a:	e00b      	b.n	8003684 <Displ_Orientation+0x88>
		case Displ_Orientat_270:
			data[0]=ILI9XXX_MADCTL_270DEG;
 800366c:	4b0d      	ldr	r3, [pc, #52]	; (80036a4 <Displ_Orientation+0xa8>)
 800366e:	2228      	movs	r2, #40	; 0x28
 8003670:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 8003672:	4b0d      	ldr	r3, [pc, #52]	; (80036a8 <Displ_Orientation+0xac>)
 8003674:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003678:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 800367a:	4b0c      	ldr	r3, [pc, #48]	; (80036ac <Displ_Orientation+0xb0>)
 800367c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8003680:	801a      	strh	r2, [r3, #0]
			break;
 8003682:	bf00      	nop
	}
	Displ_WriteCommand(ILI9XXX_MADCTL);
 8003684:	2036      	movs	r0, #54	; 0x36
 8003686:	f7ff feeb 	bl	8003460 <Displ_WriteCommand>
	Displ_WriteData(data,1,0);
 800368a:	2200      	movs	r2, #0
 800368c:	2101      	movs	r1, #1
 800368e:	4805      	ldr	r0, [pc, #20]	; (80036a4 <Displ_Orientation+0xa8>)
 8003690:	f7ff fef5 	bl	800347e <Displ_WriteData>
	current_orientation = orientation;  //stores active orientation into a global variable for touch routines
 8003694:	4a06      	ldr	r2, [pc, #24]	; (80036b0 <Displ_Orientation+0xb4>)
 8003696:	79fb      	ldrb	r3, [r7, #7]
 8003698:	7013      	strb	r3, [r2, #0]
}
 800369a:	bf00      	nop
 800369c:	3708      	adds	r7, #8
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	20006fa0 	.word	0x20006fa0
 80036a8:	20006798 	.word	0x20006798
 80036ac:	20006796 	.word	0x20006796
 80036b0:	20006794 	.word	0x20006794

080036b4 <HAL_SPI_ErrorCallback>:




void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi){
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
	if (hspi->Instance==DISPL_SPI) {
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a05      	ldr	r2, [pc, #20]	; (80036d8 <HAL_SPI_ErrorCallback+0x24>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d102      	bne.n	80036cc <HAL_SPI_ErrorCallback+0x18>
		Displ_SpiAvailable=1;
 80036c6:	4b05      	ldr	r3, [pc, #20]	; (80036dc <HAL_SPI_ErrorCallback+0x28>)
 80036c8:	2201      	movs	r2, #1
 80036ca:	701a      	strb	r2, [r3, #0]
	}
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr
 80036d8:	40003800 	.word	0x40003800
 80036dc:	2000003c 	.word	0x2000003c

080036e0 <HAL_SPI_TxCpltCallback>:





void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
	if (hspi->Instance==DISPL_SPI) {
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a05      	ldr	r2, [pc, #20]	; (8003704 <HAL_SPI_TxCpltCallback+0x24>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d102      	bne.n	80036f8 <HAL_SPI_TxCpltCallback+0x18>
		Displ_SpiAvailable=1;
 80036f2:	4b05      	ldr	r3, [pc, #20]	; (8003708 <HAL_SPI_TxCpltCallback+0x28>)
 80036f4:	2201      	movs	r2, #1
 80036f6:	701a      	strb	r2, [r3, #0]
	#ifdef DISPLAY_USING_TOUCHGFX
		DisplayDriver_TransferCompleteCallback();
	#endif

	}
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr
 8003704:	40003800 	.word	0x40003800
 8003708:	2000003c 	.word	0x2000003c

0800370c <Displ_FillArea>:
/*****************************
 * @brief	fill a rectangle with a color
 * @param	x, y	top left corner of the rectangle
 * 			w, h 	width and height of the rectangle
 ******************************/
void Displ_FillArea(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 800370c:	b590      	push	{r4, r7, lr}
 800370e:	b08b      	sub	sp, #44	; 0x2c
 8003710:	af00      	add	r7, sp, #0
 8003712:	4604      	mov	r4, r0
 8003714:	4608      	mov	r0, r1
 8003716:	4611      	mov	r1, r2
 8003718:	461a      	mov	r2, r3
 800371a:	4623      	mov	r3, r4
 800371c:	80fb      	strh	r3, [r7, #6]
 800371e:	4603      	mov	r3, r0
 8003720:	80bb      	strh	r3, [r7, #4]
 8003722:	460b      	mov	r3, r1
 8003724:	807b      	strh	r3, [r7, #2]
 8003726:	4613      	mov	r3, r2
 8003728:	803b      	strh	r3, [r7, #0]
 * -	swap buffers
 */

	uint32_t k,x1,y1,area,times;

	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 800372a:	88fb      	ldrh	r3, [r7, #6]
 800372c:	4a59      	ldr	r2, [pc, #356]	; (8003894 <Displ_FillArea+0x188>)
 800372e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003732:	4293      	cmp	r3, r2
 8003734:	f280 80aa 	bge.w	800388c <Displ_FillArea+0x180>
 8003738:	88bb      	ldrh	r3, [r7, #4]
 800373a:	4a57      	ldr	r2, [pc, #348]	; (8003898 <Displ_FillArea+0x18c>)
 800373c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003740:	4293      	cmp	r3, r2
 8003742:	f280 80a3 	bge.w	800388c <Displ_FillArea+0x180>
 8003746:	887b      	ldrh	r3, [r7, #2]
 8003748:	2b00      	cmp	r3, #0
 800374a:	f000 809f 	beq.w	800388c <Displ_FillArea+0x180>
 800374e:	883b      	ldrh	r3, [r7, #0]
 8003750:	2b00      	cmp	r3, #0
 8003752:	f000 809b 	beq.w	800388c <Displ_FillArea+0x180>

	x1=x + w - 1;
 8003756:	88fa      	ldrh	r2, [r7, #6]
 8003758:	887b      	ldrh	r3, [r7, #2]
 800375a:	4413      	add	r3, r2
 800375c:	3b01      	subs	r3, #1
 800375e:	623b      	str	r3, [r7, #32]
	if (x1 > _width) {
 8003760:	4b4c      	ldr	r3, [pc, #304]	; (8003894 <Displ_FillArea+0x188>)
 8003762:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003766:	461a      	mov	r2, r3
 8003768:	6a3b      	ldr	r3, [r7, #32]
 800376a:	4293      	cmp	r3, r2
 800376c:	d903      	bls.n	8003776 <Displ_FillArea+0x6a>
		x1=_width;
 800376e:	4b49      	ldr	r3, [pc, #292]	; (8003894 <Displ_FillArea+0x188>)
 8003770:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003774:	623b      	str	r3, [r7, #32]
	}

	y1=y + h - 1;
 8003776:	88ba      	ldrh	r2, [r7, #4]
 8003778:	883b      	ldrh	r3, [r7, #0]
 800377a:	4413      	add	r3, r2
 800377c:	3b01      	subs	r3, #1
 800377e:	61fb      	str	r3, [r7, #28]
	if (y1 > _height) {
 8003780:	4b45      	ldr	r3, [pc, #276]	; (8003898 <Displ_FillArea+0x18c>)
 8003782:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003786:	461a      	mov	r2, r3
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	4293      	cmp	r3, r2
 800378c:	d903      	bls.n	8003796 <Displ_FillArea+0x8a>
		y1=_height;
 800378e:	4b42      	ldr	r3, [pc, #264]	; (8003898 <Displ_FillArea+0x18c>)
 8003790:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003794:	61fb      	str	r3, [r7, #28]

#endif
#ifdef Z_RGB666 // setting up dispBuffer in RGB666 format
	uint32_t datasize;

	uint8_t Rbyte=(color & 0xF800)>>8;
 8003796:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003798:	121b      	asrs	r3, r3, #8
 800379a:	b2db      	uxtb	r3, r3
 800379c:	f023 0307 	bic.w	r3, r3, #7
 80037a0:	75fb      	strb	r3, [r7, #23]
	uint8_t Gbyte=(color & 0x07E0)>>3;
 80037a2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80037a4:	10db      	asrs	r3, r3, #3
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	f023 0303 	bic.w	r3, r3, #3
 80037ac:	75bb      	strb	r3, [r7, #22]
	uint8_t Bbyte=(color & 0x001F)<<3;
 80037ae:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80037b0:	00db      	lsls	r3, r3, #3
 80037b2:	757b      	strb	r3, [r7, #21]

	area=(((y1-y+1)*(x1-x+1))*3); 		// area to fill in bytes (3 bytes per pixel)
 80037b4:	88bb      	ldrh	r3, [r7, #4]
 80037b6:	69fa      	ldr	r2, [r7, #28]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	3301      	adds	r3, #1
 80037bc:	88fa      	ldrh	r2, [r7, #6]
 80037be:	6a39      	ldr	r1, [r7, #32]
 80037c0:	1a8a      	subs	r2, r1, r2
 80037c2:	3201      	adds	r2, #1
 80037c4:	fb03 f202 	mul.w	r2, r3, r2
 80037c8:	4613      	mov	r3, r2
 80037ca:	005b      	lsls	r3, r3, #1
 80037cc:	4413      	add	r3, r2
 80037ce:	613b      	str	r3, [r7, #16]
	uint8_t *buf8Pos=dispBuffer; 		//using a local pointer: changing values next
 80037d0:	4b32      	ldr	r3, [pc, #200]	; (800389c <Displ_FillArea+0x190>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	61bb      	str	r3, [r7, #24]

	datasize = (area<(SIZEBUF-3) ? area : (SIZEBUF-3));  //as buf8Pos receives 3 bytes each cycle we must be sure that SIZEBUF will be not overridden in the next loop
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	f240 32fd 	movw	r2, #1021	; 0x3fd
 80037dc:	4293      	cmp	r3, r2
 80037de:	bf28      	it	cs
 80037e0:	4613      	movcs	r3, r2
 80037e2:	60fb      	str	r3, [r7, #12]

	k=0;
 80037e4:	2300      	movs	r3, #0
 80037e6:	627b      	str	r3, [r7, #36]	; 0x24
	while ((buf8Pos-dispBuffer)<=datasize){
 80037e8:	e00e      	b.n	8003808 <Displ_FillArea+0xfc>
		*(buf8Pos++)=Rbyte;
 80037ea:	69bb      	ldr	r3, [r7, #24]
 80037ec:	1c5a      	adds	r2, r3, #1
 80037ee:	61ba      	str	r2, [r7, #24]
 80037f0:	7dfa      	ldrb	r2, [r7, #23]
 80037f2:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Gbyte;
 80037f4:	69bb      	ldr	r3, [r7, #24]
 80037f6:	1c5a      	adds	r2, r3, #1
 80037f8:	61ba      	str	r2, [r7, #24]
 80037fa:	7dba      	ldrb	r2, [r7, #22]
 80037fc:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Bbyte;
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	1c5a      	adds	r2, r3, #1
 8003802:	61ba      	str	r2, [r7, #24]
 8003804:	7d7a      	ldrb	r2, [r7, #21]
 8003806:	701a      	strb	r2, [r3, #0]
	while ((buf8Pos-dispBuffer)<=datasize){
 8003808:	4b24      	ldr	r3, [pc, #144]	; (800389c <Displ_FillArea+0x190>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	69ba      	ldr	r2, [r7, #24]
 800380e:	1ad3      	subs	r3, r2, r3
 8003810:	461a      	mov	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	4293      	cmp	r3, r2
 8003816:	d2e8      	bcs.n	80037ea <Displ_FillArea+0xde>
	}
	datasize=(buf8Pos-dispBuffer);
 8003818:	4b20      	ldr	r3, [pc, #128]	; (800389c <Displ_FillArea+0x190>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	60fb      	str	r3, [r7, #12]
#endif

//START WRITING TO DISPLAY
	Displ_SetAddressWindow(x, y, x1, y1);
 8003822:	6a3b      	ldr	r3, [r7, #32]
 8003824:	b29a      	uxth	r2, r3
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	b29b      	uxth	r3, r3
 800382a:	88b9      	ldrh	r1, [r7, #4]
 800382c:	88f8      	ldrh	r0, [r7, #6]
 800382e:	f7ff fe7d 	bl	800352c <Displ_SetAddressWindow>
		Displ_WriteData(dispBuffer,SIZEBUF,0);
	}
	Displ_WriteData(dispBuffer,(area<<1)-(times<<BUFLEVEL),0);
#endif
#ifdef Z_RGB666 // transferring RGB666 format dispBuffer
	times=(area/datasize);  					//how many times buffer must be sent via SPI.
 8003832:	693a      	ldr	r2, [r7, #16]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	fbb2 f3f3 	udiv	r3, r2, r3
 800383a:	60bb      	str	r3, [r7, #8]
	for  (k=0;k<times;k++) {
 800383c:	2300      	movs	r3, #0
 800383e:	627b      	str	r3, [r7, #36]	; 0x24
 8003840:	e009      	b.n	8003856 <Displ_FillArea+0x14a>
		Displ_WriteData(dispBuffer,datasize,0);
 8003842:	4b16      	ldr	r3, [pc, #88]	; (800389c <Displ_FillArea+0x190>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2200      	movs	r2, #0
 8003848:	68f9      	ldr	r1, [r7, #12]
 800384a:	4618      	mov	r0, r3
 800384c:	f7ff fe17 	bl	800347e <Displ_WriteData>
	for  (k=0;k<times;k++) {
 8003850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003852:	3301      	adds	r3, #1
 8003854:	627b      	str	r3, [r7, #36]	; 0x24
 8003856:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	429a      	cmp	r2, r3
 800385c:	d3f1      	bcc.n	8003842 <Displ_FillArea+0x136>
	}
	Displ_WriteData(dispBuffer,(area-times*datasize),0);      //transfer last data frame
 800385e:	4b0f      	ldr	r3, [pc, #60]	; (800389c <Displ_FillArea+0x190>)
 8003860:	6818      	ldr	r0, [r3, #0]
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	68fa      	ldr	r2, [r7, #12]
 8003866:	fb02 f303 	mul.w	r3, r2, r3
 800386a:	693a      	ldr	r2, [r7, #16]
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2200      	movs	r2, #0
 8003870:	4619      	mov	r1, r3
 8003872:	f7ff fe04 	bl	800347e <Displ_WriteData>
#endif

//BUFFER SWAP
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 8003876:	4b09      	ldr	r3, [pc, #36]	; (800389c <Displ_FillArea+0x190>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a09      	ldr	r2, [pc, #36]	; (80038a0 <Displ_FillArea+0x194>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d101      	bne.n	8003884 <Displ_FillArea+0x178>
 8003880:	4b08      	ldr	r3, [pc, #32]	; (80038a4 <Displ_FillArea+0x198>)
 8003882:	e000      	b.n	8003886 <Displ_FillArea+0x17a>
 8003884:	4b06      	ldr	r3, [pc, #24]	; (80038a0 <Displ_FillArea+0x194>)
 8003886:	4a05      	ldr	r2, [pc, #20]	; (800389c <Displ_FillArea+0x190>)
 8003888:	6013      	str	r3, [r2, #0]
 800388a:	e000      	b.n	800388e <Displ_FillArea+0x182>
	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 800388c:	bf00      	nop

}
 800388e:	372c      	adds	r7, #44	; 0x2c
 8003890:	46bd      	mov	sp, r7
 8003892:	bd90      	pop	{r4, r7, pc}
 8003894:	20006796 	.word	0x20006796
 8003898:	20006798 	.word	0x20006798
 800389c:	20000040 	.word	0x20000040
 80038a0:	2000679c 	.word	0x2000679c
 80038a4:	20006b9c 	.word	0x20006b9c

080038a8 <Displ_Pixel>:
/***********************
 * @brief	print a single pixel
 * @params	x, y	pixel position on display
 * 			color	... to be printed
 ***********************/
void Displ_Pixel(uint16_t x, uint16_t y, uint16_t color) {
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af02      	add	r7, sp, #8
 80038ae:	4603      	mov	r3, r0
 80038b0:	80fb      	strh	r3, [r7, #6]
 80038b2:	460b      	mov	r3, r1
 80038b4:	80bb      	strh	r3, [r7, #4]
 80038b6:	4613      	mov	r3, r2
 80038b8:	807b      	strh	r3, [r7, #2]
    if((x >= _width) || (y >= _height))
 80038ba:	88fb      	ldrh	r3, [r7, #6]
 80038bc:	4a0b      	ldr	r2, [pc, #44]	; (80038ec <Displ_Pixel+0x44>)
 80038be:	f9b2 2000 	ldrsh.w	r2, [r2]
 80038c2:	4293      	cmp	r3, r2
 80038c4:	da0e      	bge.n	80038e4 <Displ_Pixel+0x3c>
 80038c6:	88bb      	ldrh	r3, [r7, #4]
 80038c8:	4a09      	ldr	r2, [pc, #36]	; (80038f0 <Displ_Pixel+0x48>)
 80038ca:	f9b2 2000 	ldrsh.w	r2, [r2]
 80038ce:	4293      	cmp	r3, r2
 80038d0:	da08      	bge.n	80038e4 <Displ_Pixel+0x3c>
        return;
    Displ_FillArea(x, y, 1, 1, color);
 80038d2:	88b9      	ldrh	r1, [r7, #4]
 80038d4:	88f8      	ldrh	r0, [r7, #6]
 80038d6:	887b      	ldrh	r3, [r7, #2]
 80038d8:	9300      	str	r3, [sp, #0]
 80038da:	2301      	movs	r3, #1
 80038dc:	2201      	movs	r2, #1
 80038de:	f7ff ff15 	bl	800370c <Displ_FillArea>
 80038e2:	e000      	b.n	80038e6 <Displ_Pixel+0x3e>
        return;
 80038e4:	bf00      	nop

}
 80038e6:	3708      	adds	r7, #8
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	20006796 	.word	0x20006796
 80038f0:	20006798 	.word	0x20006798

080038f4 <Displ_drawCircle>:




void Displ_drawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 80038f4:	b590      	push	{r4, r7, lr}
 80038f6:	b087      	sub	sp, #28
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	4604      	mov	r4, r0
 80038fc:	4608      	mov	r0, r1
 80038fe:	4611      	mov	r1, r2
 8003900:	461a      	mov	r2, r3
 8003902:	4623      	mov	r3, r4
 8003904:	80fb      	strh	r3, [r7, #6]
 8003906:	4603      	mov	r3, r0
 8003908:	80bb      	strh	r3, [r7, #4]
 800390a:	460b      	mov	r3, r1
 800390c:	807b      	strh	r3, [r7, #2]
 800390e:	4613      	mov	r3, r2
 8003910:	803b      	strh	r3, [r7, #0]
    int16_t f = 1 - r;
 8003912:	887b      	ldrh	r3, [r7, #2]
 8003914:	f1c3 0301 	rsb	r3, r3, #1
 8003918:	b29b      	uxth	r3, r3
 800391a:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 800391c:	2301      	movs	r3, #1
 800391e:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 8003920:	887b      	ldrh	r3, [r7, #2]
 8003922:	461a      	mov	r2, r3
 8003924:	03d2      	lsls	r2, r2, #15
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	005b      	lsls	r3, r3, #1
 800392a:	b29b      	uxth	r3, r3
 800392c:	827b      	strh	r3, [r7, #18]
    int16_t x = 0;
 800392e:	2300      	movs	r3, #0
 8003930:	823b      	strh	r3, [r7, #16]
    int16_t y = r;
 8003932:	887b      	ldrh	r3, [r7, #2]
 8003934:	81fb      	strh	r3, [r7, #14]

//    writePixel(x0  , y0+r, color);
    Displ_Pixel(x0  , y0+r, color);
 8003936:	88f8      	ldrh	r0, [r7, #6]
 8003938:	88ba      	ldrh	r2, [r7, #4]
 800393a:	887b      	ldrh	r3, [r7, #2]
 800393c:	4413      	add	r3, r2
 800393e:	b29b      	uxth	r3, r3
 8003940:	883a      	ldrh	r2, [r7, #0]
 8003942:	4619      	mov	r1, r3
 8003944:	f7ff ffb0 	bl	80038a8 <Displ_Pixel>
    Displ_Pixel(x0  , y0-r, color);
 8003948:	88f8      	ldrh	r0, [r7, #6]
 800394a:	88ba      	ldrh	r2, [r7, #4]
 800394c:	887b      	ldrh	r3, [r7, #2]
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	b29b      	uxth	r3, r3
 8003952:	883a      	ldrh	r2, [r7, #0]
 8003954:	4619      	mov	r1, r3
 8003956:	f7ff ffa7 	bl	80038a8 <Displ_Pixel>
    Displ_Pixel(x0+r, y0  , color);
 800395a:	88fa      	ldrh	r2, [r7, #6]
 800395c:	887b      	ldrh	r3, [r7, #2]
 800395e:	4413      	add	r3, r2
 8003960:	b29b      	uxth	r3, r3
 8003962:	88b9      	ldrh	r1, [r7, #4]
 8003964:	883a      	ldrh	r2, [r7, #0]
 8003966:	4618      	mov	r0, r3
 8003968:	f7ff ff9e 	bl	80038a8 <Displ_Pixel>
    Displ_Pixel(x0-r, y0  , color);
 800396c:	88fa      	ldrh	r2, [r7, #6]
 800396e:	887b      	ldrh	r3, [r7, #2]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	b29b      	uxth	r3, r3
 8003974:	88b9      	ldrh	r1, [r7, #4]
 8003976:	883a      	ldrh	r2, [r7, #0]
 8003978:	4618      	mov	r0, r3
 800397a:	f7ff ff95 	bl	80038a8 <Displ_Pixel>

    while (x<y) {
 800397e:	e081      	b.n	8003a84 <Displ_drawCircle+0x190>
        if (f >= 0) {
 8003980:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003984:	2b00      	cmp	r3, #0
 8003986:	db0e      	blt.n	80039a6 <Displ_drawCircle+0xb2>
            y--;
 8003988:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800398c:	b29b      	uxth	r3, r3
 800398e:	3b01      	subs	r3, #1
 8003990:	b29b      	uxth	r3, r3
 8003992:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8003994:	8a7b      	ldrh	r3, [r7, #18]
 8003996:	3302      	adds	r3, #2
 8003998:	b29b      	uxth	r3, r3
 800399a:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 800399c:	8afa      	ldrh	r2, [r7, #22]
 800399e:	8a7b      	ldrh	r3, [r7, #18]
 80039a0:	4413      	add	r3, r2
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 80039a6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80039aa:	b29b      	uxth	r3, r3
 80039ac:	3301      	adds	r3, #1
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 80039b2:	8abb      	ldrh	r3, [r7, #20]
 80039b4:	3302      	adds	r3, #2
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 80039ba:	8afa      	ldrh	r2, [r7, #22]
 80039bc:	8abb      	ldrh	r3, [r7, #20]
 80039be:	4413      	add	r3, r2
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	82fb      	strh	r3, [r7, #22]

        Displ_Pixel(x0 + x, y0 + y, color);
 80039c4:	88fa      	ldrh	r2, [r7, #6]
 80039c6:	8a3b      	ldrh	r3, [r7, #16]
 80039c8:	4413      	add	r3, r2
 80039ca:	b298      	uxth	r0, r3
 80039cc:	88ba      	ldrh	r2, [r7, #4]
 80039ce:	89fb      	ldrh	r3, [r7, #14]
 80039d0:	4413      	add	r3, r2
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	883a      	ldrh	r2, [r7, #0]
 80039d6:	4619      	mov	r1, r3
 80039d8:	f7ff ff66 	bl	80038a8 <Displ_Pixel>
        Displ_Pixel(x0 - x, y0 + y, color);
 80039dc:	88fa      	ldrh	r2, [r7, #6]
 80039de:	8a3b      	ldrh	r3, [r7, #16]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	b298      	uxth	r0, r3
 80039e4:	88ba      	ldrh	r2, [r7, #4]
 80039e6:	89fb      	ldrh	r3, [r7, #14]
 80039e8:	4413      	add	r3, r2
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	883a      	ldrh	r2, [r7, #0]
 80039ee:	4619      	mov	r1, r3
 80039f0:	f7ff ff5a 	bl	80038a8 <Displ_Pixel>
        Displ_Pixel(x0 + x, y0 - y, color);
 80039f4:	88fa      	ldrh	r2, [r7, #6]
 80039f6:	8a3b      	ldrh	r3, [r7, #16]
 80039f8:	4413      	add	r3, r2
 80039fa:	b298      	uxth	r0, r3
 80039fc:	88ba      	ldrh	r2, [r7, #4]
 80039fe:	89fb      	ldrh	r3, [r7, #14]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	883a      	ldrh	r2, [r7, #0]
 8003a06:	4619      	mov	r1, r3
 8003a08:	f7ff ff4e 	bl	80038a8 <Displ_Pixel>
        Displ_Pixel(x0 - x, y0 - y, color);
 8003a0c:	88fa      	ldrh	r2, [r7, #6]
 8003a0e:	8a3b      	ldrh	r3, [r7, #16]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	b298      	uxth	r0, r3
 8003a14:	88ba      	ldrh	r2, [r7, #4]
 8003a16:	89fb      	ldrh	r3, [r7, #14]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	883a      	ldrh	r2, [r7, #0]
 8003a1e:	4619      	mov	r1, r3
 8003a20:	f7ff ff42 	bl	80038a8 <Displ_Pixel>
        Displ_Pixel(x0 + y, y0 + x, color);
 8003a24:	88fa      	ldrh	r2, [r7, #6]
 8003a26:	89fb      	ldrh	r3, [r7, #14]
 8003a28:	4413      	add	r3, r2
 8003a2a:	b298      	uxth	r0, r3
 8003a2c:	88ba      	ldrh	r2, [r7, #4]
 8003a2e:	8a3b      	ldrh	r3, [r7, #16]
 8003a30:	4413      	add	r3, r2
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	883a      	ldrh	r2, [r7, #0]
 8003a36:	4619      	mov	r1, r3
 8003a38:	f7ff ff36 	bl	80038a8 <Displ_Pixel>
        Displ_Pixel(x0 - y, y0 + x, color);
 8003a3c:	88fa      	ldrh	r2, [r7, #6]
 8003a3e:	89fb      	ldrh	r3, [r7, #14]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	b298      	uxth	r0, r3
 8003a44:	88ba      	ldrh	r2, [r7, #4]
 8003a46:	8a3b      	ldrh	r3, [r7, #16]
 8003a48:	4413      	add	r3, r2
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	883a      	ldrh	r2, [r7, #0]
 8003a4e:	4619      	mov	r1, r3
 8003a50:	f7ff ff2a 	bl	80038a8 <Displ_Pixel>
        Displ_Pixel(x0 + y, y0 - x, color);
 8003a54:	88fa      	ldrh	r2, [r7, #6]
 8003a56:	89fb      	ldrh	r3, [r7, #14]
 8003a58:	4413      	add	r3, r2
 8003a5a:	b298      	uxth	r0, r3
 8003a5c:	88ba      	ldrh	r2, [r7, #4]
 8003a5e:	8a3b      	ldrh	r3, [r7, #16]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	883a      	ldrh	r2, [r7, #0]
 8003a66:	4619      	mov	r1, r3
 8003a68:	f7ff ff1e 	bl	80038a8 <Displ_Pixel>
        Displ_Pixel(x0 - y, y0 - x, color);
 8003a6c:	88fa      	ldrh	r2, [r7, #6]
 8003a6e:	89fb      	ldrh	r3, [r7, #14]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	b298      	uxth	r0, r3
 8003a74:	88ba      	ldrh	r2, [r7, #4]
 8003a76:	8a3b      	ldrh	r3, [r7, #16]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	883a      	ldrh	r2, [r7, #0]
 8003a7e:	4619      	mov	r1, r3
 8003a80:	f7ff ff12 	bl	80038a8 <Displ_Pixel>
    while (x<y) {
 8003a84:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003a88:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	f6ff af77 	blt.w	8003980 <Displ_drawCircle+0x8c>
    }
}
 8003a92:	bf00      	nop
 8003a94:	bf00      	nop
 8003a96:	371c      	adds	r7, #28
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd90      	pop	{r4, r7, pc}

08003a9c <Displ_CLS>:

/*****************
 * @brief	clear display with a color.
 * @param	bgcolor
 *****************/
void Displ_CLS(uint16_t bgcolor){
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af02      	add	r7, sp, #8
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	80fb      	strh	r3, [r7, #6]
	Displ_FillArea(0, 0, _width, _height, bgcolor);
 8003aa6:	4b09      	ldr	r3, [pc, #36]	; (8003acc <Displ_CLS+0x30>)
 8003aa8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003aac:	b29a      	uxth	r2, r3
 8003aae:	4b08      	ldr	r3, [pc, #32]	; (8003ad0 <Displ_CLS+0x34>)
 8003ab0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ab4:	b299      	uxth	r1, r3
 8003ab6:	88fb      	ldrh	r3, [r7, #6]
 8003ab8:	9300      	str	r3, [sp, #0]
 8003aba:	460b      	mov	r3, r1
 8003abc:	2100      	movs	r1, #0
 8003abe:	2000      	movs	r0, #0
 8003ac0:	f7ff fe24 	bl	800370c <Displ_FillArea>
}
 8003ac4:	bf00      	nop
 8003ac6:	3708      	adds	r7, #8
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	20006796 	.word	0x20006796
 8003ad0:	20006798 	.word	0x20006798

08003ad4 <drawCircleHelper>:




void drawCircleHelper( int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint16_t color)
{
 8003ad4:	b590      	push	{r4, r7, lr}
 8003ad6:	b087      	sub	sp, #28
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	4604      	mov	r4, r0
 8003adc:	4608      	mov	r0, r1
 8003ade:	4611      	mov	r1, r2
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	4623      	mov	r3, r4
 8003ae4:	80fb      	strh	r3, [r7, #6]
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	80bb      	strh	r3, [r7, #4]
 8003aea:	460b      	mov	r3, r1
 8003aec:	807b      	strh	r3, [r7, #2]
 8003aee:	4613      	mov	r3, r2
 8003af0:	707b      	strb	r3, [r7, #1]
    int16_t f     = 1 - r;
 8003af2:	887b      	ldrh	r3, [r7, #2]
 8003af4:	f1c3 0301 	rsb	r3, r3, #1
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 8003afc:	2301      	movs	r3, #1
 8003afe:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 8003b00:	887b      	ldrh	r3, [r7, #2]
 8003b02:	461a      	mov	r2, r3
 8003b04:	03d2      	lsls	r2, r2, #15
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	005b      	lsls	r3, r3, #1
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	827b      	strh	r3, [r7, #18]
    int16_t x     = 0;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	823b      	strh	r3, [r7, #16]
    int16_t y     = r;
 8003b12:	887b      	ldrh	r3, [r7, #2]
 8003b14:	81fb      	strh	r3, [r7, #14]

    while (x<y) {
 8003b16:	e095      	b.n	8003c44 <drawCircleHelper+0x170>
        if (f >= 0) {
 8003b18:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	db0e      	blt.n	8003b3e <drawCircleHelper+0x6a>
            y--;
 8003b20:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	3b01      	subs	r3, #1
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8003b2c:	8a7b      	ldrh	r3, [r7, #18]
 8003b2e:	3302      	adds	r3, #2
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	827b      	strh	r3, [r7, #18]
            f     += ddF_y;
 8003b34:	8afa      	ldrh	r2, [r7, #22]
 8003b36:	8a7b      	ldrh	r3, [r7, #18]
 8003b38:	4413      	add	r3, r2
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 8003b3e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	3301      	adds	r3, #1
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8003b4a:	8abb      	ldrh	r3, [r7, #20]
 8003b4c:	3302      	adds	r3, #2
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	82bb      	strh	r3, [r7, #20]
        f     += ddF_x;
 8003b52:	8afa      	ldrh	r2, [r7, #22]
 8003b54:	8abb      	ldrh	r3, [r7, #20]
 8003b56:	4413      	add	r3, r2
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	82fb      	strh	r3, [r7, #22]
        if (cornername & 0x4) {
 8003b5c:	787b      	ldrb	r3, [r7, #1]
 8003b5e:	f003 0304 	and.w	r3, r3, #4
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d017      	beq.n	8003b96 <drawCircleHelper+0xc2>
            Displ_Pixel(x0 + x, y0 + y, color);
 8003b66:	88fa      	ldrh	r2, [r7, #6]
 8003b68:	8a3b      	ldrh	r3, [r7, #16]
 8003b6a:	4413      	add	r3, r2
 8003b6c:	b298      	uxth	r0, r3
 8003b6e:	88ba      	ldrh	r2, [r7, #4]
 8003b70:	89fb      	ldrh	r3, [r7, #14]
 8003b72:	4413      	add	r3, r2
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003b78:	4619      	mov	r1, r3
 8003b7a:	f7ff fe95 	bl	80038a8 <Displ_Pixel>
            Displ_Pixel(x0 + y, y0 + x, color);
 8003b7e:	88fa      	ldrh	r2, [r7, #6]
 8003b80:	89fb      	ldrh	r3, [r7, #14]
 8003b82:	4413      	add	r3, r2
 8003b84:	b298      	uxth	r0, r3
 8003b86:	88ba      	ldrh	r2, [r7, #4]
 8003b88:	8a3b      	ldrh	r3, [r7, #16]
 8003b8a:	4413      	add	r3, r2
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003b90:	4619      	mov	r1, r3
 8003b92:	f7ff fe89 	bl	80038a8 <Displ_Pixel>
        }
        if (cornername & 0x2) {
 8003b96:	787b      	ldrb	r3, [r7, #1]
 8003b98:	f003 0302 	and.w	r3, r3, #2
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d017      	beq.n	8003bd0 <drawCircleHelper+0xfc>
        	Displ_Pixel(x0 + x, y0 - y, color);
 8003ba0:	88fa      	ldrh	r2, [r7, #6]
 8003ba2:	8a3b      	ldrh	r3, [r7, #16]
 8003ba4:	4413      	add	r3, r2
 8003ba6:	b298      	uxth	r0, r3
 8003ba8:	88ba      	ldrh	r2, [r7, #4]
 8003baa:	89fb      	ldrh	r3, [r7, #14]
 8003bac:	1ad3      	subs	r3, r2, r3
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003bb2:	4619      	mov	r1, r3
 8003bb4:	f7ff fe78 	bl	80038a8 <Displ_Pixel>
        	Displ_Pixel(x0 + y, y0 - x, color);
 8003bb8:	88fa      	ldrh	r2, [r7, #6]
 8003bba:	89fb      	ldrh	r3, [r7, #14]
 8003bbc:	4413      	add	r3, r2
 8003bbe:	b298      	uxth	r0, r3
 8003bc0:	88ba      	ldrh	r2, [r7, #4]
 8003bc2:	8a3b      	ldrh	r3, [r7, #16]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003bca:	4619      	mov	r1, r3
 8003bcc:	f7ff fe6c 	bl	80038a8 <Displ_Pixel>
        }
        if (cornername & 0x8) {
 8003bd0:	787b      	ldrb	r3, [r7, #1]
 8003bd2:	f003 0308 	and.w	r3, r3, #8
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d017      	beq.n	8003c0a <drawCircleHelper+0x136>
        	Displ_Pixel(x0 - y, y0 + x, color);
 8003bda:	88fa      	ldrh	r2, [r7, #6]
 8003bdc:	89fb      	ldrh	r3, [r7, #14]
 8003bde:	1ad3      	subs	r3, r2, r3
 8003be0:	b298      	uxth	r0, r3
 8003be2:	88ba      	ldrh	r2, [r7, #4]
 8003be4:	8a3b      	ldrh	r3, [r7, #16]
 8003be6:	4413      	add	r3, r2
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003bec:	4619      	mov	r1, r3
 8003bee:	f7ff fe5b 	bl	80038a8 <Displ_Pixel>
        	Displ_Pixel(x0 - x, y0 + y, color);
 8003bf2:	88fa      	ldrh	r2, [r7, #6]
 8003bf4:	8a3b      	ldrh	r3, [r7, #16]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	b298      	uxth	r0, r3
 8003bfa:	88ba      	ldrh	r2, [r7, #4]
 8003bfc:	89fb      	ldrh	r3, [r7, #14]
 8003bfe:	4413      	add	r3, r2
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003c04:	4619      	mov	r1, r3
 8003c06:	f7ff fe4f 	bl	80038a8 <Displ_Pixel>
        }
        if (cornername & 0x1) {
 8003c0a:	787b      	ldrb	r3, [r7, #1]
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d017      	beq.n	8003c44 <drawCircleHelper+0x170>
        	Displ_Pixel(x0 - y, y0 - x, color);
 8003c14:	88fa      	ldrh	r2, [r7, #6]
 8003c16:	89fb      	ldrh	r3, [r7, #14]
 8003c18:	1ad3      	subs	r3, r2, r3
 8003c1a:	b298      	uxth	r0, r3
 8003c1c:	88ba      	ldrh	r2, [r7, #4]
 8003c1e:	8a3b      	ldrh	r3, [r7, #16]
 8003c20:	1ad3      	subs	r3, r2, r3
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003c26:	4619      	mov	r1, r3
 8003c28:	f7ff fe3e 	bl	80038a8 <Displ_Pixel>
        	Displ_Pixel(x0 - x, y0 - y, color);
 8003c2c:	88fa      	ldrh	r2, [r7, #6]
 8003c2e:	8a3b      	ldrh	r3, [r7, #16]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	b298      	uxth	r0, r3
 8003c34:	88ba      	ldrh	r2, [r7, #4]
 8003c36:	89fb      	ldrh	r3, [r7, #14]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003c3e:	4619      	mov	r1, r3
 8003c40:	f7ff fe32 	bl	80038a8 <Displ_Pixel>
    while (x<y) {
 8003c44:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003c48:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	f6ff af63 	blt.w	8003b18 <drawCircleHelper+0x44>
        }
    }
}
 8003c52:	bf00      	nop
 8003c54:	bf00      	nop
 8003c56:	371c      	adds	r7, #28
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd90      	pop	{r4, r7, pc}

08003c5c <fillCircleHelper>:




void fillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, int16_t delta, uint16_t color)
{
 8003c5c:	b590      	push	{r4, r7, lr}
 8003c5e:	b089      	sub	sp, #36	; 0x24
 8003c60:	af02      	add	r7, sp, #8
 8003c62:	4604      	mov	r4, r0
 8003c64:	4608      	mov	r0, r1
 8003c66:	4611      	mov	r1, r2
 8003c68:	461a      	mov	r2, r3
 8003c6a:	4623      	mov	r3, r4
 8003c6c:	80fb      	strh	r3, [r7, #6]
 8003c6e:	4603      	mov	r3, r0
 8003c70:	80bb      	strh	r3, [r7, #4]
 8003c72:	460b      	mov	r3, r1
 8003c74:	807b      	strh	r3, [r7, #2]
 8003c76:	4613      	mov	r3, r2
 8003c78:	707b      	strb	r3, [r7, #1]
	int16_t f     = 1 - r;
 8003c7a:	887b      	ldrh	r3, [r7, #2]
 8003c7c:	f1c3 0301 	rsb	r3, r3, #1
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	82fb      	strh	r3, [r7, #22]
  int16_t ddF_x = 1;
 8003c84:	2301      	movs	r3, #1
 8003c86:	82bb      	strh	r3, [r7, #20]
  int16_t ddF_y = -2 * r;
 8003c88:	887b      	ldrh	r3, [r7, #2]
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	03d2      	lsls	r2, r2, #15
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	005b      	lsls	r3, r3, #1
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	827b      	strh	r3, [r7, #18]
  int16_t x     = 0;
 8003c96:	2300      	movs	r3, #0
 8003c98:	823b      	strh	r3, [r7, #16]
  int16_t y     = r;
 8003c9a:	887b      	ldrh	r3, [r7, #2]
 8003c9c:	81fb      	strh	r3, [r7, #14]

  while (x<y) {
 8003c9e:	e0a7      	b.n	8003df0 <fillCircleHelper+0x194>
    if (f >= 0) {
 8003ca0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	db0e      	blt.n	8003cc6 <fillCircleHelper+0x6a>
      y--;
 8003ca8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	3b01      	subs	r3, #1
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	81fb      	strh	r3, [r7, #14]
      ddF_y += 2;
 8003cb4:	8a7b      	ldrh	r3, [r7, #18]
 8003cb6:	3302      	adds	r3, #2
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	827b      	strh	r3, [r7, #18]
      f     += ddF_y;
 8003cbc:	8afa      	ldrh	r2, [r7, #22]
 8003cbe:	8a7b      	ldrh	r3, [r7, #18]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	82fb      	strh	r3, [r7, #22]
    }
    x++;
 8003cc6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003cca:	b29b      	uxth	r3, r3
 8003ccc:	3301      	adds	r3, #1
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	823b      	strh	r3, [r7, #16]
    ddF_x += 2;
 8003cd2:	8abb      	ldrh	r3, [r7, #20]
 8003cd4:	3302      	adds	r3, #2
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	82bb      	strh	r3, [r7, #20]
    f     += ddF_x;
 8003cda:	8afa      	ldrh	r2, [r7, #22]
 8003cdc:	8abb      	ldrh	r3, [r7, #20]
 8003cde:	4413      	add	r3, r2
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	82fb      	strh	r3, [r7, #22]

    if (cornername & 0x1) {
 8003ce4:	787b      	ldrb	r3, [r7, #1]
 8003ce6:	f003 0301 	and.w	r3, r3, #1
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d03d      	beq.n	8003d6a <fillCircleHelper+0x10e>
    	 Displ_Line(x0+x, y0-y, x0+x, y0+y+1+delta, color);
 8003cee:	88fa      	ldrh	r2, [r7, #6]
 8003cf0:	8a3b      	ldrh	r3, [r7, #16]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	b218      	sxth	r0, r3
 8003cf8:	88ba      	ldrh	r2, [r7, #4]
 8003cfa:	89fb      	ldrh	r3, [r7, #14]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	b29b      	uxth	r3, r3
 8003d00:	b219      	sxth	r1, r3
 8003d02:	88fa      	ldrh	r2, [r7, #6]
 8003d04:	8a3b      	ldrh	r3, [r7, #16]
 8003d06:	4413      	add	r3, r2
 8003d08:	b29b      	uxth	r3, r3
 8003d0a:	b21c      	sxth	r4, r3
 8003d0c:	88ba      	ldrh	r2, [r7, #4]
 8003d0e:	89fb      	ldrh	r3, [r7, #14]
 8003d10:	4413      	add	r3, r2
 8003d12:	b29a      	uxth	r2, r3
 8003d14:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003d16:	4413      	add	r3, r2
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	b21a      	sxth	r2, r3
 8003d20:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003d22:	9300      	str	r3, [sp, #0]
 8003d24:	4613      	mov	r3, r2
 8003d26:	4622      	mov	r2, r4
 8003d28:	f000 f8a1 	bl	8003e6e <Displ_Line>
    	 Displ_Line(x0+y, y0-x,x0+y, y0+x+1+delta, color);
 8003d2c:	88fa      	ldrh	r2, [r7, #6]
 8003d2e:	89fb      	ldrh	r3, [r7, #14]
 8003d30:	4413      	add	r3, r2
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	b218      	sxth	r0, r3
 8003d36:	88ba      	ldrh	r2, [r7, #4]
 8003d38:	8a3b      	ldrh	r3, [r7, #16]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	b219      	sxth	r1, r3
 8003d40:	88fa      	ldrh	r2, [r7, #6]
 8003d42:	89fb      	ldrh	r3, [r7, #14]
 8003d44:	4413      	add	r3, r2
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	b21c      	sxth	r4, r3
 8003d4a:	88ba      	ldrh	r2, [r7, #4]
 8003d4c:	8a3b      	ldrh	r3, [r7, #16]
 8003d4e:	4413      	add	r3, r2
 8003d50:	b29a      	uxth	r2, r3
 8003d52:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003d54:	4413      	add	r3, r2
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	3301      	adds	r3, #1
 8003d5a:	b29b      	uxth	r3, r3
 8003d5c:	b21a      	sxth	r2, r3
 8003d5e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003d60:	9300      	str	r3, [sp, #0]
 8003d62:	4613      	mov	r3, r2
 8003d64:	4622      	mov	r2, r4
 8003d66:	f000 f882 	bl	8003e6e <Displ_Line>
    }
    if (cornername & 0x2) {
 8003d6a:	787b      	ldrb	r3, [r7, #1]
 8003d6c:	f003 0302 	and.w	r3, r3, #2
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d03d      	beq.n	8003df0 <fillCircleHelper+0x194>
      Displ_Line(x0-x, y0-y, x0-x, y0+y+1+delta, color);
 8003d74:	88fa      	ldrh	r2, [r7, #6]
 8003d76:	8a3b      	ldrh	r3, [r7, #16]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	b218      	sxth	r0, r3
 8003d7e:	88ba      	ldrh	r2, [r7, #4]
 8003d80:	89fb      	ldrh	r3, [r7, #14]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	b219      	sxth	r1, r3
 8003d88:	88fa      	ldrh	r2, [r7, #6]
 8003d8a:	8a3b      	ldrh	r3, [r7, #16]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	b29b      	uxth	r3, r3
 8003d90:	b21c      	sxth	r4, r3
 8003d92:	88ba      	ldrh	r2, [r7, #4]
 8003d94:	89fb      	ldrh	r3, [r7, #14]
 8003d96:	4413      	add	r3, r2
 8003d98:	b29a      	uxth	r2, r3
 8003d9a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003d9c:	4413      	add	r3, r2
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	3301      	adds	r3, #1
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	b21a      	sxth	r2, r3
 8003da6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003da8:	9300      	str	r3, [sp, #0]
 8003daa:	4613      	mov	r3, r2
 8003dac:	4622      	mov	r2, r4
 8003dae:	f000 f85e 	bl	8003e6e <Displ_Line>
      Displ_Line(x0-y, y0-x, x0-y, y0+x+1+delta, color);
 8003db2:	88fa      	ldrh	r2, [r7, #6]
 8003db4:	89fb      	ldrh	r3, [r7, #14]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	b218      	sxth	r0, r3
 8003dbc:	88ba      	ldrh	r2, [r7, #4]
 8003dbe:	8a3b      	ldrh	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	b219      	sxth	r1, r3
 8003dc6:	88fa      	ldrh	r2, [r7, #6]
 8003dc8:	89fb      	ldrh	r3, [r7, #14]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	b21c      	sxth	r4, r3
 8003dd0:	88ba      	ldrh	r2, [r7, #4]
 8003dd2:	8a3b      	ldrh	r3, [r7, #16]
 8003dd4:	4413      	add	r3, r2
 8003dd6:	b29a      	uxth	r2, r3
 8003dd8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003dda:	4413      	add	r3, r2
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	3301      	adds	r3, #1
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	b21a      	sxth	r2, r3
 8003de4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003de6:	9300      	str	r3, [sp, #0]
 8003de8:	4613      	mov	r3, r2
 8003dea:	4622      	mov	r2, r4
 8003dec:	f000 f83f 	bl	8003e6e <Displ_Line>
  while (x<y) {
 8003df0:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003df4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	f6ff af51 	blt.w	8003ca0 <fillCircleHelper+0x44>
    }
  }
}
 8003dfe:	bf00      	nop
 8003e00:	bf00      	nop
 8003e02:	371c      	adds	r7, #28
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd90      	pop	{r4, r7, pc}

08003e08 <Displ_fillCircle>:





void Displ_fillCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 8003e08:	b590      	push	{r4, r7, lr}
 8003e0a:	b085      	sub	sp, #20
 8003e0c:	af02      	add	r7, sp, #8
 8003e0e:	4604      	mov	r4, r0
 8003e10:	4608      	mov	r0, r1
 8003e12:	4611      	mov	r1, r2
 8003e14:	461a      	mov	r2, r3
 8003e16:	4623      	mov	r3, r4
 8003e18:	80fb      	strh	r3, [r7, #6]
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	80bb      	strh	r3, [r7, #4]
 8003e1e:	460b      	mov	r3, r1
 8003e20:	807b      	strh	r3, [r7, #2]
 8003e22:	4613      	mov	r3, r2
 8003e24:	803b      	strh	r3, [r7, #0]
    Displ_Line(x0, y0-r, x0, y0+r, color);
 8003e26:	88ba      	ldrh	r2, [r7, #4]
 8003e28:	887b      	ldrh	r3, [r7, #2]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	b219      	sxth	r1, r3
 8003e30:	88ba      	ldrh	r2, [r7, #4]
 8003e32:	887b      	ldrh	r3, [r7, #2]
 8003e34:	4413      	add	r3, r2
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	b21c      	sxth	r4, r3
 8003e3a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003e3e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003e42:	883b      	ldrh	r3, [r7, #0]
 8003e44:	9300      	str	r3, [sp, #0]
 8003e46:	4623      	mov	r3, r4
 8003e48:	f000 f811 	bl	8003e6e <Displ_Line>
    fillCircleHelper(x0, y0, r, 3, 0, color);
 8003e4c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003e50:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003e54:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003e58:	883b      	ldrh	r3, [r7, #0]
 8003e5a:	9301      	str	r3, [sp, #4]
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	9300      	str	r3, [sp, #0]
 8003e60:	2303      	movs	r3, #3
 8003e62:	f7ff fefb 	bl	8003c5c <fillCircleHelper>
}
 8003e66:	bf00      	nop
 8003e68:	370c      	adds	r7, #12
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd90      	pop	{r4, r7, pc}

08003e6e <Displ_Line>:

/************************************************************************
 * @brief	draws a line from "x0","y0" to "x1","y1" of the given "color"
 ************************************************************************/
void Displ_Line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8003e6e:	b590      	push	{r4, r7, lr}
 8003e70:	b08b      	sub	sp, #44	; 0x2c
 8003e72:	af02      	add	r7, sp, #8
 8003e74:	4604      	mov	r4, r0
 8003e76:	4608      	mov	r0, r1
 8003e78:	4611      	mov	r1, r2
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	4623      	mov	r3, r4
 8003e7e:	80fb      	strh	r3, [r7, #6]
 8003e80:	4603      	mov	r3, r0
 8003e82:	80bb      	strh	r3, [r7, #4]
 8003e84:	460b      	mov	r3, r1
 8003e86:	807b      	strh	r3, [r7, #2]
 8003e88:	4613      	mov	r3, r2
 8003e8a:	803b      	strh	r3, [r7, #0]
	int16_t l,x,steep,ystep,err,dx, dy;

    if (x0==x1){  // fast solve vertical lines
 8003e8c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003e90:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d123      	bne.n	8003ee0 <Displ_Line+0x72>
    	if (y1>y0){
 8003e98:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003e9c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	dd0e      	ble.n	8003ec2 <Displ_Line+0x54>
    		Displ_FillArea(x0, y0, 1, y1-y0+1, color);
 8003ea4:	88f8      	ldrh	r0, [r7, #6]
 8003ea6:	88b9      	ldrh	r1, [r7, #4]
 8003ea8:	883a      	ldrh	r2, [r7, #0]
 8003eaa:	88bb      	ldrh	r3, [r7, #4]
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	b29a      	uxth	r2, r3
 8003eb4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003eb6:	9300      	str	r3, [sp, #0]
 8003eb8:	4613      	mov	r3, r2
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f7ff fc26 	bl	800370c <Displ_FillArea>
    	}
    	else {
    		Displ_FillArea(x0, y1, 1, y0-y1+1, color);
    	}
    	return;
 8003ec0:	e103      	b.n	80040ca <Displ_Line+0x25c>
    		Displ_FillArea(x0, y1, 1, y0-y1+1, color);
 8003ec2:	88f8      	ldrh	r0, [r7, #6]
 8003ec4:	8839      	ldrh	r1, [r7, #0]
 8003ec6:	88ba      	ldrh	r2, [r7, #4]
 8003ec8:	883b      	ldrh	r3, [r7, #0]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	3301      	adds	r3, #1
 8003ed0:	b29a      	uxth	r2, r3
 8003ed2:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003ed4:	9300      	str	r3, [sp, #0]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f7ff fc17 	bl	800370c <Displ_FillArea>
    	return;
 8003ede:	e0f4      	b.n	80040ca <Displ_Line+0x25c>
    }
    if (y0==y1){ // fast solve horizontal lines
 8003ee0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003ee4:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d121      	bne.n	8003f30 <Displ_Line+0xc2>
    	if (x1>x0)
 8003eec:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003ef0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	dd0d      	ble.n	8003f14 <Displ_Line+0xa6>
    		Displ_FillArea(x0, y0, x1-x0+1, 1, color);
 8003ef8:	88f8      	ldrh	r0, [r7, #6]
 8003efa:	88b9      	ldrh	r1, [r7, #4]
 8003efc:	887a      	ldrh	r2, [r7, #2]
 8003efe:	88fb      	ldrh	r3, [r7, #6]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	3301      	adds	r3, #1
 8003f06:	b29a      	uxth	r2, r3
 8003f08:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003f0a:	9300      	str	r3, [sp, #0]
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	f7ff fbfd 	bl	800370c <Displ_FillArea>
    	else
    		Displ_FillArea(x1, y1, x0-x1+1, 1, color);
    	return;
 8003f12:	e0da      	b.n	80040ca <Displ_Line+0x25c>
    		Displ_FillArea(x1, y1, x0-x1+1, 1, color);
 8003f14:	8878      	ldrh	r0, [r7, #2]
 8003f16:	8839      	ldrh	r1, [r7, #0]
 8003f18:	88fa      	ldrh	r2, [r7, #6]
 8003f1a:	887b      	ldrh	r3, [r7, #2]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	3301      	adds	r3, #1
 8003f22:	b29a      	uxth	r2, r3
 8003f24:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003f26:	9300      	str	r3, [sp, #0]
 8003f28:	2301      	movs	r3, #1
 8003f2a:	f7ff fbef 	bl	800370c <Displ_FillArea>
    	return;
 8003f2e:	e0cc      	b.n	80040ca <Displ_Line+0x25c>
    }

    steep = (y1>y0 ? y1-y0 : y0-y1) > (x1>x0 ? x1-x0 : x0-x1);
 8003f30:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003f34:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	dd05      	ble.n	8003f48 <Displ_Line+0xda>
 8003f3c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003f40:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003f44:	1ad2      	subs	r2, r2, r3
 8003f46:	e004      	b.n	8003f52 <Displ_Line+0xe4>
 8003f48:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003f4c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003f50:	1ad2      	subs	r2, r2, r3
 8003f52:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8003f56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f5a:	4299      	cmp	r1, r3
 8003f5c:	dd05      	ble.n	8003f6a <Displ_Line+0xfc>
 8003f5e:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8003f62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f66:	1acb      	subs	r3, r1, r3
 8003f68:	e004      	b.n	8003f74 <Displ_Line+0x106>
 8003f6a:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8003f6e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003f72:	1acb      	subs	r3, r1, r3
 8003f74:	429a      	cmp	r2, r3
 8003f76:	bfcc      	ite	gt
 8003f78:	2301      	movgt	r3, #1
 8003f7a:	2300      	movle	r3, #0
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	82bb      	strh	r3, [r7, #20]

    if (steep) {
 8003f80:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d00b      	beq.n	8003fa0 <Displ_Line+0x132>
        _swap_int16_t(x0, y0);
 8003f88:	88fb      	ldrh	r3, [r7, #6]
 8003f8a:	827b      	strh	r3, [r7, #18]
 8003f8c:	88bb      	ldrh	r3, [r7, #4]
 8003f8e:	80fb      	strh	r3, [r7, #6]
 8003f90:	8a7b      	ldrh	r3, [r7, #18]
 8003f92:	80bb      	strh	r3, [r7, #4]
        _swap_int16_t(x1, y1);
 8003f94:	887b      	ldrh	r3, [r7, #2]
 8003f96:	823b      	strh	r3, [r7, #16]
 8003f98:	883b      	ldrh	r3, [r7, #0]
 8003f9a:	807b      	strh	r3, [r7, #2]
 8003f9c:	8a3b      	ldrh	r3, [r7, #16]
 8003f9e:	803b      	strh	r3, [r7, #0]
    }

    if (x0 > x1) {
 8003fa0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003fa4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	dd0b      	ble.n	8003fc4 <Displ_Line+0x156>
        _swap_int16_t(x0, x1);
 8003fac:	88fb      	ldrh	r3, [r7, #6]
 8003fae:	81fb      	strh	r3, [r7, #14]
 8003fb0:	887b      	ldrh	r3, [r7, #2]
 8003fb2:	80fb      	strh	r3, [r7, #6]
 8003fb4:	89fb      	ldrh	r3, [r7, #14]
 8003fb6:	807b      	strh	r3, [r7, #2]
        _swap_int16_t(y0, y1);
 8003fb8:	88bb      	ldrh	r3, [r7, #4]
 8003fba:	81bb      	strh	r3, [r7, #12]
 8003fbc:	883b      	ldrh	r3, [r7, #0]
 8003fbe:	80bb      	strh	r3, [r7, #4]
 8003fc0:	89bb      	ldrh	r3, [r7, #12]
 8003fc2:	803b      	strh	r3, [r7, #0]
    }

    dx = x1 - x0;
 8003fc4:	887a      	ldrh	r2, [r7, #2]
 8003fc6:	88fb      	ldrh	r3, [r7, #6]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	817b      	strh	r3, [r7, #10]
    err = dx >> 1;
 8003fce:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003fd2:	105b      	asrs	r3, r3, #1
 8003fd4:	833b      	strh	r3, [r7, #24]
    if (y0 < y1) {
 8003fd6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003fda:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	da07      	bge.n	8003ff2 <Displ_Line+0x184>
        dy = y1-y0;
 8003fe2:	883a      	ldrh	r2, [r7, #0]
 8003fe4:	88bb      	ldrh	r3, [r7, #4]
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	82fb      	strh	r3, [r7, #22]
        ystep =  1 ;
 8003fec:	2301      	movs	r3, #1
 8003fee:	837b      	strh	r3, [r7, #26]
 8003ff0:	e007      	b.n	8004002 <Displ_Line+0x194>
    } else {
        dy = y0-y1;
 8003ff2:	88ba      	ldrh	r2, [r7, #4]
 8003ff4:	883b      	ldrh	r3, [r7, #0]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	82fb      	strh	r3, [r7, #22]
        ystep =  -1 ;
 8003ffc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004000:	837b      	strh	r3, [r7, #26]
    }

    l=00;
 8004002:	2300      	movs	r3, #0
 8004004:	83fb      	strh	r3, [r7, #30]
    for (x=x0; x<=x1; x++) {
 8004006:	88fb      	ldrh	r3, [r7, #6]
 8004008:	83bb      	strh	r3, [r7, #28]
 800400a:	e03a      	b.n	8004082 <Displ_Line+0x214>
    	l++;
 800400c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004010:	b29b      	uxth	r3, r3
 8004012:	3301      	adds	r3, #1
 8004014:	b29b      	uxth	r3, r3
 8004016:	83fb      	strh	r3, [r7, #30]
        err -= dy;
 8004018:	8b3a      	ldrh	r2, [r7, #24]
 800401a:	8afb      	ldrh	r3, [r7, #22]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	b29b      	uxth	r3, r3
 8004020:	833b      	strh	r3, [r7, #24]
        if (err < 0) {
 8004022:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004026:	2b00      	cmp	r3, #0
 8004028:	da25      	bge.n	8004076 <Displ_Line+0x208>
        	if (steep) {
 800402a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d009      	beq.n	8004046 <Displ_Line+0x1d8>
        		Displ_FillArea(y0, x0, 1, l, color);
 8004032:	88b8      	ldrh	r0, [r7, #4]
 8004034:	88f9      	ldrh	r1, [r7, #6]
 8004036:	8bfa      	ldrh	r2, [r7, #30]
 8004038:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800403a:	9300      	str	r3, [sp, #0]
 800403c:	4613      	mov	r3, r2
 800403e:	2201      	movs	r2, #1
 8004040:	f7ff fb64 	bl	800370c <Displ_FillArea>
 8004044:	e007      	b.n	8004056 <Displ_Line+0x1e8>
            } else {
            	Displ_FillArea(x0, y0, l, 1, color);
 8004046:	88f8      	ldrh	r0, [r7, #6]
 8004048:	88b9      	ldrh	r1, [r7, #4]
 800404a:	8bfa      	ldrh	r2, [r7, #30]
 800404c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800404e:	9300      	str	r3, [sp, #0]
 8004050:	2301      	movs	r3, #1
 8004052:	f7ff fb5b 	bl	800370c <Displ_FillArea>
            }
            y0 += ystep;
 8004056:	88ba      	ldrh	r2, [r7, #4]
 8004058:	8b7b      	ldrh	r3, [r7, #26]
 800405a:	4413      	add	r3, r2
 800405c:	b29b      	uxth	r3, r3
 800405e:	80bb      	strh	r3, [r7, #4]
            l=0;
 8004060:	2300      	movs	r3, #0
 8004062:	83fb      	strh	r3, [r7, #30]
            x0=x+1;
 8004064:	8bbb      	ldrh	r3, [r7, #28]
 8004066:	3301      	adds	r3, #1
 8004068:	b29b      	uxth	r3, r3
 800406a:	80fb      	strh	r3, [r7, #6]
            err += dx;
 800406c:	8b3a      	ldrh	r2, [r7, #24]
 800406e:	897b      	ldrh	r3, [r7, #10]
 8004070:	4413      	add	r3, r2
 8004072:	b29b      	uxth	r3, r3
 8004074:	833b      	strh	r3, [r7, #24]
    for (x=x0; x<=x1; x++) {
 8004076:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800407a:	b29b      	uxth	r3, r3
 800407c:	3301      	adds	r3, #1
 800407e:	b29b      	uxth	r3, r3
 8004080:	83bb      	strh	r3, [r7, #28]
 8004082:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8004086:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800408a:	429a      	cmp	r2, r3
 800408c:	ddbe      	ble.n	800400c <Displ_Line+0x19e>
        }
    }
    if (l!=0){
 800408e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d019      	beq.n	80040ca <Displ_Line+0x25c>
    	if (steep) {
 8004096:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d00b      	beq.n	80040b6 <Displ_Line+0x248>
    		Displ_FillArea(y0, x0, 1, l-1, color);
 800409e:	88b8      	ldrh	r0, [r7, #4]
 80040a0:	88f9      	ldrh	r1, [r7, #6]
 80040a2:	8bfb      	ldrh	r3, [r7, #30]
 80040a4:	3b01      	subs	r3, #1
 80040a6:	b29a      	uxth	r2, r3
 80040a8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80040aa:	9300      	str	r3, [sp, #0]
 80040ac:	4613      	mov	r3, r2
 80040ae:	2201      	movs	r2, #1
 80040b0:	f7ff fb2c 	bl	800370c <Displ_FillArea>
 80040b4:	e009      	b.n	80040ca <Displ_Line+0x25c>
    	} else {
    		Displ_FillArea(x0, y0, l-1,1, color);
 80040b6:	88f8      	ldrh	r0, [r7, #6]
 80040b8:	88b9      	ldrh	r1, [r7, #4]
 80040ba:	8bfb      	ldrh	r3, [r7, #30]
 80040bc:	3b01      	subs	r3, #1
 80040be:	b29a      	uxth	r2, r3
 80040c0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80040c2:	9300      	str	r3, [sp, #0]
 80040c4:	2301      	movs	r3, #1
 80040c6:	f7ff fb21 	bl	800370c <Displ_FillArea>
    	}
    }
}
 80040ca:	3724      	adds	r7, #36	; 0x24
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd90      	pop	{r4, r7, pc}

080040d0 <Displ_Border>:
 * @params	x, y	top left corner
 * 			w, h	width and height
 * 			t		border thickness
 * 			color	border color, inner part unchanged
 ***********************/
void Displ_Border(int16_t x, int16_t y, int16_t w, int16_t h, int16_t t,  uint16_t color){
 80040d0:	b590      	push	{r4, r7, lr}
 80040d2:	b085      	sub	sp, #20
 80040d4:	af02      	add	r7, sp, #8
 80040d6:	4604      	mov	r4, r0
 80040d8:	4608      	mov	r0, r1
 80040da:	4611      	mov	r1, r2
 80040dc:	461a      	mov	r2, r3
 80040de:	4623      	mov	r3, r4
 80040e0:	80fb      	strh	r3, [r7, #6]
 80040e2:	4603      	mov	r3, r0
 80040e4:	80bb      	strh	r3, [r7, #4]
 80040e6:	460b      	mov	r3, r1
 80040e8:	807b      	strh	r3, [r7, #2]
 80040ea:	4613      	mov	r3, r2
 80040ec:	803b      	strh	r3, [r7, #0]
	Displ_FillArea(x, y, w, t, color);
 80040ee:	88f8      	ldrh	r0, [r7, #6]
 80040f0:	88b9      	ldrh	r1, [r7, #4]
 80040f2:	887a      	ldrh	r2, [r7, #2]
 80040f4:	8b3c      	ldrh	r4, [r7, #24]
 80040f6:	8bbb      	ldrh	r3, [r7, #28]
 80040f8:	9300      	str	r3, [sp, #0]
 80040fa:	4623      	mov	r3, r4
 80040fc:	f7ff fb06 	bl	800370c <Displ_FillArea>
	Displ_FillArea(x, y+h-t, w, t, color);
 8004100:	88f8      	ldrh	r0, [r7, #6]
 8004102:	88ba      	ldrh	r2, [r7, #4]
 8004104:	883b      	ldrh	r3, [r7, #0]
 8004106:	4413      	add	r3, r2
 8004108:	b29a      	uxth	r2, r3
 800410a:	8b3b      	ldrh	r3, [r7, #24]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	b299      	uxth	r1, r3
 8004110:	887a      	ldrh	r2, [r7, #2]
 8004112:	8b3c      	ldrh	r4, [r7, #24]
 8004114:	8bbb      	ldrh	r3, [r7, #28]
 8004116:	9300      	str	r3, [sp, #0]
 8004118:	4623      	mov	r3, r4
 800411a:	f7ff faf7 	bl	800370c <Displ_FillArea>
	Displ_FillArea(x, y, t, h, color);
 800411e:	88f8      	ldrh	r0, [r7, #6]
 8004120:	88b9      	ldrh	r1, [r7, #4]
 8004122:	8b3a      	ldrh	r2, [r7, #24]
 8004124:	883c      	ldrh	r4, [r7, #0]
 8004126:	8bbb      	ldrh	r3, [r7, #28]
 8004128:	9300      	str	r3, [sp, #0]
 800412a:	4623      	mov	r3, r4
 800412c:	f7ff faee 	bl	800370c <Displ_FillArea>
	Displ_FillArea(x+w-t, y, t, h, color);
 8004130:	88fa      	ldrh	r2, [r7, #6]
 8004132:	887b      	ldrh	r3, [r7, #2]
 8004134:	4413      	add	r3, r2
 8004136:	b29a      	uxth	r2, r3
 8004138:	8b3b      	ldrh	r3, [r7, #24]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	b298      	uxth	r0, r3
 800413e:	88b9      	ldrh	r1, [r7, #4]
 8004140:	8b3a      	ldrh	r2, [r7, #24]
 8004142:	883c      	ldrh	r4, [r7, #0]
 8004144:	8bbb      	ldrh	r3, [r7, #28]
 8004146:	9300      	str	r3, [sp, #0]
 8004148:	4623      	mov	r3, r4
 800414a:	f7ff fadf 	bl	800370c <Displ_FillArea>
}
 800414e:	bf00      	nop
 8004150:	370c      	adds	r7, #12
 8004152:	46bd      	mov	sp, r7
 8004154:	bd90      	pop	{r4, r7, pc}

08004156 <Displ_drawTriangle>:




void Displ_drawTriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 8004156:	b590      	push	{r4, r7, lr}
 8004158:	b085      	sub	sp, #20
 800415a:	af02      	add	r7, sp, #8
 800415c:	4604      	mov	r4, r0
 800415e:	4608      	mov	r0, r1
 8004160:	4611      	mov	r1, r2
 8004162:	461a      	mov	r2, r3
 8004164:	4623      	mov	r3, r4
 8004166:	80fb      	strh	r3, [r7, #6]
 8004168:	4603      	mov	r3, r0
 800416a:	80bb      	strh	r3, [r7, #4]
 800416c:	460b      	mov	r3, r1
 800416e:	807b      	strh	r3, [r7, #2]
 8004170:	4613      	mov	r3, r2
 8004172:	803b      	strh	r3, [r7, #0]
    Displ_Line(x0, y0, x1, y1, color);
 8004174:	f9b7 4000 	ldrsh.w	r4, [r7]
 8004178:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800417c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004180:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8004184:	8c3b      	ldrh	r3, [r7, #32]
 8004186:	9300      	str	r3, [sp, #0]
 8004188:	4623      	mov	r3, r4
 800418a:	f7ff fe70 	bl	8003e6e <Displ_Line>
    Displ_Line(x1, y1, x2, y2, color);
 800418e:	f9b7 401c 	ldrsh.w	r4, [r7, #28]
 8004192:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004196:	f9b7 1000 	ldrsh.w	r1, [r7]
 800419a:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 800419e:	8c3b      	ldrh	r3, [r7, #32]
 80041a0:	9300      	str	r3, [sp, #0]
 80041a2:	4623      	mov	r3, r4
 80041a4:	f7ff fe63 	bl	8003e6e <Displ_Line>
    Displ_Line(x2, y2, x0, y0, color);
 80041a8:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 80041ac:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80041b0:	f9b7 101c 	ldrsh.w	r1, [r7, #28]
 80041b4:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 80041b8:	8c3b      	ldrh	r3, [r7, #32]
 80041ba:	9300      	str	r3, [sp, #0]
 80041bc:	4623      	mov	r3, r4
 80041be:	f7ff fe56 	bl	8003e6e <Displ_Line>
}
 80041c2:	bf00      	nop
 80041c4:	370c      	adds	r7, #12
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd90      	pop	{r4, r7, pc}

080041ca <Displ_fillTriangle>:




void Displ_fillTriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 80041ca:	b590      	push	{r4, r7, lr}
 80041cc:	b091      	sub	sp, #68	; 0x44
 80041ce:	af02      	add	r7, sp, #8
 80041d0:	4604      	mov	r4, r0
 80041d2:	4608      	mov	r0, r1
 80041d4:	4611      	mov	r1, r2
 80041d6:	461a      	mov	r2, r3
 80041d8:	4623      	mov	r3, r4
 80041da:	80fb      	strh	r3, [r7, #6]
 80041dc:	4603      	mov	r3, r0
 80041de:	80bb      	strh	r3, [r7, #4]
 80041e0:	460b      	mov	r3, r1
 80041e2:	807b      	strh	r3, [r7, #2]
 80041e4:	4613      	mov	r3, r2
 80041e6:	803b      	strh	r3, [r7, #0]

    int16_t a, b, y, last;

    // Sort coordinates by Y order (y2 >= y1 >= y0)
    if (y0 > y1) {
 80041e8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80041ec:	f9b7 3000 	ldrsh.w	r3, [r7]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	dd0b      	ble.n	800420c <Displ_fillTriangle+0x42>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
 80041f4:	88bb      	ldrh	r3, [r7, #4]
 80041f6:	84fb      	strh	r3, [r7, #38]	; 0x26
 80041f8:	883b      	ldrh	r3, [r7, #0]
 80041fa:	80bb      	strh	r3, [r7, #4]
 80041fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80041fe:	803b      	strh	r3, [r7, #0]
 8004200:	88fb      	ldrh	r3, [r7, #6]
 8004202:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004204:	887b      	ldrh	r3, [r7, #2]
 8004206:	80fb      	strh	r3, [r7, #6]
 8004208:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800420a:	807b      	strh	r3, [r7, #2]
    }
    if (y1 > y2) {
 800420c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8004210:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 8004214:	429a      	cmp	r2, r3
 8004216:	dd0f      	ble.n	8004238 <Displ_fillTriangle+0x6e>
        _swap_int16_t(y2, y1); _swap_int16_t(x2, x1);
 8004218:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800421c:	847b      	strh	r3, [r7, #34]	; 0x22
 800421e:	883b      	ldrh	r3, [r7, #0]
 8004220:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8004224:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004226:	803b      	strh	r3, [r7, #0]
 8004228:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800422c:	843b      	strh	r3, [r7, #32]
 800422e:	887b      	ldrh	r3, [r7, #2]
 8004230:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8004234:	8c3b      	ldrh	r3, [r7, #32]
 8004236:	807b      	strh	r3, [r7, #2]
    }
    if (y0 > y1) {
 8004238:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800423c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004240:	429a      	cmp	r2, r3
 8004242:	dd0b      	ble.n	800425c <Displ_fillTriangle+0x92>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
 8004244:	88bb      	ldrh	r3, [r7, #4]
 8004246:	83fb      	strh	r3, [r7, #30]
 8004248:	883b      	ldrh	r3, [r7, #0]
 800424a:	80bb      	strh	r3, [r7, #4]
 800424c:	8bfb      	ldrh	r3, [r7, #30]
 800424e:	803b      	strh	r3, [r7, #0]
 8004250:	88fb      	ldrh	r3, [r7, #6]
 8004252:	83bb      	strh	r3, [r7, #28]
 8004254:	887b      	ldrh	r3, [r7, #2]
 8004256:	80fb      	strh	r3, [r7, #6]
 8004258:	8bbb      	ldrh	r3, [r7, #28]
 800425a:	807b      	strh	r3, [r7, #2]
    }

    if(y0 == y2) { // Handle awkward all-on-same-line case as its own thing
 800425c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004260:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 8004264:	429a      	cmp	r2, r3
 8004266:	d136      	bne.n	80042d6 <Displ_fillTriangle+0x10c>
        a = b = x0;
 8004268:	88fb      	ldrh	r3, [r7, #6]
 800426a:	86bb      	strh	r3, [r7, #52]	; 0x34
 800426c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800426e:	86fb      	strh	r3, [r7, #54]	; 0x36
        if(x1 < a)      a = x1;
 8004270:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8004274:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8004278:	429a      	cmp	r2, r3
 800427a:	da02      	bge.n	8004282 <Displ_fillTriangle+0xb8>
 800427c:	887b      	ldrh	r3, [r7, #2]
 800427e:	86fb      	strh	r3, [r7, #54]	; 0x36
 8004280:	e007      	b.n	8004292 <Displ_fillTriangle+0xc8>
        else if(x1 > b) b = x1;
 8004282:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8004286:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 800428a:	429a      	cmp	r2, r3
 800428c:	dd01      	ble.n	8004292 <Displ_fillTriangle+0xc8>
 800428e:	887b      	ldrh	r3, [r7, #2]
 8004290:	86bb      	strh	r3, [r7, #52]	; 0x34
        if(x2 < a)      a = x2;
 8004292:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
 8004296:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800429a:	429a      	cmp	r2, r3
 800429c:	da03      	bge.n	80042a6 <Displ_fillTriangle+0xdc>
 800429e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80042a2:	86fb      	strh	r3, [r7, #54]	; 0x36
 80042a4:	e008      	b.n	80042b8 <Displ_fillTriangle+0xee>
        else if(x2 > b) b = x2;
 80042a6:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
 80042aa:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 80042ae:	429a      	cmp	r2, r3
 80042b0:	dd02      	ble.n	80042b8 <Displ_fillTriangle+0xee>
 80042b2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80042b6:	86bb      	strh	r3, [r7, #52]	; 0x34
//        drawFastHLine(a, y0, b-a+1, color);
        Displ_Line(a, y0, b, y0, color);
 80042b8:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 80042bc:	f9b7 2034 	ldrsh.w	r2, [r7, #52]	; 0x34
 80042c0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80042c4:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	; 0x36
 80042c8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	4623      	mov	r3, r4
 80042d0:	f7ff fdcd 	bl	8003e6e <Displ_Line>
        return;
 80042d4:	e0d2      	b.n	800447c <Displ_fillTriangle+0x2b2>
    }

    int16_t
    dx01 = x1 - x0,
 80042d6:	887a      	ldrh	r2, [r7, #2]
 80042d8:	88fb      	ldrh	r3, [r7, #6]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	b29b      	uxth	r3, r3
 80042de:	837b      	strh	r3, [r7, #26]
    dy01 = y1 - y0,
 80042e0:	883a      	ldrh	r2, [r7, #0]
 80042e2:	88bb      	ldrh	r3, [r7, #4]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	833b      	strh	r3, [r7, #24]
    dx02 = x2 - x0,
 80042ea:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 80042ee:	88fb      	ldrh	r3, [r7, #6]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	b29b      	uxth	r3, r3
 80042f4:	82fb      	strh	r3, [r7, #22]
    dy02 = y2 - y0,
 80042f6:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 80042fa:	88bb      	ldrh	r3, [r7, #4]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	b29b      	uxth	r3, r3
 8004300:	82bb      	strh	r3, [r7, #20]
    dx12 = x2 - x1,
 8004302:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8004306:	887b      	ldrh	r3, [r7, #2]
 8004308:	1ad3      	subs	r3, r2, r3
 800430a:	b29b      	uxth	r3, r3
 800430c:	827b      	strh	r3, [r7, #18]
    dy12 = y2 - y1;
 800430e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8004312:	883b      	ldrh	r3, [r7, #0]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	b29b      	uxth	r3, r3
 8004318:	823b      	strh	r3, [r7, #16]
    int32_t
    sa   = 0,
 800431a:	2300      	movs	r3, #0
 800431c:	62fb      	str	r3, [r7, #44]	; 0x2c
    sb   = 0;
 800431e:	2300      	movs	r3, #0
 8004320:	62bb      	str	r3, [r7, #40]	; 0x28
    // 0-1 and 0-2.  If y1=y2 (flat-bottomed triangle), the scanline y1
    // is included here (and second loop will be skipped, avoiding a /0
    // error there), otherwise scanline y1 is skipped here and handled
    // in the second loop...which also avoids a /0 error here if y0=y1
    // (flat-topped triangle).
    if(y1 == y2) last = y1;   // Include y1 scanline
 8004322:	f9b7 2000 	ldrsh.w	r2, [r7]
 8004326:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 800432a:	429a      	cmp	r2, r3
 800432c:	d102      	bne.n	8004334 <Displ_fillTriangle+0x16a>
 800432e:	883b      	ldrh	r3, [r7, #0]
 8004330:	863b      	strh	r3, [r7, #48]	; 0x30
 8004332:	e003      	b.n	800433c <Displ_fillTriangle+0x172>
    else         last = y1-1; // Skip it
 8004334:	883b      	ldrh	r3, [r7, #0]
 8004336:	3b01      	subs	r3, #1
 8004338:	b29b      	uxth	r3, r3
 800433a:	863b      	strh	r3, [r7, #48]	; 0x30

    for(y=y0; y<=last; y++) {
 800433c:	88bb      	ldrh	r3, [r7, #4]
 800433e:	867b      	strh	r3, [r7, #50]	; 0x32
 8004340:	e03d      	b.n	80043be <Displ_fillTriangle+0x1f4>
        a   = x0 + sa / dy01;
 8004342:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004346:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004348:	fb92 f3f3 	sdiv	r3, r2, r3
 800434c:	b29a      	uxth	r2, r3
 800434e:	88fb      	ldrh	r3, [r7, #6]
 8004350:	4413      	add	r3, r2
 8004352:	b29b      	uxth	r3, r3
 8004354:	86fb      	strh	r3, [r7, #54]	; 0x36
        b   = x0 + sb / dy02;
 8004356:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800435a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800435c:	fb92 f3f3 	sdiv	r3, r2, r3
 8004360:	b29a      	uxth	r2, r3
 8004362:	88fb      	ldrh	r3, [r7, #6]
 8004364:	4413      	add	r3, r2
 8004366:	b29b      	uxth	r3, r3
 8004368:	86bb      	strh	r3, [r7, #52]	; 0x34
        sa += dx01;
 800436a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800436e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004370:	4413      	add	r3, r2
 8004372:	62fb      	str	r3, [r7, #44]	; 0x2c
        sb += dx02;
 8004374:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004378:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800437a:	4413      	add	r3, r2
 800437c:	62bb      	str	r3, [r7, #40]	; 0x28
        /* longhand:
        a = x0 + (x1 - x0) * (y - y0) / (y1 - y0);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int16_t(a,b);
 800437e:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 8004382:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8004386:	429a      	cmp	r2, r3
 8004388:	dd05      	ble.n	8004396 <Displ_fillTriangle+0x1cc>
 800438a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800438c:	81bb      	strh	r3, [r7, #12]
 800438e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8004390:	86fb      	strh	r3, [r7, #54]	; 0x36
 8004392:	89bb      	ldrh	r3, [r7, #12]
 8004394:	86bb      	strh	r3, [r7, #52]	; 0x34
//        drawFastHLine(a, y, b-a+1, color);
        Displ_Line(a, y, b, y, color);
 8004396:	f9b7 4032 	ldrsh.w	r4, [r7, #50]	; 0x32
 800439a:	f9b7 2034 	ldrsh.w	r2, [r7, #52]	; 0x34
 800439e:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 80043a2:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	; 0x36
 80043a6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80043aa:	9300      	str	r3, [sp, #0]
 80043ac:	4623      	mov	r3, r4
 80043ae:	f7ff fd5e 	bl	8003e6e <Displ_Line>
    for(y=y0; y<=last; y++) {
 80043b2:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	3301      	adds	r3, #1
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	867b      	strh	r3, [r7, #50]	; 0x32
 80043be:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 80043c2:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 80043c6:	429a      	cmp	r2, r3
 80043c8:	ddbb      	ble.n	8004342 <Displ_fillTriangle+0x178>
    }

    // For lower part of triangle, find scanline crossings for segments
    // 0-2 and 1-2.  This loop is skipped if y1=y2.
    sa = (int32_t)dx12 * (y - y1);
 80043ca:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80043ce:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 80043d2:	f9b7 2000 	ldrsh.w	r2, [r7]
 80043d6:	1a8a      	subs	r2, r1, r2
 80043d8:	fb02 f303 	mul.w	r3, r2, r3
 80043dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    sb = (int32_t)dx02 * (y - y0);
 80043de:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80043e2:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 80043e6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80043ea:	1a8a      	subs	r2, r1, r2
 80043ec:	fb02 f303 	mul.w	r3, r2, r3
 80043f0:	62bb      	str	r3, [r7, #40]	; 0x28
    for(; y<=y2; y++) {
 80043f2:	e03d      	b.n	8004470 <Displ_fillTriangle+0x2a6>
        a   = x1 + sa / dy12;
 80043f4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80043f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80043fa:	fb92 f3f3 	sdiv	r3, r2, r3
 80043fe:	b29a      	uxth	r2, r3
 8004400:	887b      	ldrh	r3, [r7, #2]
 8004402:	4413      	add	r3, r2
 8004404:	b29b      	uxth	r3, r3
 8004406:	86fb      	strh	r3, [r7, #54]	; 0x36
        b   = x0 + sb / dy02;
 8004408:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800440c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800440e:	fb92 f3f3 	sdiv	r3, r2, r3
 8004412:	b29a      	uxth	r2, r3
 8004414:	88fb      	ldrh	r3, [r7, #6]
 8004416:	4413      	add	r3, r2
 8004418:	b29b      	uxth	r3, r3
 800441a:	86bb      	strh	r3, [r7, #52]	; 0x34
        sa += dx12;
 800441c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004420:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004422:	4413      	add	r3, r2
 8004424:	62fb      	str	r3, [r7, #44]	; 0x2c
        sb += dx02;
 8004426:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800442a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800442c:	4413      	add	r3, r2
 800442e:	62bb      	str	r3, [r7, #40]	; 0x28
        /* longhand:
        a = x1 + (x2 - x1) * (y - y1) / (y2 - y1);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int16_t(a,b);
 8004430:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 8004434:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8004438:	429a      	cmp	r2, r3
 800443a:	dd05      	ble.n	8004448 <Displ_fillTriangle+0x27e>
 800443c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800443e:	81fb      	strh	r3, [r7, #14]
 8004440:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8004442:	86fb      	strh	r3, [r7, #54]	; 0x36
 8004444:	89fb      	ldrh	r3, [r7, #14]
 8004446:	86bb      	strh	r3, [r7, #52]	; 0x34
//      drawFastHLine(a, y, b-a+1, color);
        Displ_Line(a, y, b, y, color);
 8004448:	f9b7 4032 	ldrsh.w	r4, [r7, #50]	; 0x32
 800444c:	f9b7 2034 	ldrsh.w	r2, [r7, #52]	; 0x34
 8004450:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 8004454:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	; 0x36
 8004458:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800445c:	9300      	str	r3, [sp, #0]
 800445e:	4623      	mov	r3, r4
 8004460:	f7ff fd05 	bl	8003e6e <Displ_Line>
    for(; y<=y2; y++) {
 8004464:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8004468:	b29b      	uxth	r3, r3
 800446a:	3301      	adds	r3, #1
 800446c:	b29b      	uxth	r3, r3
 800446e:	867b      	strh	r3, [r7, #50]	; 0x32
 8004470:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 8004474:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 8004478:	429a      	cmp	r2, r3
 800447a:	ddbb      	ble.n	80043f4 <Displ_fillTriangle+0x22a>
    }
}
 800447c:	373c      	adds	r7, #60	; 0x3c
 800447e:	46bd      	mov	sp, r7
 8004480:	bd90      	pop	{r4, r7, pc}
	...

08004484 <Displ_WChar>:
 * @brief	display one character on the display
 * @param 	x,y: top left corner of the character to be printed
 * 			ch, font, color, bgcolor: as per parameter name
 * 			size: (1 or 2) single or double wided printing
 **********************/
void Displ_WChar(uint16_t x, uint16_t y, char ch, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8004484:	b082      	sub	sp, #8
 8004486:	b590      	push	{r4, r7, lr}
 8004488:	b08d      	sub	sp, #52	; 0x34
 800448a:	af00      	add	r7, sp, #0
 800448c:	647b      	str	r3, [r7, #68]	; 0x44
 800448e:	4603      	mov	r3, r0
 8004490:	80fb      	strh	r3, [r7, #6]
 8004492:	460b      	mov	r3, r1
 8004494:	80bb      	strh	r3, [r7, #4]
 8004496:	4613      	mov	r3, r2
 8004498:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, bytes, j, bufSize, mask;

    const uint8_t *pos;
	uint8_t wsize=font.Width; //printing char width
 800449a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800449e:	76fb      	strb	r3, [r7, #27]

	if (size==2)
 80044a0:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d102      	bne.n	80044ae <Displ_WChar+0x2a>
		wsize<<= 1;
 80044a8:	7efb      	ldrb	r3, [r7, #27]
 80044aa:	005b      	lsls	r3, r3, #1
 80044ac:	76fb      	strb	r3, [r7, #27]
	bufSize=0;
 80044ae:	2300      	movs	r3, #0
 80044b0:	623b      	str	r3, [r7, #32]
	bytes=font.Height * font.Size ;
 80044b2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80044b6:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 80044ba:	fb02 f303 	mul.w	r3, r2, r3
 80044be:	617b      	str	r3, [r7, #20]
	pos=font.table+(ch - 32) * bytes ;//that's char position in table
 80044c0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80044c2:	78fb      	ldrb	r3, [r7, #3]
 80044c4:	3b20      	subs	r3, #32
 80044c6:	4619      	mov	r1, r3
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	fb01 f303 	mul.w	r3, r1, r3
 80044ce:	4413      	add	r3, r2
 80044d0:	613b      	str	r3, [r7, #16]
	switch (font.Size) {
 80044d2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d005      	beq.n	80044e6 <Displ_WChar+0x62>
 80044da:	2b03      	cmp	r3, #3
 80044dc:	d107      	bne.n	80044ee <Displ_WChar+0x6a>
		case 3:
			mask=0x800000;
 80044de:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80044e2:	61fb      	str	r3, [r7, #28]
			break;
 80044e4:	e005      	b.n	80044f2 <Displ_WChar+0x6e>
		case 2:
			mask=0x8000;
 80044e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044ea:	61fb      	str	r3, [r7, #28]
			break;
 80044ec:	e001      	b.n	80044f2 <Displ_WChar+0x6e>
		default:
			mask=0x80;
 80044ee:	2380      	movs	r3, #128	; 0x80
 80044f0:	61fb      	str	r3, [r7, #28]
#endif

#ifdef Z_RGB666
//  setting up char image in RGB666 format

	uint8_t Rcol=(color & 0xF800)>>8;
 80044f2:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80044f6:	121b      	asrs	r3, r3, #8
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	f023 0307 	bic.w	r3, r3, #7
 80044fe:	73fb      	strb	r3, [r7, #15]
	uint8_t Gcol=(color & 0x07E0)>>3;
 8004500:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8004504:	10db      	asrs	r3, r3, #3
 8004506:	b2db      	uxtb	r3, r3
 8004508:	f023 0303 	bic.w	r3, r3, #3
 800450c:	73bb      	strb	r3, [r7, #14]
	uint8_t Bcol=(color & 0x001F)<<3;
 800450e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8004512:	00db      	lsls	r3, r3, #3
 8004514:	737b      	strb	r3, [r7, #13]
	uint8_t Rbak=(bgcolor & 0xF800)>>8;
 8004516:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 800451a:	121b      	asrs	r3, r3, #8
 800451c:	b2db      	uxtb	r3, r3
 800451e:	f023 0307 	bic.w	r3, r3, #7
 8004522:	733b      	strb	r3, [r7, #12]
	uint8_t Gbak=(bgcolor & 0x07E0)>>3;
 8004524:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8004528:	10db      	asrs	r3, r3, #3
 800452a:	b2db      	uxtb	r3, r3
 800452c:	f023 0303 	bic.w	r3, r3, #3
 8004530:	72fb      	strb	r3, [r7, #11]
	uint8_t Bbak=(bgcolor & 0x001F)<<3;
 8004532:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8004536:	00db      	lsls	r3, r3, #3
 8004538:	72bb      	strb	r3, [r7, #10]

	for(i = 0; i < (bytes); i+=font.Size){
 800453a:	2300      	movs	r3, #0
 800453c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800453e:	e0af      	b.n	80046a0 <Displ_WChar+0x21c>
		b=0;
 8004540:	2300      	movs	r3, #0
 8004542:	62bb      	str	r3, [r7, #40]	; 0x28
		switch (font.Size) {
 8004544:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8004548:	2b02      	cmp	r3, #2
 800454a:	d015      	beq.n	8004578 <Displ_WChar+0xf4>
 800454c:	2b03      	cmp	r3, #3
 800454e:	d120      	bne.n	8004592 <Displ_WChar+0x10e>
			case 3:
				b=pos[i]<<16 | pos[i+1]<<8 | pos[i+2];
 8004550:	693a      	ldr	r2, [r7, #16]
 8004552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004554:	4413      	add	r3, r2
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	041a      	lsls	r2, r3, #16
 800455a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800455c:	3301      	adds	r3, #1
 800455e:	6939      	ldr	r1, [r7, #16]
 8004560:	440b      	add	r3, r1
 8004562:	781b      	ldrb	r3, [r3, #0]
 8004564:	021b      	lsls	r3, r3, #8
 8004566:	4313      	orrs	r3, r2
 8004568:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800456a:	3202      	adds	r2, #2
 800456c:	6939      	ldr	r1, [r7, #16]
 800456e:	440a      	add	r2, r1
 8004570:	7812      	ldrb	r2, [r2, #0]
 8004572:	4313      	orrs	r3, r2
 8004574:	62bb      	str	r3, [r7, #40]	; 0x28
				break;
 8004576:	e011      	b.n	800459c <Displ_WChar+0x118>
			case 2:
				b=pos[i]<<8 | pos[i+1];
 8004578:	693a      	ldr	r2, [r7, #16]
 800457a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800457c:	4413      	add	r3, r2
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	021b      	lsls	r3, r3, #8
 8004582:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004584:	3201      	adds	r2, #1
 8004586:	6939      	ldr	r1, [r7, #16]
 8004588:	440a      	add	r2, r1
 800458a:	7812      	ldrb	r2, [r2, #0]
 800458c:	4313      	orrs	r3, r2
 800458e:	62bb      	str	r3, [r7, #40]	; 0x28
				break;
 8004590:	e004      	b.n	800459c <Displ_WChar+0x118>
			default:
				b=pos[i];
 8004592:	693a      	ldr	r2, [r7, #16]
 8004594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004596:	4413      	add	r3, r2
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		for(j = 0; j < font.Width; j++) {
 800459c:	2300      	movs	r3, #0
 800459e:	627b      	str	r3, [r7, #36]	; 0x24
 80045a0:	e072      	b.n	8004688 <Displ_WChar+0x204>
			if((b << j) & mask)  {
 80045a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80045a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a6:	409a      	lsls	r2, r3
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	4013      	ands	r3, r2
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d034      	beq.n	800461a <Displ_WChar+0x196>
				dispBuffer[bufSize++] = Rcol;
 80045b0:	4b53      	ldr	r3, [pc, #332]	; (8004700 <Displ_WChar+0x27c>)
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	6a3b      	ldr	r3, [r7, #32]
 80045b6:	1c59      	adds	r1, r3, #1
 80045b8:	6239      	str	r1, [r7, #32]
 80045ba:	4413      	add	r3, r2
 80045bc:	7bfa      	ldrb	r2, [r7, #15]
 80045be:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gcol;
 80045c0:	4b4f      	ldr	r3, [pc, #316]	; (8004700 <Displ_WChar+0x27c>)
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	6a3b      	ldr	r3, [r7, #32]
 80045c6:	1c59      	adds	r1, r3, #1
 80045c8:	6239      	str	r1, [r7, #32]
 80045ca:	4413      	add	r3, r2
 80045cc:	7bba      	ldrb	r2, [r7, #14]
 80045ce:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bcol;
 80045d0:	4b4b      	ldr	r3, [pc, #300]	; (8004700 <Displ_WChar+0x27c>)
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	6a3b      	ldr	r3, [r7, #32]
 80045d6:	1c59      	adds	r1, r3, #1
 80045d8:	6239      	str	r1, [r7, #32]
 80045da:	4413      	add	r3, r2
 80045dc:	7b7a      	ldrb	r2, [r7, #13]
 80045de:	701a      	strb	r2, [r3, #0]

				if (size==2){
 80045e0:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80045e4:	2b02      	cmp	r3, #2
 80045e6:	d14c      	bne.n	8004682 <Displ_WChar+0x1fe>
					dispBuffer[bufSize++] = Rcol;
 80045e8:	4b45      	ldr	r3, [pc, #276]	; (8004700 <Displ_WChar+0x27c>)
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	6a3b      	ldr	r3, [r7, #32]
 80045ee:	1c59      	adds	r1, r3, #1
 80045f0:	6239      	str	r1, [r7, #32]
 80045f2:	4413      	add	r3, r2
 80045f4:	7bfa      	ldrb	r2, [r7, #15]
 80045f6:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gcol;
 80045f8:	4b41      	ldr	r3, [pc, #260]	; (8004700 <Displ_WChar+0x27c>)
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	6a3b      	ldr	r3, [r7, #32]
 80045fe:	1c59      	adds	r1, r3, #1
 8004600:	6239      	str	r1, [r7, #32]
 8004602:	4413      	add	r3, r2
 8004604:	7bba      	ldrb	r2, [r7, #14]
 8004606:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bcol;
 8004608:	4b3d      	ldr	r3, [pc, #244]	; (8004700 <Displ_WChar+0x27c>)
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	6a3b      	ldr	r3, [r7, #32]
 800460e:	1c59      	adds	r1, r3, #1
 8004610:	6239      	str	r1, [r7, #32]
 8004612:	4413      	add	r3, r2
 8004614:	7b7a      	ldrb	r2, [r7, #13]
 8004616:	701a      	strb	r2, [r3, #0]
 8004618:	e033      	b.n	8004682 <Displ_WChar+0x1fe>
				}
			} else {
				dispBuffer[bufSize++] = Rbak;
 800461a:	4b39      	ldr	r3, [pc, #228]	; (8004700 <Displ_WChar+0x27c>)
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	6a3b      	ldr	r3, [r7, #32]
 8004620:	1c59      	adds	r1, r3, #1
 8004622:	6239      	str	r1, [r7, #32]
 8004624:	4413      	add	r3, r2
 8004626:	7b3a      	ldrb	r2, [r7, #12]
 8004628:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gbak;
 800462a:	4b35      	ldr	r3, [pc, #212]	; (8004700 <Displ_WChar+0x27c>)
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	6a3b      	ldr	r3, [r7, #32]
 8004630:	1c59      	adds	r1, r3, #1
 8004632:	6239      	str	r1, [r7, #32]
 8004634:	4413      	add	r3, r2
 8004636:	7afa      	ldrb	r2, [r7, #11]
 8004638:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bbak;
 800463a:	4b31      	ldr	r3, [pc, #196]	; (8004700 <Displ_WChar+0x27c>)
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	6a3b      	ldr	r3, [r7, #32]
 8004640:	1c59      	adds	r1, r3, #1
 8004642:	6239      	str	r1, [r7, #32]
 8004644:	4413      	add	r3, r2
 8004646:	7aba      	ldrb	r2, [r7, #10]
 8004648:	701a      	strb	r2, [r3, #0]
				if (size==2) {
 800464a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800464e:	2b02      	cmp	r3, #2
 8004650:	d117      	bne.n	8004682 <Displ_WChar+0x1fe>
					dispBuffer[bufSize++] = Rbak;
 8004652:	4b2b      	ldr	r3, [pc, #172]	; (8004700 <Displ_WChar+0x27c>)
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	6a3b      	ldr	r3, [r7, #32]
 8004658:	1c59      	adds	r1, r3, #1
 800465a:	6239      	str	r1, [r7, #32]
 800465c:	4413      	add	r3, r2
 800465e:	7b3a      	ldrb	r2, [r7, #12]
 8004660:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gbak;
 8004662:	4b27      	ldr	r3, [pc, #156]	; (8004700 <Displ_WChar+0x27c>)
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	6a3b      	ldr	r3, [r7, #32]
 8004668:	1c59      	adds	r1, r3, #1
 800466a:	6239      	str	r1, [r7, #32]
 800466c:	4413      	add	r3, r2
 800466e:	7afa      	ldrb	r2, [r7, #11]
 8004670:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bbak;
 8004672:	4b23      	ldr	r3, [pc, #140]	; (8004700 <Displ_WChar+0x27c>)
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	6a3b      	ldr	r3, [r7, #32]
 8004678:	1c59      	adds	r1, r3, #1
 800467a:	6239      	str	r1, [r7, #32]
 800467c:	4413      	add	r3, r2
 800467e:	7aba      	ldrb	r2, [r7, #10]
 8004680:	701a      	strb	r2, [r3, #0]
		for(j = 0; j < font.Width; j++) {
 8004682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004684:	3301      	adds	r3, #1
 8004686:	627b      	str	r3, [r7, #36]	; 0x24
 8004688:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800468c:	461a      	mov	r2, r3
 800468e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004690:	4293      	cmp	r3, r2
 8004692:	d386      	bcc.n	80045a2 <Displ_WChar+0x11e>
	for(i = 0; i < (bytes); i+=font.Size){
 8004694:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8004698:	461a      	mov	r2, r3
 800469a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800469c:	4413      	add	r3, r2
 800469e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	f4ff af4b 	bcc.w	8004540 <Displ_WChar+0xbc>
			}
		}
	}
#endif

	Displ_SetAddressWindow(x, y, x+wsize-1, y+font.Height-1);
 80046aa:	7efb      	ldrb	r3, [r7, #27]
 80046ac:	b29a      	uxth	r2, r3
 80046ae:	88fb      	ldrh	r3, [r7, #6]
 80046b0:	4413      	add	r3, r2
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	3b01      	subs	r3, #1
 80046b6:	b29c      	uxth	r4, r3
 80046b8:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 80046bc:	88bb      	ldrh	r3, [r7, #4]
 80046be:	4413      	add	r3, r2
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	3b01      	subs	r3, #1
 80046c4:	b29b      	uxth	r3, r3
 80046c6:	88b9      	ldrh	r1, [r7, #4]
 80046c8:	88f8      	ldrh	r0, [r7, #6]
 80046ca:	4622      	mov	r2, r4
 80046cc:	f7fe ff2e 	bl	800352c <Displ_SetAddressWindow>
	Displ_WriteData(dispBuffer,bufSize,0);
 80046d0:	4b0b      	ldr	r3, [pc, #44]	; (8004700 <Displ_WChar+0x27c>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2200      	movs	r2, #0
 80046d6:	6a39      	ldr	r1, [r7, #32]
 80046d8:	4618      	mov	r0, r3
 80046da:	f7fe fed0 	bl	800347e <Displ_WriteData>
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 80046de:	4b08      	ldr	r3, [pc, #32]	; (8004700 <Displ_WChar+0x27c>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a08      	ldr	r2, [pc, #32]	; (8004704 <Displ_WChar+0x280>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d101      	bne.n	80046ec <Displ_WChar+0x268>
 80046e8:	4b07      	ldr	r3, [pc, #28]	; (8004708 <Displ_WChar+0x284>)
 80046ea:	e000      	b.n	80046ee <Displ_WChar+0x26a>
 80046ec:	4b05      	ldr	r3, [pc, #20]	; (8004704 <Displ_WChar+0x280>)
 80046ee:	4a04      	ldr	r2, [pc, #16]	; (8004700 <Displ_WChar+0x27c>)
 80046f0:	6013      	str	r3, [r2, #0]

}
 80046f2:	bf00      	nop
 80046f4:	3734      	adds	r7, #52	; 0x34
 80046f6:	46bd      	mov	sp, r7
 80046f8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80046fc:	b002      	add	sp, #8
 80046fe:	4770      	bx	lr
 8004700:	20000040 	.word	0x20000040
 8004704:	2000679c 	.word	0x2000679c
 8004708:	20006b9c 	.word	0x20006b9c

0800470c <Displ_drawRoundRect>:




void Displ_drawRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 800470c:	b590      	push	{r4, r7, lr}
 800470e:	b087      	sub	sp, #28
 8004710:	af02      	add	r7, sp, #8
 8004712:	4604      	mov	r4, r0
 8004714:	4608      	mov	r0, r1
 8004716:	4611      	mov	r1, r2
 8004718:	461a      	mov	r2, r3
 800471a:	4623      	mov	r3, r4
 800471c:	80fb      	strh	r3, [r7, #6]
 800471e:	4603      	mov	r3, r0
 8004720:	80bb      	strh	r3, [r7, #4]
 8004722:	460b      	mov	r3, r1
 8004724:	807b      	strh	r3, [r7, #2]
 8004726:	4613      	mov	r3, r2
 8004728:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 800472a:	f9b7 2000 	ldrsh.w	r2, [r7]
 800472e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004732:	4293      	cmp	r3, r2
 8004734:	bfa8      	it	ge
 8004736:	4613      	movge	r3, r2
 8004738:	b21b      	sxth	r3, r3
 800473a:	0fda      	lsrs	r2, r3, #31
 800473c:	4413      	add	r3, r2
 800473e:	105b      	asrs	r3, r3, #1
 8004740:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 8004742:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8004746:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800474a:	429a      	cmp	r2, r3
 800474c:	dd01      	ble.n	8004752 <Displ_drawRoundRect+0x46>
 800474e:	89fb      	ldrh	r3, [r7, #14]
 8004750:	843b      	strh	r3, [r7, #32]
    Displ_Line(x+r, y, x+w-r-1, y, color);
 8004752:	88fa      	ldrh	r2, [r7, #6]
 8004754:	8c3b      	ldrh	r3, [r7, #32]
 8004756:	4413      	add	r3, r2
 8004758:	b29b      	uxth	r3, r3
 800475a:	b218      	sxth	r0, r3
 800475c:	88fa      	ldrh	r2, [r7, #6]
 800475e:	887b      	ldrh	r3, [r7, #2]
 8004760:	4413      	add	r3, r2
 8004762:	b29a      	uxth	r2, r3
 8004764:	8c3b      	ldrh	r3, [r7, #32]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	b29b      	uxth	r3, r3
 800476a:	3b01      	subs	r3, #1
 800476c:	b29b      	uxth	r3, r3
 800476e:	b21a      	sxth	r2, r3
 8004770:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8004774:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8004778:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800477a:	9300      	str	r3, [sp, #0]
 800477c:	4623      	mov	r3, r4
 800477e:	f7ff fb76 	bl	8003e6e <Displ_Line>
    Displ_Line(x+r, y+h-1, x-1+w-r, y+h-1, color);
 8004782:	88fa      	ldrh	r2, [r7, #6]
 8004784:	8c3b      	ldrh	r3, [r7, #32]
 8004786:	4413      	add	r3, r2
 8004788:	b29b      	uxth	r3, r3
 800478a:	b218      	sxth	r0, r3
 800478c:	88ba      	ldrh	r2, [r7, #4]
 800478e:	883b      	ldrh	r3, [r7, #0]
 8004790:	4413      	add	r3, r2
 8004792:	b29b      	uxth	r3, r3
 8004794:	3b01      	subs	r3, #1
 8004796:	b29b      	uxth	r3, r3
 8004798:	b219      	sxth	r1, r3
 800479a:	88fa      	ldrh	r2, [r7, #6]
 800479c:	887b      	ldrh	r3, [r7, #2]
 800479e:	4413      	add	r3, r2
 80047a0:	b29a      	uxth	r2, r3
 80047a2:	8c3b      	ldrh	r3, [r7, #32]
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	3b01      	subs	r3, #1
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	b21c      	sxth	r4, r3
 80047ae:	88ba      	ldrh	r2, [r7, #4]
 80047b0:	883b      	ldrh	r3, [r7, #0]
 80047b2:	4413      	add	r3, r2
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	3b01      	subs	r3, #1
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	b21a      	sxth	r2, r3
 80047bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80047be:	9300      	str	r3, [sp, #0]
 80047c0:	4613      	mov	r3, r2
 80047c2:	4622      	mov	r2, r4
 80047c4:	f7ff fb53 	bl	8003e6e <Displ_Line>
    Displ_Line(x, y+r, x, y-1+h-r, color); // Left
 80047c8:	88ba      	ldrh	r2, [r7, #4]
 80047ca:	8c3b      	ldrh	r3, [r7, #32]
 80047cc:	4413      	add	r3, r2
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	b219      	sxth	r1, r3
 80047d2:	88ba      	ldrh	r2, [r7, #4]
 80047d4:	883b      	ldrh	r3, [r7, #0]
 80047d6:	4413      	add	r3, r2
 80047d8:	b29a      	uxth	r2, r3
 80047da:	8c3b      	ldrh	r3, [r7, #32]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	b29b      	uxth	r3, r3
 80047e0:	3b01      	subs	r3, #1
 80047e2:	b29b      	uxth	r3, r3
 80047e4:	b21c      	sxth	r4, r3
 80047e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80047ea:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80047ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80047f0:	9300      	str	r3, [sp, #0]
 80047f2:	4623      	mov	r3, r4
 80047f4:	f7ff fb3b 	bl	8003e6e <Displ_Line>
    Displ_Line(x+w-1, y+r, x+w-1, y-1+h-r, color); // Right
 80047f8:	88fa      	ldrh	r2, [r7, #6]
 80047fa:	887b      	ldrh	r3, [r7, #2]
 80047fc:	4413      	add	r3, r2
 80047fe:	b29b      	uxth	r3, r3
 8004800:	3b01      	subs	r3, #1
 8004802:	b29b      	uxth	r3, r3
 8004804:	b218      	sxth	r0, r3
 8004806:	88ba      	ldrh	r2, [r7, #4]
 8004808:	8c3b      	ldrh	r3, [r7, #32]
 800480a:	4413      	add	r3, r2
 800480c:	b29b      	uxth	r3, r3
 800480e:	b219      	sxth	r1, r3
 8004810:	88fa      	ldrh	r2, [r7, #6]
 8004812:	887b      	ldrh	r3, [r7, #2]
 8004814:	4413      	add	r3, r2
 8004816:	b29b      	uxth	r3, r3
 8004818:	3b01      	subs	r3, #1
 800481a:	b29b      	uxth	r3, r3
 800481c:	b21c      	sxth	r4, r3
 800481e:	88ba      	ldrh	r2, [r7, #4]
 8004820:	883b      	ldrh	r3, [r7, #0]
 8004822:	4413      	add	r3, r2
 8004824:	b29a      	uxth	r2, r3
 8004826:	8c3b      	ldrh	r3, [r7, #32]
 8004828:	1ad3      	subs	r3, r2, r3
 800482a:	b29b      	uxth	r3, r3
 800482c:	3b01      	subs	r3, #1
 800482e:	b29b      	uxth	r3, r3
 8004830:	b21a      	sxth	r2, r3
 8004832:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004834:	9300      	str	r3, [sp, #0]
 8004836:	4613      	mov	r3, r2
 8004838:	4622      	mov	r2, r4
 800483a:	f7ff fb18 	bl	8003e6e <Displ_Line>
    drawCircleHelper(x+r    , y+r    , r, 1, color);
 800483e:	88fa      	ldrh	r2, [r7, #6]
 8004840:	8c3b      	ldrh	r3, [r7, #32]
 8004842:	4413      	add	r3, r2
 8004844:	b29b      	uxth	r3, r3
 8004846:	b218      	sxth	r0, r3
 8004848:	88ba      	ldrh	r2, [r7, #4]
 800484a:	8c3b      	ldrh	r3, [r7, #32]
 800484c:	4413      	add	r3, r2
 800484e:	b29b      	uxth	r3, r3
 8004850:	b219      	sxth	r1, r3
 8004852:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8004856:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004858:	9300      	str	r3, [sp, #0]
 800485a:	2301      	movs	r3, #1
 800485c:	f7ff f93a 	bl	8003ad4 <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+r    , r, 2, color);
 8004860:	88fa      	ldrh	r2, [r7, #6]
 8004862:	887b      	ldrh	r3, [r7, #2]
 8004864:	4413      	add	r3, r2
 8004866:	b29a      	uxth	r2, r3
 8004868:	8c3b      	ldrh	r3, [r7, #32]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	b29b      	uxth	r3, r3
 800486e:	3b01      	subs	r3, #1
 8004870:	b29b      	uxth	r3, r3
 8004872:	b218      	sxth	r0, r3
 8004874:	88ba      	ldrh	r2, [r7, #4]
 8004876:	8c3b      	ldrh	r3, [r7, #32]
 8004878:	4413      	add	r3, r2
 800487a:	b29b      	uxth	r3, r3
 800487c:	b219      	sxth	r1, r3
 800487e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8004882:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004884:	9300      	str	r3, [sp, #0]
 8004886:	2302      	movs	r3, #2
 8004888:	f7ff f924 	bl	8003ad4 <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+h-r-1, r, 4, color);
 800488c:	88fa      	ldrh	r2, [r7, #6]
 800488e:	887b      	ldrh	r3, [r7, #2]
 8004890:	4413      	add	r3, r2
 8004892:	b29a      	uxth	r2, r3
 8004894:	8c3b      	ldrh	r3, [r7, #32]
 8004896:	1ad3      	subs	r3, r2, r3
 8004898:	b29b      	uxth	r3, r3
 800489a:	3b01      	subs	r3, #1
 800489c:	b29b      	uxth	r3, r3
 800489e:	b218      	sxth	r0, r3
 80048a0:	88ba      	ldrh	r2, [r7, #4]
 80048a2:	883b      	ldrh	r3, [r7, #0]
 80048a4:	4413      	add	r3, r2
 80048a6:	b29a      	uxth	r2, r3
 80048a8:	8c3b      	ldrh	r3, [r7, #32]
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	3b01      	subs	r3, #1
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	b219      	sxth	r1, r3
 80048b4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80048b8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80048ba:	9300      	str	r3, [sp, #0]
 80048bc:	2304      	movs	r3, #4
 80048be:	f7ff f909 	bl	8003ad4 <drawCircleHelper>
    drawCircleHelper(x+r    , y+h-r-1, r, 8, color);
 80048c2:	88fa      	ldrh	r2, [r7, #6]
 80048c4:	8c3b      	ldrh	r3, [r7, #32]
 80048c6:	4413      	add	r3, r2
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	b218      	sxth	r0, r3
 80048cc:	88ba      	ldrh	r2, [r7, #4]
 80048ce:	883b      	ldrh	r3, [r7, #0]
 80048d0:	4413      	add	r3, r2
 80048d2:	b29a      	uxth	r2, r3
 80048d4:	8c3b      	ldrh	r3, [r7, #32]
 80048d6:	1ad3      	subs	r3, r2, r3
 80048d8:	b29b      	uxth	r3, r3
 80048da:	3b01      	subs	r3, #1
 80048dc:	b29b      	uxth	r3, r3
 80048de:	b219      	sxth	r1, r3
 80048e0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80048e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80048e6:	9300      	str	r3, [sp, #0]
 80048e8:	2308      	movs	r3, #8
 80048ea:	f7ff f8f3 	bl	8003ad4 <drawCircleHelper>
}
 80048ee:	bf00      	nop
 80048f0:	3714      	adds	r7, #20
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd90      	pop	{r4, r7, pc}

080048f6 <Displ_fillRoundRect>:




void Displ_fillRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 80048f6:	b590      	push	{r4, r7, lr}
 80048f8:	b087      	sub	sp, #28
 80048fa:	af02      	add	r7, sp, #8
 80048fc:	4604      	mov	r4, r0
 80048fe:	4608      	mov	r0, r1
 8004900:	4611      	mov	r1, r2
 8004902:	461a      	mov	r2, r3
 8004904:	4623      	mov	r3, r4
 8004906:	80fb      	strh	r3, [r7, #6]
 8004908:	4603      	mov	r3, r0
 800490a:	80bb      	strh	r3, [r7, #4]
 800490c:	460b      	mov	r3, r1
 800490e:	807b      	strh	r3, [r7, #2]
 8004910:	4613      	mov	r3, r2
 8004912:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 8004914:	f9b7 2000 	ldrsh.w	r2, [r7]
 8004918:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800491c:	4293      	cmp	r3, r2
 800491e:	bfa8      	it	ge
 8004920:	4613      	movge	r3, r2
 8004922:	b21b      	sxth	r3, r3
 8004924:	0fda      	lsrs	r2, r3, #31
 8004926:	4413      	add	r3, r2
 8004928:	105b      	asrs	r3, r3, #1
 800492a:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 800492c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8004930:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004934:	429a      	cmp	r2, r3
 8004936:	dd01      	ble.n	800493c <Displ_fillRoundRect+0x46>
 8004938:	89fb      	ldrh	r3, [r7, #14]
 800493a:	843b      	strh	r3, [r7, #32]
    Displ_FillArea(x+r, y, w-2*r, h, color);
 800493c:	88fa      	ldrh	r2, [r7, #6]
 800493e:	8c3b      	ldrh	r3, [r7, #32]
 8004940:	4413      	add	r3, r2
 8004942:	b298      	uxth	r0, r3
 8004944:	88b9      	ldrh	r1, [r7, #4]
 8004946:	887a      	ldrh	r2, [r7, #2]
 8004948:	8c3b      	ldrh	r3, [r7, #32]
 800494a:	005b      	lsls	r3, r3, #1
 800494c:	b29b      	uxth	r3, r3
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	b29a      	uxth	r2, r3
 8004952:	883c      	ldrh	r4, [r7, #0]
 8004954:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004956:	9300      	str	r3, [sp, #0]
 8004958:	4623      	mov	r3, r4
 800495a:	f7fe fed7 	bl	800370c <Displ_FillArea>
    fillCircleHelper(x+w-r-1, y+r, r, 1, h-2*r-1, color);
 800495e:	88fa      	ldrh	r2, [r7, #6]
 8004960:	887b      	ldrh	r3, [r7, #2]
 8004962:	4413      	add	r3, r2
 8004964:	b29a      	uxth	r2, r3
 8004966:	8c3b      	ldrh	r3, [r7, #32]
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	b29b      	uxth	r3, r3
 800496c:	3b01      	subs	r3, #1
 800496e:	b29b      	uxth	r3, r3
 8004970:	b218      	sxth	r0, r3
 8004972:	88ba      	ldrh	r2, [r7, #4]
 8004974:	8c3b      	ldrh	r3, [r7, #32]
 8004976:	4413      	add	r3, r2
 8004978:	b29b      	uxth	r3, r3
 800497a:	b219      	sxth	r1, r3
 800497c:	883a      	ldrh	r2, [r7, #0]
 800497e:	8c3b      	ldrh	r3, [r7, #32]
 8004980:	005b      	lsls	r3, r3, #1
 8004982:	b29b      	uxth	r3, r3
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	b29b      	uxth	r3, r3
 8004988:	3b01      	subs	r3, #1
 800498a:	b29b      	uxth	r3, r3
 800498c:	b21b      	sxth	r3, r3
 800498e:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 8004992:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004994:	9201      	str	r2, [sp, #4]
 8004996:	9300      	str	r3, [sp, #0]
 8004998:	2301      	movs	r3, #1
 800499a:	4622      	mov	r2, r4
 800499c:	f7ff f95e 	bl	8003c5c <fillCircleHelper>
    fillCircleHelper(x+r    , y+r, r, 2, h-2*r-1, color);
 80049a0:	88fa      	ldrh	r2, [r7, #6]
 80049a2:	8c3b      	ldrh	r3, [r7, #32]
 80049a4:	4413      	add	r3, r2
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	b218      	sxth	r0, r3
 80049aa:	88ba      	ldrh	r2, [r7, #4]
 80049ac:	8c3b      	ldrh	r3, [r7, #32]
 80049ae:	4413      	add	r3, r2
 80049b0:	b29b      	uxth	r3, r3
 80049b2:	b219      	sxth	r1, r3
 80049b4:	883a      	ldrh	r2, [r7, #0]
 80049b6:	8c3b      	ldrh	r3, [r7, #32]
 80049b8:	005b      	lsls	r3, r3, #1
 80049ba:	b29b      	uxth	r3, r3
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	b29b      	uxth	r3, r3
 80049c0:	3b01      	subs	r3, #1
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	b21b      	sxth	r3, r3
 80049c6:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 80049ca:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80049cc:	9201      	str	r2, [sp, #4]
 80049ce:	9300      	str	r3, [sp, #0]
 80049d0:	2302      	movs	r3, #2
 80049d2:	4622      	mov	r2, r4
 80049d4:	f7ff f942 	bl	8003c5c <fillCircleHelper>
}
 80049d8:	bf00      	nop
 80049da:	3714      	adds	r7, #20
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd90      	pop	{r4, r7, pc}

080049e0 <Displ_WString>:
 * 			font	to bu used
 * 			size	1 (normal), 2 (double width)
 * 			color	font color
 * 			bgcolor	background color
 ************************/
void Displ_WString(uint16_t x, uint16_t y, const char* str, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 80049e0:	b082      	sub	sp, #8
 80049e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049e4:	b08b      	sub	sp, #44	; 0x2c
 80049e6:	af06      	add	r7, sp, #24
 80049e8:	603a      	str	r2, [r7, #0]
 80049ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80049ec:	4603      	mov	r3, r0
 80049ee:	80fb      	strh	r3, [r7, #6]
 80049f0:	460b      	mov	r3, r1
 80049f2:	80bb      	strh	r3, [r7, #4]
	uint16_t delta=font.Width;
 80049f4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80049f6:	81fb      	strh	r3, [r7, #14]
	if (size>1)
 80049f8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d922      	bls.n	8004a46 <Displ_WString+0x66>
		delta<<=1;
 8004a00:	89fb      	ldrh	r3, [r7, #14]
 8004a02:	005b      	lsls	r3, r3, #1
 8004a04:	81fb      	strh	r3, [r7, #14]

    while(*str) {
 8004a06:	e01e      	b.n	8004a46 <Displ_WString+0x66>
                str++;
                continue;
            }
        }
 */
        Displ_WChar(x, y, *str, font, size, color, bgcolor);
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	781a      	ldrb	r2, [r3, #0]
 8004a0c:	88bd      	ldrh	r5, [r7, #4]
 8004a0e:	88fc      	ldrh	r4, [r7, #6]
 8004a10:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004a14:	9304      	str	r3, [sp, #16]
 8004a16:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004a18:	9303      	str	r3, [sp, #12]
 8004a1a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8004a1e:	9302      	str	r3, [sp, #8]
 8004a20:	466e      	mov	r6, sp
 8004a22:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004a26:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004a2a:	e886 0003 	stmia.w	r6, {r0, r1}
 8004a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a30:	4629      	mov	r1, r5
 8004a32:	4620      	mov	r0, r4
 8004a34:	f7ff fd26 	bl	8004484 <Displ_WChar>
        x += delta;
 8004a38:	88fa      	ldrh	r2, [r7, #6]
 8004a3a:	89fb      	ldrh	r3, [r7, #14]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	80fb      	strh	r3, [r7, #6]
        str++;
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	3301      	adds	r3, #1
 8004a44:	603b      	str	r3, [r7, #0]
    while(*str) {
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	781b      	ldrb	r3, [r3, #0]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d1dc      	bne.n	8004a08 <Displ_WString+0x28>
    }
}
 8004a4e:	bf00      	nop
 8004a50:	bf00      	nop
 8004a52:	3714      	adds	r7, #20
 8004a54:	46bd      	mov	sp, r7
 8004a56:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8004a5a:	b002      	add	sp, #8
 8004a5c:	4770      	bx	lr
	...

08004a60 <Displ_BackLight>:
 *				'0'		set the display level to 0 (off)
 *				'I'		'Initialize'  IT MUST BE in dimming mode
 *              'Q'		do nothing, just return current level
 * @return		current backlight level
 **************************************/
uint32_t  Displ_BackLight(uint8_t cmd) {
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	4603      	mov	r3, r0
 8004a68:	71fb      	strb	r3, [r7, #7]

#ifdef DISPLAY_DIMMING_MODE
	static uint16_t memCCR1=0;  			//it stores CCR1 value while in stand-by
#endif

	switch (cmd) {
 8004a6a:	79fb      	ldrb	r3, [r7, #7]
 8004a6c:	2b51      	cmp	r3, #81	; 0x51
 8004a6e:	d00a      	beq.n	8004a86 <Displ_BackLight+0x26>
 8004a70:	2b51      	cmp	r3, #81	; 0x51
 8004a72:	dc16      	bgt.n	8004aa2 <Displ_BackLight+0x42>
 8004a74:	2b46      	cmp	r3, #70	; 0x46
 8004a76:	d008      	beq.n	8004a8a <Displ_BackLight+0x2a>
 8004a78:	2b46      	cmp	r3, #70	; 0x46
 8004a7a:	dc12      	bgt.n	8004aa2 <Displ_BackLight+0x42>
 8004a7c:	2b30      	cmp	r3, #48	; 0x30
 8004a7e:	d00a      	beq.n	8004a96 <Displ_BackLight+0x36>
 8004a80:	2b31      	cmp	r3, #49	; 0x31
 8004a82:	d002      	beq.n	8004a8a <Displ_BackLight+0x2a>
	  	HAL_TIM_PWM_Start(&BKLIT_T, BKLIT_CHANNEL);
		BKLIT_TIMER->BKLIT_CCR=BKLIT_INIT_LEVEL;
		break;
#endif
	default:
		break;
 8004a84:	e00d      	b.n	8004aa2 <Displ_BackLight+0x42>
		__NOP();
 8004a86:	bf00      	nop
		break;
 8004a88:	e00c      	b.n	8004aa4 <Displ_BackLight+0x44>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_SET);
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	2140      	movs	r1, #64	; 0x40
 8004a8e:	480a      	ldr	r0, [pc, #40]	; (8004ab8 <Displ_BackLight+0x58>)
 8004a90:	f002 f860 	bl	8006b54 <HAL_GPIO_WritePin>
		break;
 8004a94:	e006      	b.n	8004aa4 <Displ_BackLight+0x44>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_RESET);
 8004a96:	2200      	movs	r2, #0
 8004a98:	2140      	movs	r1, #64	; 0x40
 8004a9a:	4807      	ldr	r0, [pc, #28]	; (8004ab8 <Displ_BackLight+0x58>)
 8004a9c:	f002 f85a 	bl	8006b54 <HAL_GPIO_WritePin>
		break;
 8004aa0:	e000      	b.n	8004aa4 <Displ_BackLight+0x44>
		break;
 8004aa2:	bf00      	nop
	}
#ifndef DISPLAY_DIMMING_MODE
	return HAL_GPIO_ReadPin(DISPL_LED_GPIO_Port, DISPL_LED_Pin);
 8004aa4:	2140      	movs	r1, #64	; 0x40
 8004aa6:	4804      	ldr	r0, [pc, #16]	; (8004ab8 <Displ_BackLight+0x58>)
 8004aa8:	f002 f83c 	bl	8006b24 <HAL_GPIO_ReadPin>
 8004aac:	4603      	mov	r3, r0
#else
	return (BKLIT_TIMER->BKLIT_CCR);
#endif
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3708      	adds	r7, #8
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	40020000 	.word	0x40020000

08004abc <testLines>:




void testLines(uint16_t color)
{
 8004abc:	b590      	push	{r4, r7, lr}
 8004abe:	b08b      	sub	sp, #44	; 0x2c
 8004ac0:	af02      	add	r7, sp, #8
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	80fb      	strh	r3, [r7, #6]
    int           x1, y1, x2, y2,
                  w = _width,
 8004ac6:	4b7c      	ldr	r3, [pc, #496]	; (8004cb8 <testLines+0x1fc>)
 8004ac8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004acc:	617b      	str	r3, [r7, #20]
                  h = _height;
 8004ace:	4b7b      	ldr	r3, [pc, #492]	; (8004cbc <testLines+0x200>)
 8004ad0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ad4:	613b      	str	r3, [r7, #16]

    Displ_CLS(BLACK);
 8004ad6:	2000      	movs	r0, #0
 8004ad8:	f7fe ffe0 	bl	8003a9c <Displ_CLS>

    x1 = y1 = 0;
 8004adc:	2300      	movs	r3, #0
 8004ade:	60fb      	str	r3, [r7, #12]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	60bb      	str	r3, [r7, #8]
    y2    = h - 1;
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	3b01      	subs	r3, #1
 8004ae8:	61bb      	str	r3, [r7, #24]
//    for (x2 = 0; x2 < w; x2 += 6) drawLine(x1, y1, x2, y2, color);
    for (x2 = 0; x2 < w; x2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8004aea:	2300      	movs	r3, #0
 8004aec:	61fb      	str	r3, [r7, #28]
 8004aee:	e00f      	b.n	8004b10 <testLines+0x54>
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	b218      	sxth	r0, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	b219      	sxth	r1, r3
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	b21a      	sxth	r2, r3
 8004afc:	69bb      	ldr	r3, [r7, #24]
 8004afe:	b21c      	sxth	r4, r3
 8004b00:	88fb      	ldrh	r3, [r7, #6]
 8004b02:	9300      	str	r3, [sp, #0]
 8004b04:	4623      	mov	r3, r4
 8004b06:	f7ff f9b2 	bl	8003e6e <Displ_Line>
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	3306      	adds	r3, #6
 8004b0e:	61fb      	str	r3, [r7, #28]
 8004b10:	69fa      	ldr	r2, [r7, #28]
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	dbeb      	blt.n	8004af0 <testLines+0x34>
    x2    = w - 1;
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8004b1e:	2300      	movs	r3, #0
 8004b20:	61bb      	str	r3, [r7, #24]
 8004b22:	e00f      	b.n	8004b44 <testLines+0x88>
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	b218      	sxth	r0, r3
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	b219      	sxth	r1, r3
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	b21a      	sxth	r2, r3
 8004b30:	69bb      	ldr	r3, [r7, #24]
 8004b32:	b21c      	sxth	r4, r3
 8004b34:	88fb      	ldrh	r3, [r7, #6]
 8004b36:	9300      	str	r3, [sp, #0]
 8004b38:	4623      	mov	r3, r4
 8004b3a:	f7ff f998 	bl	8003e6e <Displ_Line>
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	3306      	adds	r3, #6
 8004b42:	61bb      	str	r3, [r7, #24]
 8004b44:	69ba      	ldr	r2, [r7, #24]
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	dbeb      	blt.n	8004b24 <testLines+0x68>

    Displ_CLS(BLACK);
 8004b4c:	2000      	movs	r0, #0
 8004b4e:	f7fe ffa5 	bl	8003a9c <Displ_CLS>

    x1    = w - 1;
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	3b01      	subs	r3, #1
 8004b56:	60bb      	str	r3, [r7, #8]
    y1    = 0;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	60fb      	str	r3, [r7, #12]
    y2    = h - 1;
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8004b62:	2300      	movs	r3, #0
 8004b64:	61fb      	str	r3, [r7, #28]
 8004b66:	e00f      	b.n	8004b88 <testLines+0xcc>
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	b218      	sxth	r0, r3
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	b219      	sxth	r1, r3
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	b21a      	sxth	r2, r3
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	b21c      	sxth	r4, r3
 8004b78:	88fb      	ldrh	r3, [r7, #6]
 8004b7a:	9300      	str	r3, [sp, #0]
 8004b7c:	4623      	mov	r3, r4
 8004b7e:	f7ff f976 	bl	8003e6e <Displ_Line>
 8004b82:	69fb      	ldr	r3, [r7, #28]
 8004b84:	3306      	adds	r3, #6
 8004b86:	61fb      	str	r3, [r7, #28]
 8004b88:	69fa      	ldr	r2, [r7, #28]
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	dbeb      	blt.n	8004b68 <testLines+0xac>
    x2    = 0;
 8004b90:	2300      	movs	r3, #0
 8004b92:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8004b94:	2300      	movs	r3, #0
 8004b96:	61bb      	str	r3, [r7, #24]
 8004b98:	e00f      	b.n	8004bba <testLines+0xfe>
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	b218      	sxth	r0, r3
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	b219      	sxth	r1, r3
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	b21a      	sxth	r2, r3
 8004ba6:	69bb      	ldr	r3, [r7, #24]
 8004ba8:	b21c      	sxth	r4, r3
 8004baa:	88fb      	ldrh	r3, [r7, #6]
 8004bac:	9300      	str	r3, [sp, #0]
 8004bae:	4623      	mov	r3, r4
 8004bb0:	f7ff f95d 	bl	8003e6e <Displ_Line>
 8004bb4:	69bb      	ldr	r3, [r7, #24]
 8004bb6:	3306      	adds	r3, #6
 8004bb8:	61bb      	str	r3, [r7, #24]
 8004bba:	69ba      	ldr	r2, [r7, #24]
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	dbeb      	blt.n	8004b9a <testLines+0xde>

    Displ_CLS(BLACK);
 8004bc2:	2000      	movs	r0, #0
 8004bc4:	f7fe ff6a 	bl	8003a9c <Displ_CLS>

    x1    = 0;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	60bb      	str	r3, [r7, #8]
    y1    = h - 1;
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	3b01      	subs	r3, #1
 8004bd0:	60fb      	str	r3, [r7, #12]
    y2    = 0;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	61fb      	str	r3, [r7, #28]
 8004bda:	e00f      	b.n	8004bfc <testLines+0x140>
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	b218      	sxth	r0, r3
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	b219      	sxth	r1, r3
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	b21a      	sxth	r2, r3
 8004be8:	69bb      	ldr	r3, [r7, #24]
 8004bea:	b21c      	sxth	r4, r3
 8004bec:	88fb      	ldrh	r3, [r7, #6]
 8004bee:	9300      	str	r3, [sp, #0]
 8004bf0:	4623      	mov	r3, r4
 8004bf2:	f7ff f93c 	bl	8003e6e <Displ_Line>
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	3306      	adds	r3, #6
 8004bfa:	61fb      	str	r3, [r7, #28]
 8004bfc:	69fa      	ldr	r2, [r7, #28]
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	dbeb      	blt.n	8004bdc <testLines+0x120>
    x2    = w - 1;
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	3b01      	subs	r3, #1
 8004c08:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	61bb      	str	r3, [r7, #24]
 8004c0e:	e00f      	b.n	8004c30 <testLines+0x174>
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	b218      	sxth	r0, r3
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	b219      	sxth	r1, r3
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	b21a      	sxth	r2, r3
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	b21c      	sxth	r4, r3
 8004c20:	88fb      	ldrh	r3, [r7, #6]
 8004c22:	9300      	str	r3, [sp, #0]
 8004c24:	4623      	mov	r3, r4
 8004c26:	f7ff f922 	bl	8003e6e <Displ_Line>
 8004c2a:	69bb      	ldr	r3, [r7, #24]
 8004c2c:	3306      	adds	r3, #6
 8004c2e:	61bb      	str	r3, [r7, #24]
 8004c30:	69ba      	ldr	r2, [r7, #24]
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	dbeb      	blt.n	8004c10 <testLines+0x154>

    Displ_CLS(BLACK);
 8004c38:	2000      	movs	r0, #0
 8004c3a:	f7fe ff2f 	bl	8003a9c <Displ_CLS>

    x1    = w - 1;
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	3b01      	subs	r3, #1
 8004c42:	60bb      	str	r3, [r7, #8]
    y1    = h - 1;
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	3b01      	subs	r3, #1
 8004c48:	60fb      	str	r3, [r7, #12]
    y2    = 0;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8004c4e:	2300      	movs	r3, #0
 8004c50:	61fb      	str	r3, [r7, #28]
 8004c52:	e00f      	b.n	8004c74 <testLines+0x1b8>
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	b218      	sxth	r0, r3
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	b219      	sxth	r1, r3
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	b21a      	sxth	r2, r3
 8004c60:	69bb      	ldr	r3, [r7, #24]
 8004c62:	b21c      	sxth	r4, r3
 8004c64:	88fb      	ldrh	r3, [r7, #6]
 8004c66:	9300      	str	r3, [sp, #0]
 8004c68:	4623      	mov	r3, r4
 8004c6a:	f7ff f900 	bl	8003e6e <Displ_Line>
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	3306      	adds	r3, #6
 8004c72:	61fb      	str	r3, [r7, #28]
 8004c74:	69fa      	ldr	r2, [r7, #28]
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	dbeb      	blt.n	8004c54 <testLines+0x198>
    x2    = 0;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8004c80:	2300      	movs	r3, #0
 8004c82:	61bb      	str	r3, [r7, #24]
 8004c84:	e00f      	b.n	8004ca6 <testLines+0x1ea>
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	b218      	sxth	r0, r3
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	b219      	sxth	r1, r3
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	b21a      	sxth	r2, r3
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	b21c      	sxth	r4, r3
 8004c96:	88fb      	ldrh	r3, [r7, #6]
 8004c98:	9300      	str	r3, [sp, #0]
 8004c9a:	4623      	mov	r3, r4
 8004c9c:	f7ff f8e7 	bl	8003e6e <Displ_Line>
 8004ca0:	69bb      	ldr	r3, [r7, #24]
 8004ca2:	3306      	adds	r3, #6
 8004ca4:	61bb      	str	r3, [r7, #24]
 8004ca6:	69ba      	ldr	r2, [r7, #24]
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	429a      	cmp	r2, r3
 8004cac:	dbeb      	blt.n	8004c86 <testLines+0x1ca>

}
 8004cae:	bf00      	nop
 8004cb0:	bf00      	nop
 8004cb2:	3724      	adds	r7, #36	; 0x24
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd90      	pop	{r4, r7, pc}
 8004cb8:	20006796 	.word	0x20006796
 8004cbc:	20006798 	.word	0x20006798

08004cc0 <testFastLines>:




void testFastLines(uint16_t color1, uint16_t color2)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b088      	sub	sp, #32
 8004cc4:	af02      	add	r7, sp, #8
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	460a      	mov	r2, r1
 8004cca:	80fb      	strh	r3, [r7, #6]
 8004ccc:	4613      	mov	r3, r2
 8004cce:	80bb      	strh	r3, [r7, #4]
    int           x, y, w = _width, h = _height;
 8004cd0:	4b20      	ldr	r3, [pc, #128]	; (8004d54 <testFastLines+0x94>)
 8004cd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004cd6:	60fb      	str	r3, [r7, #12]
 8004cd8:	4b1f      	ldr	r3, [pc, #124]	; (8004d58 <testFastLines+0x98>)
 8004cda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004cde:	60bb      	str	r3, [r7, #8]

    Displ_CLS(BLACK);
 8004ce0:	2000      	movs	r0, #0
 8004ce2:	f7fe fedb 	bl	8003a9c <Displ_CLS>
    for (y = 0; y < h; y += 5) Displ_Line(0, y, w-1, y, color1);
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	613b      	str	r3, [r7, #16]
 8004cea:	e011      	b.n	8004d10 <testFastLines+0x50>
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	b219      	sxth	r1, r3
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	3b01      	subs	r3, #1
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	b21a      	sxth	r2, r3
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	b218      	sxth	r0, r3
 8004cfe:	88fb      	ldrh	r3, [r7, #6]
 8004d00:	9300      	str	r3, [sp, #0]
 8004d02:	4603      	mov	r3, r0
 8004d04:	2000      	movs	r0, #0
 8004d06:	f7ff f8b2 	bl	8003e6e <Displ_Line>
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	3305      	adds	r3, #5
 8004d0e:	613b      	str	r3, [r7, #16]
 8004d10:	693a      	ldr	r2, [r7, #16]
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	dbe9      	blt.n	8004cec <testFastLines+0x2c>
    for (x = 0; x < w; x += 5) Displ_Line(x, 0, x, h-1, color2);
 8004d18:	2300      	movs	r3, #0
 8004d1a:	617b      	str	r3, [r7, #20]
 8004d1c:	e011      	b.n	8004d42 <testFastLines+0x82>
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	b218      	sxth	r0, r3
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	b21a      	sxth	r2, r3
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	3b01      	subs	r3, #1
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	b219      	sxth	r1, r3
 8004d30:	88bb      	ldrh	r3, [r7, #4]
 8004d32:	9300      	str	r3, [sp, #0]
 8004d34:	460b      	mov	r3, r1
 8004d36:	2100      	movs	r1, #0
 8004d38:	f7ff f899 	bl	8003e6e <Displ_Line>
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	3305      	adds	r3, #5
 8004d40:	617b      	str	r3, [r7, #20]
 8004d42:	697a      	ldr	r2, [r7, #20]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	dbe9      	blt.n	8004d1e <testFastLines+0x5e>
}
 8004d4a:	bf00      	nop
 8004d4c:	bf00      	nop
 8004d4e:	3718      	adds	r7, #24
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	20006796 	.word	0x20006796
 8004d58:	20006798 	.word	0x20006798

08004d5c <testRects>:




void testRects(uint16_t color)
{
 8004d5c:	b590      	push	{r4, r7, lr}
 8004d5e:	b08b      	sub	sp, #44	; 0x2c
 8004d60:	af02      	add	r7, sp, #8
 8004d62:	4603      	mov	r3, r0
 8004d64:	80fb      	strh	r3, [r7, #6]
	int           n, i, i2,
	cx = _width  / 2,
 8004d66:	4b25      	ldr	r3, [pc, #148]	; (8004dfc <testRects+0xa0>)
 8004d68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d6c:	0fda      	lsrs	r2, r3, #31
 8004d6e:	4413      	add	r3, r2
 8004d70:	105b      	asrs	r3, r3, #1
 8004d72:	b21b      	sxth	r3, r3
 8004d74:	61bb      	str	r3, [r7, #24]
	cy = _height / 2;
 8004d76:	4b22      	ldr	r3, [pc, #136]	; (8004e00 <testRects+0xa4>)
 8004d78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d7c:	0fda      	lsrs	r2, r3, #31
 8004d7e:	4413      	add	r3, r2
 8004d80:	105b      	asrs	r3, r3, #1
 8004d82:	b21b      	sxth	r3, r3
 8004d84:	617b      	str	r3, [r7, #20]

	Displ_CLS(BLACK);
 8004d86:	2000      	movs	r0, #0
 8004d88:	f7fe fe88 	bl	8003a9c <Displ_CLS>
	n     = min(_width, _height);
 8004d8c:	4b1c      	ldr	r3, [pc, #112]	; (8004e00 <testRects+0xa4>)
 8004d8e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004d92:	4b1a      	ldr	r3, [pc, #104]	; (8004dfc <testRects+0xa0>)
 8004d94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	bfa8      	it	ge
 8004d9c:	4613      	movge	r3, r2
 8004d9e:	b21b      	sxth	r3, r3
 8004da0:	613b      	str	r3, [r7, #16]
	for (i = 2; i < n; i += 6) {
 8004da2:	2302      	movs	r3, #2
 8004da4:	61fb      	str	r3, [r7, #28]
 8004da6:	e020      	b.n	8004dea <testRects+0x8e>
		i2 = i / 2;
 8004da8:	69fb      	ldr	r3, [r7, #28]
 8004daa:	0fda      	lsrs	r2, r3, #31
 8004dac:	4413      	add	r3, r2
 8004dae:	105b      	asrs	r3, r3, #1
 8004db0:	60fb      	str	r3, [r7, #12]
		Displ_Border(cx - i2, cy - i2, i, i, 1, color);
 8004db2:	69bb      	ldr	r3, [r7, #24]
 8004db4:	b29a      	uxth	r2, r3
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	1ad3      	subs	r3, r2, r3
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	b218      	sxth	r0, r3
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	b29a      	uxth	r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	b219      	sxth	r1, r3
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	b21a      	sxth	r2, r3
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	b21c      	sxth	r4, r3
 8004dd6:	88fb      	ldrh	r3, [r7, #6]
 8004dd8:	9301      	str	r3, [sp, #4]
 8004dda:	2301      	movs	r3, #1
 8004ddc:	9300      	str	r3, [sp, #0]
 8004dde:	4623      	mov	r3, r4
 8004de0:	f7ff f976 	bl	80040d0 <Displ_Border>
	for (i = 2; i < n; i += 6) {
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	3306      	adds	r3, #6
 8004de8:	61fb      	str	r3, [r7, #28]
 8004dea:	69fa      	ldr	r2, [r7, #28]
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	429a      	cmp	r2, r3
 8004df0:	dbda      	blt.n	8004da8 <testRects+0x4c>
	}
}
 8004df2:	bf00      	nop
 8004df4:	bf00      	nop
 8004df6:	3724      	adds	r7, #36	; 0x24
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd90      	pop	{r4, r7, pc}
 8004dfc:	20006796 	.word	0x20006796
 8004e00:	20006798 	.word	0x20006798

08004e04 <testFilledRects>:




void testFilledRects(uint16_t color1, uint16_t color2)
{
 8004e04:	b590      	push	{r4, r7, lr}
 8004e06:	b08b      	sub	sp, #44	; 0x2c
 8004e08:	af02      	add	r7, sp, #8
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	460a      	mov	r2, r1
 8004e0e:	80fb      	strh	r3, [r7, #6]
 8004e10:	4613      	mov	r3, r2
 8004e12:	80bb      	strh	r3, [r7, #4]
	int           n, i, i2,
	cx = _width  / 2 - 1,
 8004e14:	4b30      	ldr	r3, [pc, #192]	; (8004ed8 <testFilledRects+0xd4>)
 8004e16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004e1a:	0fda      	lsrs	r2, r3, #31
 8004e1c:	4413      	add	r3, r2
 8004e1e:	105b      	asrs	r3, r3, #1
 8004e20:	b21b      	sxth	r3, r3
 8004e22:	3b01      	subs	r3, #1
 8004e24:	61bb      	str	r3, [r7, #24]
	cy = _height / 2 - 1;
 8004e26:	4b2d      	ldr	r3, [pc, #180]	; (8004edc <testFilledRects+0xd8>)
 8004e28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004e2c:	0fda      	lsrs	r2, r3, #31
 8004e2e:	4413      	add	r3, r2
 8004e30:	105b      	asrs	r3, r3, #1
 8004e32:	b21b      	sxth	r3, r3
 8004e34:	3b01      	subs	r3, #1
 8004e36:	617b      	str	r3, [r7, #20]

	Displ_CLS(BLACK);
 8004e38:	2000      	movs	r0, #0
 8004e3a:	f7fe fe2f 	bl	8003a9c <Displ_CLS>
	n = min(_width, _height);
 8004e3e:	4b27      	ldr	r3, [pc, #156]	; (8004edc <testFilledRects+0xd8>)
 8004e40:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004e44:	4b24      	ldr	r3, [pc, #144]	; (8004ed8 <testFilledRects+0xd4>)
 8004e46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	bfa8      	it	ge
 8004e4e:	4613      	movge	r3, r2
 8004e50:	b21b      	sxth	r3, r3
 8004e52:	613b      	str	r3, [r7, #16]
	for (i = n; i > 0; i -= 6) {
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	61fb      	str	r3, [r7, #28]
 8004e58:	e035      	b.n	8004ec6 <testFilledRects+0xc2>
		i2    = i / 2;
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	0fda      	lsrs	r2, r3, #31
 8004e5e:	4413      	add	r3, r2
 8004e60:	105b      	asrs	r3, r3, #1
 8004e62:	60fb      	str	r3, [r7, #12]
		Displ_FillArea(cx - i2, cy - i2, i, i, color1);
 8004e64:	69bb      	ldr	r3, [r7, #24]
 8004e66:	b29a      	uxth	r2, r3
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	b298      	uxth	r0, r3
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	b29a      	uxth	r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	b299      	uxth	r1, r3
 8004e7c:	69fb      	ldr	r3, [r7, #28]
 8004e7e:	b29a      	uxth	r2, r3
 8004e80:	69fb      	ldr	r3, [r7, #28]
 8004e82:	b29c      	uxth	r4, r3
 8004e84:	88fb      	ldrh	r3, [r7, #6]
 8004e86:	9300      	str	r3, [sp, #0]
 8004e88:	4623      	mov	r3, r4
 8004e8a:	f7fe fc3f 	bl	800370c <Displ_FillArea>
		Displ_Border(cx - i2, cy - i2, i, i, 1, color2);
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	b29a      	uxth	r2, r3
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	1ad3      	subs	r3, r2, r3
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	b218      	sxth	r0, r3
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	b29a      	uxth	r2, r3
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	b219      	sxth	r1, r3
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	b21a      	sxth	r2, r3
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	b21c      	sxth	r4, r3
 8004eb2:	88bb      	ldrh	r3, [r7, #4]
 8004eb4:	9301      	str	r3, [sp, #4]
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	9300      	str	r3, [sp, #0]
 8004eba:	4623      	mov	r3, r4
 8004ebc:	f7ff f908 	bl	80040d0 <Displ_Border>
	for (i = n; i > 0; i -= 6) {
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	3b06      	subs	r3, #6
 8004ec4:	61fb      	str	r3, [r7, #28]
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	dcc6      	bgt.n	8004e5a <testFilledRects+0x56>
	}
}
 8004ecc:	bf00      	nop
 8004ece:	bf00      	nop
 8004ed0:	3724      	adds	r7, #36	; 0x24
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd90      	pop	{r4, r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	20006796 	.word	0x20006796
 8004edc:	20006798 	.word	0x20006798

08004ee0 <testFilledCircles>:




void testFilledCircles(uint8_t radius, uint16_t color)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b088      	sub	sp, #32
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	460a      	mov	r2, r1
 8004eea:	71fb      	strb	r3, [r7, #7]
 8004eec:	4613      	mov	r3, r2
 8004eee:	80bb      	strh	r3, [r7, #4]
    int x, y, w = _width, h = _height, r2 = radius * 2;
 8004ef0:	4b18      	ldr	r3, [pc, #96]	; (8004f54 <testFilledCircles+0x74>)
 8004ef2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ef6:	617b      	str	r3, [r7, #20]
 8004ef8:	4b17      	ldr	r3, [pc, #92]	; (8004f58 <testFilledCircles+0x78>)
 8004efa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004efe:	613b      	str	r3, [r7, #16]
 8004f00:	79fb      	ldrb	r3, [r7, #7]
 8004f02:	005b      	lsls	r3, r3, #1
 8004f04:	60fb      	str	r3, [r7, #12]
    Displ_CLS(BLACK);
 8004f06:	2000      	movs	r0, #0
 8004f08:	f7fe fdc8 	bl	8003a9c <Displ_CLS>
    for (x = radius; x < w; x += r2) {
 8004f0c:	79fb      	ldrb	r3, [r7, #7]
 8004f0e:	61fb      	str	r3, [r7, #28]
 8004f10:	e017      	b.n	8004f42 <testFilledCircles+0x62>
        for (y = radius; y < h; y += r2) {
 8004f12:	79fb      	ldrb	r3, [r7, #7]
 8004f14:	61bb      	str	r3, [r7, #24]
 8004f16:	e00c      	b.n	8004f32 <testFilledCircles+0x52>
        	Displ_fillCircle(x, y, radius, color);
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	b218      	sxth	r0, r3
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	b219      	sxth	r1, r3
 8004f20:	79fb      	ldrb	r3, [r7, #7]
 8004f22:	b21a      	sxth	r2, r3
 8004f24:	88bb      	ldrh	r3, [r7, #4]
 8004f26:	f7fe ff6f 	bl	8003e08 <Displ_fillCircle>
        for (y = radius; y < h; y += r2) {
 8004f2a:	69ba      	ldr	r2, [r7, #24]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	4413      	add	r3, r2
 8004f30:	61bb      	str	r3, [r7, #24]
 8004f32:	69ba      	ldr	r2, [r7, #24]
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	dbee      	blt.n	8004f18 <testFilledCircles+0x38>
    for (x = radius; x < w; x += r2) {
 8004f3a:	69fa      	ldr	r2, [r7, #28]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	4413      	add	r3, r2
 8004f40:	61fb      	str	r3, [r7, #28]
 8004f42:	69fa      	ldr	r2, [r7, #28]
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	429a      	cmp	r2, r3
 8004f48:	dbe3      	blt.n	8004f12 <testFilledCircles+0x32>
        }
    }
}
 8004f4a:	bf00      	nop
 8004f4c:	bf00      	nop
 8004f4e:	3720      	adds	r7, #32
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}
 8004f54:	20006796 	.word	0x20006796
 8004f58:	20006798 	.word	0x20006798

08004f5c <testCircles>:




void testCircles(uint8_t radius, uint16_t color)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b088      	sub	sp, #32
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	4603      	mov	r3, r0
 8004f64:	460a      	mov	r2, r1
 8004f66:	71fb      	strb	r3, [r7, #7]
 8004f68:	4613      	mov	r3, r2
 8004f6a:	80bb      	strh	r3, [r7, #4]
    int           x, y, r2 = radius * 2,
 8004f6c:	79fb      	ldrb	r3, [r7, #7]
 8004f6e:	005b      	lsls	r3, r3, #1
 8004f70:	617b      	str	r3, [r7, #20]
                        w = _width  + radius,
 8004f72:	4b19      	ldr	r3, [pc, #100]	; (8004fd8 <testCircles+0x7c>)
 8004f74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004f78:	461a      	mov	r2, r3
 8004f7a:	79fb      	ldrb	r3, [r7, #7]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	613b      	str	r3, [r7, #16]
                        h = _height + radius;
 8004f80:	4b16      	ldr	r3, [pc, #88]	; (8004fdc <testCircles+0x80>)
 8004f82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004f86:	461a      	mov	r2, r3
 8004f88:	79fb      	ldrb	r3, [r7, #7]
 8004f8a:	4413      	add	r3, r2
 8004f8c:	60fb      	str	r3, [r7, #12]
    // Screen is not cleared for this one -- this is
    // intentional and does not affect the reported time.
    for (x = 0; x < w; x += r2) {
 8004f8e:	2300      	movs	r3, #0
 8004f90:	61fb      	str	r3, [r7, #28]
 8004f92:	e017      	b.n	8004fc4 <testCircles+0x68>
        for (y = 0; y < h; y += r2) {
 8004f94:	2300      	movs	r3, #0
 8004f96:	61bb      	str	r3, [r7, #24]
 8004f98:	e00c      	b.n	8004fb4 <testCircles+0x58>
            Displ_drawCircle(x, y, radius, color);
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	b218      	sxth	r0, r3
 8004f9e:	69bb      	ldr	r3, [r7, #24]
 8004fa0:	b219      	sxth	r1, r3
 8004fa2:	79fb      	ldrb	r3, [r7, #7]
 8004fa4:	b21a      	sxth	r2, r3
 8004fa6:	88bb      	ldrh	r3, [r7, #4]
 8004fa8:	f7fe fca4 	bl	80038f4 <Displ_drawCircle>
        for (y = 0; y < h; y += r2) {
 8004fac:	69ba      	ldr	r2, [r7, #24]
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	4413      	add	r3, r2
 8004fb2:	61bb      	str	r3, [r7, #24]
 8004fb4:	69ba      	ldr	r2, [r7, #24]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	dbee      	blt.n	8004f9a <testCircles+0x3e>
    for (x = 0; x < w; x += r2) {
 8004fbc:	69fa      	ldr	r2, [r7, #28]
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	4413      	add	r3, r2
 8004fc2:	61fb      	str	r3, [r7, #28]
 8004fc4:	69fa      	ldr	r2, [r7, #28]
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	dbe3      	blt.n	8004f94 <testCircles+0x38>
        }
    }
}
 8004fcc:	bf00      	nop
 8004fce:	bf00      	nop
 8004fd0:	3720      	adds	r7, #32
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	20006796 	.word	0x20006796
 8004fdc:	20006798 	.word	0x20006798

08004fe0 <testTriangles>:




void testTriangles()
{
 8004fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fe2:	b089      	sub	sp, #36	; 0x24
 8004fe4:	af04      	add	r7, sp, #16
    int           n, i, cx = _width  / 2 - 1,
 8004fe6:	4b2e      	ldr	r3, [pc, #184]	; (80050a0 <testTriangles+0xc0>)
 8004fe8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004fec:	0fda      	lsrs	r2, r3, #31
 8004fee:	4413      	add	r3, r2
 8004ff0:	105b      	asrs	r3, r3, #1
 8004ff2:	b21b      	sxth	r3, r3
 8004ff4:	3b01      	subs	r3, #1
 8004ff6:	60bb      	str	r3, [r7, #8]
                        cy = _height / 2 - 1;
 8004ff8:	4b2a      	ldr	r3, [pc, #168]	; (80050a4 <testTriangles+0xc4>)
 8004ffa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ffe:	0fda      	lsrs	r2, r3, #31
 8005000:	4413      	add	r3, r2
 8005002:	105b      	asrs	r3, r3, #1
 8005004:	b21b      	sxth	r3, r3
 8005006:	3b01      	subs	r3, #1
 8005008:	607b      	str	r3, [r7, #4]

    Displ_CLS(BLACK);
 800500a:	2000      	movs	r0, #0
 800500c:	f7fe fd46 	bl	8003a9c <Displ_CLS>
    n     = min(cx, cy);
 8005010:	687a      	ldr	r2, [r7, #4]
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	4293      	cmp	r3, r2
 8005016:	bfa8      	it	ge
 8005018:	4613      	movge	r3, r2
 800501a:	603b      	str	r3, [r7, #0]
    for (i = 0; i < n; i += 5) {
 800501c:	2300      	movs	r3, #0
 800501e:	60fb      	str	r3, [r7, #12]
 8005020:	e035      	b.n	800508e <testTriangles+0xae>
    	Displ_drawTriangle(
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	b218      	sxth	r0, r3
            cx    , cy - i, // peak
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	b29a      	uxth	r2, r3
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	b29b      	uxth	r3, r3
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	b29b      	uxth	r3, r3
    	Displ_drawTriangle(
 8005032:	b21c      	sxth	r4, r3
            cx - i, cy + i, // bottom left
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	b29a      	uxth	r2, r3
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	b29b      	uxth	r3, r3
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	b29b      	uxth	r3, r3
    	Displ_drawTriangle(
 8005040:	b21d      	sxth	r5, r3
            cx - i, cy + i, // bottom left
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	b29a      	uxth	r2, r3
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	b29b      	uxth	r3, r3
 800504a:	4413      	add	r3, r2
 800504c:	b29b      	uxth	r3, r3
    	Displ_drawTriangle(
 800504e:	b21e      	sxth	r6, r3
            cx + i, cy + i, // bottom right
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	b29a      	uxth	r2, r3
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	b29b      	uxth	r3, r3
 8005058:	4413      	add	r3, r2
 800505a:	b29b      	uxth	r3, r3
    	Displ_drawTriangle(
 800505c:	b21b      	sxth	r3, r3
            cx + i, cy + i, // bottom right
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	b291      	uxth	r1, r2
 8005062:	68fa      	ldr	r2, [r7, #12]
 8005064:	b292      	uxth	r2, r2
 8005066:	440a      	add	r2, r1
 8005068:	b292      	uxth	r2, r2
    	Displ_drawTriangle(
 800506a:	b212      	sxth	r2, r2
            color565(0, 0, i));
 800506c:	68f9      	ldr	r1, [r7, #12]
 800506e:	10c9      	asrs	r1, r1, #3
 8005070:	b289      	uxth	r1, r1
    	Displ_drawTriangle(
 8005072:	f001 011f 	and.w	r1, r1, #31
 8005076:	b289      	uxth	r1, r1
 8005078:	9102      	str	r1, [sp, #8]
 800507a:	9201      	str	r2, [sp, #4]
 800507c:	9300      	str	r3, [sp, #0]
 800507e:	4633      	mov	r3, r6
 8005080:	462a      	mov	r2, r5
 8005082:	4621      	mov	r1, r4
 8005084:	f7ff f867 	bl	8004156 <Displ_drawTriangle>
    for (i = 0; i < n; i += 5) {
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	3305      	adds	r3, #5
 800508c:	60fb      	str	r3, [r7, #12]
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	429a      	cmp	r2, r3
 8005094:	dbc5      	blt.n	8005022 <testTriangles+0x42>
    }
}
 8005096:	bf00      	nop
 8005098:	bf00      	nop
 800509a:	3714      	adds	r7, #20
 800509c:	46bd      	mov	sp, r7
 800509e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050a0:	20006796 	.word	0x20006796
 80050a4:	20006798 	.word	0x20006798

080050a8 <testFilledTriangles>:





void testFilledTriangles() {
 80050a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050aa:	b089      	sub	sp, #36	; 0x24
 80050ac:	af04      	add	r7, sp, #16
    int           i, cx = _width  / 2 - 1,
 80050ae:	4b53      	ldr	r3, [pc, #332]	; (80051fc <testFilledTriangles+0x154>)
 80050b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80050b4:	0fda      	lsrs	r2, r3, #31
 80050b6:	4413      	add	r3, r2
 80050b8:	105b      	asrs	r3, r3, #1
 80050ba:	b21b      	sxth	r3, r3
 80050bc:	3b01      	subs	r3, #1
 80050be:	60bb      	str	r3, [r7, #8]
                     cy = _height / 2 - 1;
 80050c0:	4b4f      	ldr	r3, [pc, #316]	; (8005200 <testFilledTriangles+0x158>)
 80050c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80050c6:	0fda      	lsrs	r2, r3, #31
 80050c8:	4413      	add	r3, r2
 80050ca:	105b      	asrs	r3, r3, #1
 80050cc:	b21b      	sxth	r3, r3
 80050ce:	3b01      	subs	r3, #1
 80050d0:	607b      	str	r3, [r7, #4]

    Displ_CLS(BLACK);
 80050d2:	2000      	movs	r0, #0
 80050d4:	f7fe fce2 	bl	8003a9c <Displ_CLS>
    for (i = min(cx, cy); i > 10; i -= 5) {
 80050d8:	687a      	ldr	r2, [r7, #4]
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	4293      	cmp	r3, r2
 80050de:	bfa8      	it	ge
 80050e0:	4613      	movge	r3, r2
 80050e2:	60fb      	str	r3, [r7, #12]
 80050e4:	e080      	b.n	80051e8 <testFilledTriangles+0x140>
    	Displ_fillTriangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i, color565(0, i, i));
 80050e6:	68bb      	ldr	r3, [r7, #8]
 80050e8:	b21c      	sxth	r4, r3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	b29a      	uxth	r2, r3
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	1ad3      	subs	r3, r2, r3
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	b21d      	sxth	r5, r3
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	b29a      	uxth	r2, r3
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	b29b      	uxth	r3, r3
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	b29b      	uxth	r3, r3
 8005104:	b21e      	sxth	r6, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	b29a      	uxth	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	b29b      	uxth	r3, r3
 800510e:	4413      	add	r3, r2
 8005110:	b29b      	uxth	r3, r3
 8005112:	fa0f fc83 	sxth.w	ip, r3
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	b29a      	uxth	r2, r3
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	b29b      	uxth	r3, r3
 800511e:	4413      	add	r3, r2
 8005120:	b29b      	uxth	r3, r3
 8005122:	b21b      	sxth	r3, r3
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	b291      	uxth	r1, r2
 8005128:	68fa      	ldr	r2, [r7, #12]
 800512a:	b292      	uxth	r2, r2
 800512c:	440a      	add	r2, r1
 800512e:	b292      	uxth	r2, r2
 8005130:	b212      	sxth	r2, r2
 8005132:	68f9      	ldr	r1, [r7, #12]
 8005134:	00c9      	lsls	r1, r1, #3
 8005136:	b209      	sxth	r1, r1
 8005138:	f401 61fc 	and.w	r1, r1, #2016	; 0x7e0
 800513c:	b208      	sxth	r0, r1
 800513e:	68f9      	ldr	r1, [r7, #12]
 8005140:	10c9      	asrs	r1, r1, #3
 8005142:	b209      	sxth	r1, r1
 8005144:	f001 011f 	and.w	r1, r1, #31
 8005148:	b209      	sxth	r1, r1
 800514a:	4301      	orrs	r1, r0
 800514c:	b209      	sxth	r1, r1
 800514e:	b289      	uxth	r1, r1
 8005150:	9102      	str	r1, [sp, #8]
 8005152:	9201      	str	r2, [sp, #4]
 8005154:	9300      	str	r3, [sp, #0]
 8005156:	4663      	mov	r3, ip
 8005158:	4632      	mov	r2, r6
 800515a:	4629      	mov	r1, r5
 800515c:	4620      	mov	r0, r4
 800515e:	f7ff f834 	bl	80041ca <Displ_fillTriangle>
    	Displ_drawTriangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i, color565(i, i, 0));
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	b21c      	sxth	r4, r3
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	b29a      	uxth	r2, r3
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	b29b      	uxth	r3, r3
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	b29b      	uxth	r3, r3
 8005172:	b21d      	sxth	r5, r3
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	b29a      	uxth	r2, r3
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	b29b      	uxth	r3, r3
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	b29b      	uxth	r3, r3
 8005180:	b21e      	sxth	r6, r3
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	b29a      	uxth	r2, r3
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	b29b      	uxth	r3, r3
 800518a:	4413      	add	r3, r2
 800518c:	b29b      	uxth	r3, r3
 800518e:	fa0f fc83 	sxth.w	ip, r3
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	b29a      	uxth	r2, r3
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	b29b      	uxth	r3, r3
 800519a:	4413      	add	r3, r2
 800519c:	b29b      	uxth	r3, r3
 800519e:	b21a      	sxth	r2, r3
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	b299      	uxth	r1, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	b29b      	uxth	r3, r3
 80051a8:	440b      	add	r3, r1
 80051aa:	b29b      	uxth	r3, r3
 80051ac:	b219      	sxth	r1, r3
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	021b      	lsls	r3, r3, #8
 80051b2:	b21b      	sxth	r3, r3
 80051b4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80051b8:	f023 0307 	bic.w	r3, r3, #7
 80051bc:	b218      	sxth	r0, r3
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	00db      	lsls	r3, r3, #3
 80051c2:	b21b      	sxth	r3, r3
 80051c4:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 80051c8:	b21b      	sxth	r3, r3
 80051ca:	4303      	orrs	r3, r0
 80051cc:	b21b      	sxth	r3, r3
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	9302      	str	r3, [sp, #8]
 80051d2:	9101      	str	r1, [sp, #4]
 80051d4:	9200      	str	r2, [sp, #0]
 80051d6:	4663      	mov	r3, ip
 80051d8:	4632      	mov	r2, r6
 80051da:	4629      	mov	r1, r5
 80051dc:	4620      	mov	r0, r4
 80051de:	f7fe ffba 	bl	8004156 <Displ_drawTriangle>
    for (i = min(cx, cy); i > 10; i -= 5) {
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	3b05      	subs	r3, #5
 80051e6:	60fb      	str	r3, [r7, #12]
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2b0a      	cmp	r3, #10
 80051ec:	f73f af7b 	bgt.w	80050e6 <testFilledTriangles+0x3e>
    }
}
 80051f0:	bf00      	nop
 80051f2:	bf00      	nop
 80051f4:	3714      	adds	r7, #20
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051fa:	bf00      	nop
 80051fc:	20006796 	.word	0x20006796
 8005200:	20006798 	.word	0x20006798

08005204 <testRoundRects>:





void testRoundRects() {
 8005204:	b5b0      	push	{r4, r5, r7, lr}
 8005206:	b08a      	sub	sp, #40	; 0x28
 8005208:	af02      	add	r7, sp, #8
    int           w, i, i2, red, step,
                  cx = _width  / 2 - 1,
 800520a:	4b33      	ldr	r3, [pc, #204]	; (80052d8 <testRoundRects+0xd4>)
 800520c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005210:	0fda      	lsrs	r2, r3, #31
 8005212:	4413      	add	r3, r2
 8005214:	105b      	asrs	r3, r3, #1
 8005216:	b21b      	sxth	r3, r3
 8005218:	3b01      	subs	r3, #1
 800521a:	617b      	str	r3, [r7, #20]
                  cy = _height / 2 - 1;
 800521c:	4b2f      	ldr	r3, [pc, #188]	; (80052dc <testRoundRects+0xd8>)
 800521e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005222:	0fda      	lsrs	r2, r3, #31
 8005224:	4413      	add	r3, r2
 8005226:	105b      	asrs	r3, r3, #1
 8005228:	b21b      	sxth	r3, r3
 800522a:	3b01      	subs	r3, #1
 800522c:	613b      	str	r3, [r7, #16]

    Displ_CLS(BLACK);
 800522e:	2000      	movs	r0, #0
 8005230:	f7fe fc34 	bl	8003a9c <Displ_CLS>
    w     = min(_width, _height);
 8005234:	4b29      	ldr	r3, [pc, #164]	; (80052dc <testRoundRects+0xd8>)
 8005236:	f9b3 2000 	ldrsh.w	r2, [r3]
 800523a:	4b27      	ldr	r3, [pc, #156]	; (80052d8 <testRoundRects+0xd4>)
 800523c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005240:	4293      	cmp	r3, r2
 8005242:	bfa8      	it	ge
 8005244:	4613      	movge	r3, r2
 8005246:	b21b      	sxth	r3, r3
 8005248:	60fb      	str	r3, [r7, #12]
    red = 0;
 800524a:	2300      	movs	r3, #0
 800524c:	61bb      	str	r3, [r7, #24]
    step = (256 * 6) / w;
 800524e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	fb92 f3f3 	sdiv	r3, r2, r3
 8005258:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < w; i += 6) {
 800525a:	2300      	movs	r3, #0
 800525c:	61fb      	str	r3, [r7, #28]
 800525e:	e031      	b.n	80052c4 <testRoundRects+0xc0>
        i2 = i / 2;
 8005260:	69fb      	ldr	r3, [r7, #28]
 8005262:	0fda      	lsrs	r2, r3, #31
 8005264:	4413      	add	r3, r2
 8005266:	105b      	asrs	r3, r3, #1
 8005268:	607b      	str	r3, [r7, #4]
        red += step;
 800526a:	69ba      	ldr	r2, [r7, #24]
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	4413      	add	r3, r2
 8005270:	61bb      	str	r3, [r7, #24]
        Displ_drawRoundRect(cx - i2, cy - i2, i, i, i / 8, color565(red, 0, 0));
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	b29a      	uxth	r2, r3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	b29b      	uxth	r3, r3
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	b29b      	uxth	r3, r3
 800527e:	b218      	sxth	r0, r3
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	b29a      	uxth	r2, r3
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	b29b      	uxth	r3, r3
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	b29b      	uxth	r3, r3
 800528c:	b219      	sxth	r1, r3
 800528e:	69fb      	ldr	r3, [r7, #28]
 8005290:	b21c      	sxth	r4, r3
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	b21d      	sxth	r5, r3
 8005296:	69fb      	ldr	r3, [r7, #28]
 8005298:	2b00      	cmp	r3, #0
 800529a:	da00      	bge.n	800529e <testRoundRects+0x9a>
 800529c:	3307      	adds	r3, #7
 800529e:	10db      	asrs	r3, r3, #3
 80052a0:	b21a      	sxth	r2, r3
 80052a2:	69bb      	ldr	r3, [r7, #24]
 80052a4:	021b      	lsls	r3, r3, #8
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80052ac:	f023 0307 	bic.w	r3, r3, #7
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	9301      	str	r3, [sp, #4]
 80052b4:	9200      	str	r2, [sp, #0]
 80052b6:	462b      	mov	r3, r5
 80052b8:	4622      	mov	r2, r4
 80052ba:	f7ff fa27 	bl	800470c <Displ_drawRoundRect>
    for (i = 0; i < w; i += 6) {
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	3306      	adds	r3, #6
 80052c2:	61fb      	str	r3, [r7, #28]
 80052c4:	69fa      	ldr	r2, [r7, #28]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	dbc9      	blt.n	8005260 <testRoundRects+0x5c>
    }
}
 80052cc:	bf00      	nop
 80052ce:	bf00      	nop
 80052d0:	3720      	adds	r7, #32
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bdb0      	pop	{r4, r5, r7, pc}
 80052d6:	bf00      	nop
 80052d8:	20006796 	.word	0x20006796
 80052dc:	20006798 	.word	0x20006798

080052e0 <testFilledRoundRects>:





void testFilledRoundRects() {
 80052e0:	b5b0      	push	{r4, r5, r7, lr}
 80052e2:	b088      	sub	sp, #32
 80052e4:	af02      	add	r7, sp, #8
    int           i, i2, green, step,
                  cx = _width  / 2 - 1,
 80052e6:	4b36      	ldr	r3, [pc, #216]	; (80053c0 <testFilledRoundRects+0xe0>)
 80052e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80052ec:	0fda      	lsrs	r2, r3, #31
 80052ee:	4413      	add	r3, r2
 80052f0:	105b      	asrs	r3, r3, #1
 80052f2:	b21b      	sxth	r3, r3
 80052f4:	3b01      	subs	r3, #1
 80052f6:	60fb      	str	r3, [r7, #12]
                  cy = _height / 2 - 1;
 80052f8:	4b32      	ldr	r3, [pc, #200]	; (80053c4 <testFilledRoundRects+0xe4>)
 80052fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80052fe:	0fda      	lsrs	r2, r3, #31
 8005300:	4413      	add	r3, r2
 8005302:	105b      	asrs	r3, r3, #1
 8005304:	b21b      	sxth	r3, r3
 8005306:	3b01      	subs	r3, #1
 8005308:	60bb      	str	r3, [r7, #8]

    Displ_CLS(BLACK);
 800530a:	2000      	movs	r0, #0
 800530c:	f7fe fbc6 	bl	8003a9c <Displ_CLS>
    green = 256;
 8005310:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005314:	613b      	str	r3, [r7, #16]
    step = (256 * 6) / min(_width, _height);
 8005316:	4b2b      	ldr	r3, [pc, #172]	; (80053c4 <testFilledRoundRects+0xe4>)
 8005318:	f9b3 2000 	ldrsh.w	r2, [r3]
 800531c:	4b28      	ldr	r3, [pc, #160]	; (80053c0 <testFilledRoundRects+0xe0>)
 800531e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005322:	4293      	cmp	r3, r2
 8005324:	bfa8      	it	ge
 8005326:	4613      	movge	r3, r2
 8005328:	b21b      	sxth	r3, r3
 800532a:	461a      	mov	r2, r3
 800532c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005330:	fb93 f3f2 	sdiv	r3, r3, r2
 8005334:	607b      	str	r3, [r7, #4]
    for (i = min(_width, _height); i > 20; i -= 6) {
 8005336:	4b23      	ldr	r3, [pc, #140]	; (80053c4 <testFilledRoundRects+0xe4>)
 8005338:	f9b3 2000 	ldrsh.w	r2, [r3]
 800533c:	4b20      	ldr	r3, [pc, #128]	; (80053c0 <testFilledRoundRects+0xe0>)
 800533e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005342:	4293      	cmp	r3, r2
 8005344:	bfa8      	it	ge
 8005346:	4613      	movge	r3, r2
 8005348:	b21b      	sxth	r3, r3
 800534a:	617b      	str	r3, [r7, #20]
 800534c:	e02f      	b.n	80053ae <testFilledRoundRects+0xce>
        i2 = i / 2;
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	0fda      	lsrs	r2, r3, #31
 8005352:	4413      	add	r3, r2
 8005354:	105b      	asrs	r3, r3, #1
 8005356:	603b      	str	r3, [r7, #0]
        green -= step;
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	613b      	str	r3, [r7, #16]
        Displ_fillRoundRect(cx - i2, cy - i2, i, i, i / 8, color565(0, green, 0));
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	b29a      	uxth	r2, r3
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	b29b      	uxth	r3, r3
 8005368:	1ad3      	subs	r3, r2, r3
 800536a:	b29b      	uxth	r3, r3
 800536c:	b218      	sxth	r0, r3
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	b29a      	uxth	r2, r3
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	b29b      	uxth	r3, r3
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	b29b      	uxth	r3, r3
 800537a:	b219      	sxth	r1, r3
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	b21c      	sxth	r4, r3
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	b21d      	sxth	r5, r3
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	2b00      	cmp	r3, #0
 8005388:	da00      	bge.n	800538c <testFilledRoundRects+0xac>
 800538a:	3307      	adds	r3, #7
 800538c:	10db      	asrs	r3, r3, #3
 800538e:	b21b      	sxth	r3, r3
 8005390:	693a      	ldr	r2, [r7, #16]
 8005392:	00d2      	lsls	r2, r2, #3
 8005394:	b292      	uxth	r2, r2
 8005396:	f402 62fc 	and.w	r2, r2, #2016	; 0x7e0
 800539a:	b292      	uxth	r2, r2
 800539c:	9201      	str	r2, [sp, #4]
 800539e:	9300      	str	r3, [sp, #0]
 80053a0:	462b      	mov	r3, r5
 80053a2:	4622      	mov	r2, r4
 80053a4:	f7ff faa7 	bl	80048f6 <Displ_fillRoundRect>
    for (i = min(_width, _height); i > 20; i -= 6) {
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	3b06      	subs	r3, #6
 80053ac:	617b      	str	r3, [r7, #20]
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	2b14      	cmp	r3, #20
 80053b2:	dccc      	bgt.n	800534e <testFilledRoundRects+0x6e>
    }
}
 80053b4:	bf00      	nop
 80053b6:	bf00      	nop
 80053b8:	3718      	adds	r7, #24
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bdb0      	pop	{r4, r5, r7, pc}
 80053be:	bf00      	nop
 80053c0:	20006796 	.word	0x20006796
 80053c4:	20006798 	.word	0x20006798

080053c8 <testFillScreen>:




void testFillScreen()
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	af00      	add	r7, sp, #0
	Displ_CLS(RED);
 80053cc:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 80053d0:	f7fe fb64 	bl	8003a9c <Displ_CLS>
	Displ_CLS(GREEN);
 80053d4:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 80053d8:	f7fe fb60 	bl	8003a9c <Displ_CLS>
	Displ_CLS(BLUE);
 80053dc:	201f      	movs	r0, #31
 80053de:	f7fe fb5d 	bl	8003a9c <Displ_CLS>
	Displ_CLS(YELLOW);
 80053e2:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 80053e6:	f7fe fb59 	bl	8003a9c <Displ_CLS>
	Displ_CLS(BLACK);
 80053ea:	2000      	movs	r0, #0
 80053ec:	f7fe fb56 	bl	8003a9c <Displ_CLS>
}
 80053f0:	bf00      	nop
 80053f2:	bd80      	pop	{r7, pc}

080053f4 <Displ_TestAll>:





void Displ_TestAll (){
 80053f4:	b580      	push	{r7, lr}
 80053f6:	af00      	add	r7, sp, #0
	testFillScreen();
 80053f8:	f7ff ffe6 	bl	80053c8 <testFillScreen>
	testLines(CYAN);
 80053fc:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8005400:	f7ff fb5c 	bl	8004abc <testLines>
	testFastLines(RED, BLUE);
 8005404:	211f      	movs	r1, #31
 8005406:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 800540a:	f7ff fc59 	bl	8004cc0 <testFastLines>
	testRects(GREEN);
 800540e:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8005412:	f7ff fca3 	bl	8004d5c <testRects>
	testFilledRects(YELLOW, MAGENTA);
 8005416:	f64f 011f 	movw	r1, #63519	; 0xf81f
 800541a:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 800541e:	f7ff fcf1 	bl	8004e04 <testFilledRects>
	testFilledCircles(10, MAGENTA);
 8005422:	f64f 011f 	movw	r1, #63519	; 0xf81f
 8005426:	200a      	movs	r0, #10
 8005428:	f7ff fd5a 	bl	8004ee0 <testFilledCircles>
	testCircles(10, WHITE);
 800542c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005430:	200a      	movs	r0, #10
 8005432:	f7ff fd93 	bl	8004f5c <testCircles>
	testTriangles();
 8005436:	f7ff fdd3 	bl	8004fe0 <testTriangles>
	testFilledTriangles();
 800543a:	f7ff fe35 	bl	80050a8 <testFilledTriangles>
	testRoundRects();
 800543e:	f7ff fee1 	bl	8005204 <testRoundRects>
	testFilledRoundRects();
 8005442:	f7ff ff4d 	bl	80052e0 <testFilledRoundRects>
}
 8005446:	bf00      	nop
 8005448:	bd80      	pop	{r7, pc}
	...

0800544c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800544c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005484 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005450:	480d      	ldr	r0, [pc, #52]	; (8005488 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005452:	490e      	ldr	r1, [pc, #56]	; (800548c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005454:	4a0e      	ldr	r2, [pc, #56]	; (8005490 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005456:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005458:	e002      	b.n	8005460 <LoopCopyDataInit>

0800545a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800545a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800545c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800545e:	3304      	adds	r3, #4

08005460 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005460:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005462:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005464:	d3f9      	bcc.n	800545a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005466:	4a0b      	ldr	r2, [pc, #44]	; (8005494 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005468:	4c0b      	ldr	r4, [pc, #44]	; (8005498 <LoopFillZerobss+0x26>)
  movs r3, #0
 800546a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800546c:	e001      	b.n	8005472 <LoopFillZerobss>

0800546e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800546e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005470:	3204      	adds	r2, #4

08005472 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005472:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005474:	d3fb      	bcc.n	800546e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005476:	f7fd ff0d 	bl	8003294 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800547a:	f004 fd29 	bl	8009ed0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800547e:	f7fc fe05 	bl	800208c <main>
  bx  lr    
 8005482:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005484:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005488:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800548c:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8005490:	0800d138 	.word	0x0800d138
  ldr r2, =_sbss
 8005494:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8005498:	200070f4 	.word	0x200070f4

0800549c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800549c:	e7fe      	b.n	800549c <ADC_IRQHandler>
	...

080054a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80054a4:	4b0e      	ldr	r3, [pc, #56]	; (80054e0 <HAL_Init+0x40>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a0d      	ldr	r2, [pc, #52]	; (80054e0 <HAL_Init+0x40>)
 80054aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80054ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80054b0:	4b0b      	ldr	r3, [pc, #44]	; (80054e0 <HAL_Init+0x40>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a0a      	ldr	r2, [pc, #40]	; (80054e0 <HAL_Init+0x40>)
 80054b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80054ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80054bc:	4b08      	ldr	r3, [pc, #32]	; (80054e0 <HAL_Init+0x40>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a07      	ldr	r2, [pc, #28]	; (80054e0 <HAL_Init+0x40>)
 80054c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80054c8:	2003      	movs	r0, #3
 80054ca:	f000 fd53 	bl	8005f74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80054ce:	2000      	movs	r0, #0
 80054d0:	f000 f808 	bl	80054e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80054d4:	f7fd fb72 	bl	8002bbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80054d8:	2300      	movs	r3, #0
}
 80054da:	4618      	mov	r0, r3
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	40023c00 	.word	0x40023c00

080054e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b082      	sub	sp, #8
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80054ec:	4b12      	ldr	r3, [pc, #72]	; (8005538 <HAL_InitTick+0x54>)
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	4b12      	ldr	r3, [pc, #72]	; (800553c <HAL_InitTick+0x58>)
 80054f2:	781b      	ldrb	r3, [r3, #0]
 80054f4:	4619      	mov	r1, r3
 80054f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80054fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80054fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005502:	4618      	mov	r0, r3
 8005504:	f000 fd6b 	bl	8005fde <HAL_SYSTICK_Config>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d001      	beq.n	8005512 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	e00e      	b.n	8005530 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2b0f      	cmp	r3, #15
 8005516:	d80a      	bhi.n	800552e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005518:	2200      	movs	r2, #0
 800551a:	6879      	ldr	r1, [r7, #4]
 800551c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005520:	f000 fd33 	bl	8005f8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005524:	4a06      	ldr	r2, [pc, #24]	; (8005540 <HAL_InitTick+0x5c>)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800552a:	2300      	movs	r3, #0
 800552c:	e000      	b.n	8005530 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
}
 8005530:	4618      	mov	r0, r3
 8005532:	3708      	adds	r7, #8
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}
 8005538:	20000038 	.word	0x20000038
 800553c:	20000048 	.word	0x20000048
 8005540:	20000044 	.word	0x20000044

08005544 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005544:	b480      	push	{r7}
 8005546:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005548:	4b06      	ldr	r3, [pc, #24]	; (8005564 <HAL_IncTick+0x20>)
 800554a:	781b      	ldrb	r3, [r3, #0]
 800554c:	461a      	mov	r2, r3
 800554e:	4b06      	ldr	r3, [pc, #24]	; (8005568 <HAL_IncTick+0x24>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	4413      	add	r3, r2
 8005554:	4a04      	ldr	r2, [pc, #16]	; (8005568 <HAL_IncTick+0x24>)
 8005556:	6013      	str	r3, [r2, #0]
}
 8005558:	bf00      	nop
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop
 8005564:	20000048 	.word	0x20000048
 8005568:	20006fa4 	.word	0x20006fa4

0800556c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800556c:	b480      	push	{r7}
 800556e:	af00      	add	r7, sp, #0
  return uwTick;
 8005570:	4b03      	ldr	r3, [pc, #12]	; (8005580 <HAL_GetTick+0x14>)
 8005572:	681b      	ldr	r3, [r3, #0]
}
 8005574:	4618      	mov	r0, r3
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr
 800557e:	bf00      	nop
 8005580:	20006fa4 	.word	0x20006fa4

08005584 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800558c:	f7ff ffee 	bl	800556c <HAL_GetTick>
 8005590:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800559c:	d005      	beq.n	80055aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800559e:	4b0a      	ldr	r3, [pc, #40]	; (80055c8 <HAL_Delay+0x44>)
 80055a0:	781b      	ldrb	r3, [r3, #0]
 80055a2:	461a      	mov	r2, r3
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	4413      	add	r3, r2
 80055a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80055aa:	bf00      	nop
 80055ac:	f7ff ffde 	bl	800556c <HAL_GetTick>
 80055b0:	4602      	mov	r2, r0
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d8f7      	bhi.n	80055ac <HAL_Delay+0x28>
  {
  }
}
 80055bc:	bf00      	nop
 80055be:	bf00      	nop
 80055c0:	3710      	adds	r7, #16
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
 80055c6:	bf00      	nop
 80055c8:	20000048 	.word	0x20000048

080055cc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b084      	sub	sp, #16
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055d4:	2300      	movs	r3, #0
 80055d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d101      	bne.n	80055e2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e033      	b.n	800564a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d109      	bne.n	80055fe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f7fd fb0e 	bl	8002c0c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005602:	f003 0310 	and.w	r3, r3, #16
 8005606:	2b00      	cmp	r3, #0
 8005608:	d118      	bne.n	800563c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800560e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005612:	f023 0302 	bic.w	r3, r3, #2
 8005616:	f043 0202 	orr.w	r2, r3, #2
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 fa5a 	bl	8005ad8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562e:	f023 0303 	bic.w	r3, r3, #3
 8005632:	f043 0201 	orr.w	r2, r3, #1
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	641a      	str	r2, [r3, #64]	; 0x40
 800563a:	e001      	b.n	8005640 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005648:	7bfb      	ldrb	r3, [r7, #15]
}
 800564a:	4618      	mov	r0, r3
 800564c:	3710      	adds	r7, #16
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
	...

08005654 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b086      	sub	sp, #24
 8005658:	af00      	add	r7, sp, #0
 800565a:	60f8      	str	r0, [r7, #12]
 800565c:	60b9      	str	r1, [r7, #8]
 800565e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8005660:	2300      	movs	r3, #0
 8005662:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800566a:	2b01      	cmp	r3, #1
 800566c:	d101      	bne.n	8005672 <HAL_ADC_Start_DMA+0x1e>
 800566e:	2302      	movs	r3, #2
 8005670:	e0e9      	b.n	8005846 <HAL_ADC_Start_DMA+0x1f2>
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2201      	movs	r2, #1
 8005676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	f003 0301 	and.w	r3, r3, #1
 8005684:	2b01      	cmp	r3, #1
 8005686:	d018      	beq.n	80056ba <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	689a      	ldr	r2, [r3, #8]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f042 0201 	orr.w	r2, r2, #1
 8005696:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005698:	4b6d      	ldr	r3, [pc, #436]	; (8005850 <HAL_ADC_Start_DMA+0x1fc>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a6d      	ldr	r2, [pc, #436]	; (8005854 <HAL_ADC_Start_DMA+0x200>)
 800569e:	fba2 2303 	umull	r2, r3, r2, r3
 80056a2:	0c9a      	lsrs	r2, r3, #18
 80056a4:	4613      	mov	r3, r2
 80056a6:	005b      	lsls	r3, r3, #1
 80056a8:	4413      	add	r3, r2
 80056aa:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80056ac:	e002      	b.n	80056b4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	3b01      	subs	r3, #1
 80056b2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d1f9      	bne.n	80056ae <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056c8:	d107      	bne.n	80056da <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	689a      	ldr	r2, [r3, #8]
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056d8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	f003 0301 	and.w	r3, r3, #1
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	f040 80a1 	bne.w	800582c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ee:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80056f2:	f023 0301 	bic.w	r3, r3, #1
 80056f6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005708:	2b00      	cmp	r3, #0
 800570a:	d007      	beq.n	800571c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005710:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005714:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005720:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005724:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005728:	d106      	bne.n	8005738 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800572e:	f023 0206 	bic.w	r2, r3, #6
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	645a      	str	r2, [r3, #68]	; 0x44
 8005736:	e002      	b.n	800573e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2200      	movs	r2, #0
 800573c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005746:	4b44      	ldr	r3, [pc, #272]	; (8005858 <HAL_ADC_Start_DMA+0x204>)
 8005748:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800574e:	4a43      	ldr	r2, [pc, #268]	; (800585c <HAL_ADC_Start_DMA+0x208>)
 8005750:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005756:	4a42      	ldr	r2, [pc, #264]	; (8005860 <HAL_ADC_Start_DMA+0x20c>)
 8005758:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575e:	4a41      	ldr	r2, [pc, #260]	; (8005864 <HAL_ADC_Start_DMA+0x210>)
 8005760:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800576a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	685a      	ldr	r2, [r3, #4]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800577a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	689a      	ldr	r2, [r3, #8]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800578a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	334c      	adds	r3, #76	; 0x4c
 8005796:	4619      	mov	r1, r3
 8005798:	68ba      	ldr	r2, [r7, #8]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f000 fcda 	bl	8006154 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	f003 031f 	and.w	r3, r3, #31
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d12a      	bne.n	8005802 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a2d      	ldr	r2, [pc, #180]	; (8005868 <HAL_ADC_Start_DMA+0x214>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d015      	beq.n	80057e2 <HAL_ADC_Start_DMA+0x18e>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a2c      	ldr	r2, [pc, #176]	; (800586c <HAL_ADC_Start_DMA+0x218>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d105      	bne.n	80057cc <HAL_ADC_Start_DMA+0x178>
 80057c0:	4b25      	ldr	r3, [pc, #148]	; (8005858 <HAL_ADC_Start_DMA+0x204>)
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	f003 031f 	and.w	r3, r3, #31
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d00a      	beq.n	80057e2 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a27      	ldr	r2, [pc, #156]	; (8005870 <HAL_ADC_Start_DMA+0x21c>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d136      	bne.n	8005844 <HAL_ADC_Start_DMA+0x1f0>
 80057d6:	4b20      	ldr	r3, [pc, #128]	; (8005858 <HAL_ADC_Start_DMA+0x204>)
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	f003 0310 	and.w	r3, r3, #16
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d130      	bne.n	8005844 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d129      	bne.n	8005844 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	689a      	ldr	r2, [r3, #8]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80057fe:	609a      	str	r2, [r3, #8]
 8005800:	e020      	b.n	8005844 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a18      	ldr	r2, [pc, #96]	; (8005868 <HAL_ADC_Start_DMA+0x214>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d11b      	bne.n	8005844 <HAL_ADC_Start_DMA+0x1f0>
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005816:	2b00      	cmp	r3, #0
 8005818:	d114      	bne.n	8005844 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	689a      	ldr	r2, [r3, #8]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005828:	609a      	str	r2, [r3, #8]
 800582a:	e00b      	b.n	8005844 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005830:	f043 0210 	orr.w	r2, r3, #16
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800583c:	f043 0201 	orr.w	r2, r3, #1
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8005844:	2300      	movs	r3, #0
}
 8005846:	4618      	mov	r0, r3
 8005848:	3718      	adds	r7, #24
 800584a:	46bd      	mov	sp, r7
 800584c:	bd80      	pop	{r7, pc}
 800584e:	bf00      	nop
 8005850:	20000038 	.word	0x20000038
 8005854:	431bde83 	.word	0x431bde83
 8005858:	40012300 	.word	0x40012300
 800585c:	08005cd1 	.word	0x08005cd1
 8005860:	08005d8b 	.word	0x08005d8b
 8005864:	08005da7 	.word	0x08005da7
 8005868:	40012000 	.word	0x40012000
 800586c:	40012100 	.word	0x40012100
 8005870:	40012200 	.word	0x40012200

08005874 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005874:	b480      	push	{r7}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800587e:	2300      	movs	r3, #0
 8005880:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005888:	2b01      	cmp	r3, #1
 800588a:	d101      	bne.n	8005890 <HAL_ADC_ConfigChannel+0x1c>
 800588c:	2302      	movs	r3, #2
 800588e:	e113      	b.n	8005ab8 <HAL_ADC_ConfigChannel+0x244>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2b09      	cmp	r3, #9
 800589e:	d925      	bls.n	80058ec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	68d9      	ldr	r1, [r3, #12]
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	b29b      	uxth	r3, r3
 80058ac:	461a      	mov	r2, r3
 80058ae:	4613      	mov	r3, r2
 80058b0:	005b      	lsls	r3, r3, #1
 80058b2:	4413      	add	r3, r2
 80058b4:	3b1e      	subs	r3, #30
 80058b6:	2207      	movs	r2, #7
 80058b8:	fa02 f303 	lsl.w	r3, r2, r3
 80058bc:	43da      	mvns	r2, r3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	400a      	ands	r2, r1
 80058c4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68d9      	ldr	r1, [r3, #12]
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	689a      	ldr	r2, [r3, #8]
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	4618      	mov	r0, r3
 80058d8:	4603      	mov	r3, r0
 80058da:	005b      	lsls	r3, r3, #1
 80058dc:	4403      	add	r3, r0
 80058de:	3b1e      	subs	r3, #30
 80058e0:	409a      	lsls	r2, r3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	430a      	orrs	r2, r1
 80058e8:	60da      	str	r2, [r3, #12]
 80058ea:	e022      	b.n	8005932 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	6919      	ldr	r1, [r3, #16]
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	461a      	mov	r2, r3
 80058fa:	4613      	mov	r3, r2
 80058fc:	005b      	lsls	r3, r3, #1
 80058fe:	4413      	add	r3, r2
 8005900:	2207      	movs	r2, #7
 8005902:	fa02 f303 	lsl.w	r3, r2, r3
 8005906:	43da      	mvns	r2, r3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	400a      	ands	r2, r1
 800590e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	6919      	ldr	r1, [r3, #16]
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	689a      	ldr	r2, [r3, #8]
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	b29b      	uxth	r3, r3
 8005920:	4618      	mov	r0, r3
 8005922:	4603      	mov	r3, r0
 8005924:	005b      	lsls	r3, r3, #1
 8005926:	4403      	add	r3, r0
 8005928:	409a      	lsls	r2, r3
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	430a      	orrs	r2, r1
 8005930:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	2b06      	cmp	r3, #6
 8005938:	d824      	bhi.n	8005984 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	685a      	ldr	r2, [r3, #4]
 8005944:	4613      	mov	r3, r2
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	4413      	add	r3, r2
 800594a:	3b05      	subs	r3, #5
 800594c:	221f      	movs	r2, #31
 800594e:	fa02 f303 	lsl.w	r3, r2, r3
 8005952:	43da      	mvns	r2, r3
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	400a      	ands	r2, r1
 800595a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	b29b      	uxth	r3, r3
 8005968:	4618      	mov	r0, r3
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	685a      	ldr	r2, [r3, #4]
 800596e:	4613      	mov	r3, r2
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	4413      	add	r3, r2
 8005974:	3b05      	subs	r3, #5
 8005976:	fa00 f203 	lsl.w	r2, r0, r3
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	430a      	orrs	r2, r1
 8005980:	635a      	str	r2, [r3, #52]	; 0x34
 8005982:	e04c      	b.n	8005a1e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	2b0c      	cmp	r3, #12
 800598a:	d824      	bhi.n	80059d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	685a      	ldr	r2, [r3, #4]
 8005996:	4613      	mov	r3, r2
 8005998:	009b      	lsls	r3, r3, #2
 800599a:	4413      	add	r3, r2
 800599c:	3b23      	subs	r3, #35	; 0x23
 800599e:	221f      	movs	r2, #31
 80059a0:	fa02 f303 	lsl.w	r3, r2, r3
 80059a4:	43da      	mvns	r2, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	400a      	ands	r2, r1
 80059ac:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	4618      	mov	r0, r3
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	685a      	ldr	r2, [r3, #4]
 80059c0:	4613      	mov	r3, r2
 80059c2:	009b      	lsls	r3, r3, #2
 80059c4:	4413      	add	r3, r2
 80059c6:	3b23      	subs	r3, #35	; 0x23
 80059c8:	fa00 f203 	lsl.w	r2, r0, r3
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	430a      	orrs	r2, r1
 80059d2:	631a      	str	r2, [r3, #48]	; 0x30
 80059d4:	e023      	b.n	8005a1e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	685a      	ldr	r2, [r3, #4]
 80059e0:	4613      	mov	r3, r2
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	4413      	add	r3, r2
 80059e6:	3b41      	subs	r3, #65	; 0x41
 80059e8:	221f      	movs	r2, #31
 80059ea:	fa02 f303 	lsl.w	r3, r2, r3
 80059ee:	43da      	mvns	r2, r3
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	400a      	ands	r2, r1
 80059f6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	b29b      	uxth	r3, r3
 8005a04:	4618      	mov	r0, r3
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	685a      	ldr	r2, [r3, #4]
 8005a0a:	4613      	mov	r3, r2
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	4413      	add	r3, r2
 8005a10:	3b41      	subs	r3, #65	; 0x41
 8005a12:	fa00 f203 	lsl.w	r2, r0, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	430a      	orrs	r2, r1
 8005a1c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005a1e:	4b29      	ldr	r3, [pc, #164]	; (8005ac4 <HAL_ADC_ConfigChannel+0x250>)
 8005a20:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a28      	ldr	r2, [pc, #160]	; (8005ac8 <HAL_ADC_ConfigChannel+0x254>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d10f      	bne.n	8005a4c <HAL_ADC_ConfigChannel+0x1d8>
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2b12      	cmp	r3, #18
 8005a32:	d10b      	bne.n	8005a4c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a1d      	ldr	r2, [pc, #116]	; (8005ac8 <HAL_ADC_ConfigChannel+0x254>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d12b      	bne.n	8005aae <HAL_ADC_ConfigChannel+0x23a>
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a1c      	ldr	r2, [pc, #112]	; (8005acc <HAL_ADC_ConfigChannel+0x258>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d003      	beq.n	8005a68 <HAL_ADC_ConfigChannel+0x1f4>
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	2b11      	cmp	r3, #17
 8005a66:	d122      	bne.n	8005aae <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a11      	ldr	r2, [pc, #68]	; (8005acc <HAL_ADC_ConfigChannel+0x258>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d111      	bne.n	8005aae <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005a8a:	4b11      	ldr	r3, [pc, #68]	; (8005ad0 <HAL_ADC_ConfigChannel+0x25c>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a11      	ldr	r2, [pc, #68]	; (8005ad4 <HAL_ADC_ConfigChannel+0x260>)
 8005a90:	fba2 2303 	umull	r2, r3, r2, r3
 8005a94:	0c9a      	lsrs	r2, r3, #18
 8005a96:	4613      	mov	r3, r2
 8005a98:	009b      	lsls	r3, r3, #2
 8005a9a:	4413      	add	r3, r2
 8005a9c:	005b      	lsls	r3, r3, #1
 8005a9e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005aa0:	e002      	b.n	8005aa8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	3b01      	subs	r3, #1
 8005aa6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d1f9      	bne.n	8005aa2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005ab6:	2300      	movs	r3, #0
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3714      	adds	r7, #20
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr
 8005ac4:	40012300 	.word	0x40012300
 8005ac8:	40012000 	.word	0x40012000
 8005acc:	10000012 	.word	0x10000012
 8005ad0:	20000038 	.word	0x20000038
 8005ad4:	431bde83 	.word	0x431bde83

08005ad8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b085      	sub	sp, #20
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005ae0:	4b79      	ldr	r3, [pc, #484]	; (8005cc8 <ADC_Init+0x1f0>)
 8005ae2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	685a      	ldr	r2, [r3, #4]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	431a      	orrs	r2, r3
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	685a      	ldr	r2, [r3, #4]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b0c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	6859      	ldr	r1, [r3, #4]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	691b      	ldr	r3, [r3, #16]
 8005b18:	021a      	lsls	r2, r3, #8
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	430a      	orrs	r2, r1
 8005b20:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	685a      	ldr	r2, [r3, #4]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005b30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	6859      	ldr	r1, [r3, #4]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	689a      	ldr	r2, [r3, #8]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	430a      	orrs	r2, r1
 8005b42:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	689a      	ldr	r2, [r3, #8]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	6899      	ldr	r1, [r3, #8]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	68da      	ldr	r2, [r3, #12]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	430a      	orrs	r2, r1
 8005b64:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b6a:	4a58      	ldr	r2, [pc, #352]	; (8005ccc <ADC_Init+0x1f4>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d022      	beq.n	8005bb6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	689a      	ldr	r2, [r3, #8]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005b7e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	6899      	ldr	r1, [r3, #8]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	430a      	orrs	r2, r1
 8005b90:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	689a      	ldr	r2, [r3, #8]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005ba0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	6899      	ldr	r1, [r3, #8]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	430a      	orrs	r2, r1
 8005bb2:	609a      	str	r2, [r3, #8]
 8005bb4:	e00f      	b.n	8005bd6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	689a      	ldr	r2, [r3, #8]
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005bc4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	689a      	ldr	r2, [r3, #8]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005bd4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	689a      	ldr	r2, [r3, #8]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f022 0202 	bic.w	r2, r2, #2
 8005be4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	6899      	ldr	r1, [r3, #8]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	7e1b      	ldrb	r3, [r3, #24]
 8005bf0:	005a      	lsls	r2, r3, #1
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	430a      	orrs	r2, r1
 8005bf8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d01b      	beq.n	8005c3c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c12:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	685a      	ldr	r2, [r3, #4]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005c22:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	6859      	ldr	r1, [r3, #4]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c2e:	3b01      	subs	r3, #1
 8005c30:	035a      	lsls	r2, r3, #13
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	430a      	orrs	r2, r1
 8005c38:	605a      	str	r2, [r3, #4]
 8005c3a:	e007      	b.n	8005c4c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	685a      	ldr	r2, [r3, #4]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c4a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005c5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	69db      	ldr	r3, [r3, #28]
 8005c66:	3b01      	subs	r3, #1
 8005c68:	051a      	lsls	r2, r3, #20
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	430a      	orrs	r2, r1
 8005c70:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	689a      	ldr	r2, [r3, #8]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005c80:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	6899      	ldr	r1, [r3, #8]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005c8e:	025a      	lsls	r2, r3, #9
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	430a      	orrs	r2, r1
 8005c96:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	689a      	ldr	r2, [r3, #8]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ca6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	6899      	ldr	r1, [r3, #8]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	695b      	ldr	r3, [r3, #20]
 8005cb2:	029a      	lsls	r2, r3, #10
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	430a      	orrs	r2, r1
 8005cba:	609a      	str	r2, [r3, #8]
}
 8005cbc:	bf00      	nop
 8005cbe:	3714      	adds	r7, #20
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr
 8005cc8:	40012300 	.word	0x40012300
 8005ccc:	0f000001 	.word	0x0f000001

08005cd0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b084      	sub	sp, #16
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cdc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ce2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d13c      	bne.n	8005d64 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d12b      	bne.n	8005d5c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d127      	bne.n	8005d5c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d12:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d006      	beq.n	8005d28 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d119      	bne.n	8005d5c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	685a      	ldr	r2, [r3, #4]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f022 0220 	bic.w	r2, r2, #32
 8005d36:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d3c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d105      	bne.n	8005d5c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d54:	f043 0201 	orr.w	r2, r3, #1
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005d5c:	68f8      	ldr	r0, [r7, #12]
 8005d5e:	f7fc fe47 	bl	80029f0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005d62:	e00e      	b.n	8005d82 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d68:	f003 0310 	and.w	r3, r3, #16
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d003      	beq.n	8005d78 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005d70:	68f8      	ldr	r0, [r7, #12]
 8005d72:	f7fc fe7d 	bl	8002a70 <HAL_ADC_ErrorCallback>
}
 8005d76:	e004      	b.n	8005d82 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	4798      	blx	r3
}
 8005d82:	bf00      	nop
 8005d84:	3710      	adds	r7, #16
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}

08005d8a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005d8a:	b580      	push	{r7, lr}
 8005d8c:	b084      	sub	sp, #16
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d96:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005d98:	68f8      	ldr	r0, [r7, #12]
 8005d9a:	f7fc fe49 	bl	8002a30 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005d9e:	bf00      	nop
 8005da0:	3710      	adds	r7, #16
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}

08005da6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8005da6:	b580      	push	{r7, lr}
 8005da8:	b084      	sub	sp, #16
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005db2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2240      	movs	r2, #64	; 0x40
 8005db8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dbe:	f043 0204 	orr.w	r2, r3, #4
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005dc6:	68f8      	ldr	r0, [r7, #12]
 8005dc8:	f7fc fe52 	bl	8002a70 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005dcc:	bf00      	nop
 8005dce:	3710      	adds	r7, #16
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b085      	sub	sp, #20
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f003 0307 	and.w	r3, r3, #7
 8005de2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005de4:	4b0c      	ldr	r3, [pc, #48]	; (8005e18 <__NVIC_SetPriorityGrouping+0x44>)
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005dea:	68ba      	ldr	r2, [r7, #8]
 8005dec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005df0:	4013      	ands	r3, r2
 8005df2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005dfc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005e00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005e06:	4a04      	ldr	r2, [pc, #16]	; (8005e18 <__NVIC_SetPriorityGrouping+0x44>)
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	60d3      	str	r3, [r2, #12]
}
 8005e0c:	bf00      	nop
 8005e0e:	3714      	adds	r7, #20
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr
 8005e18:	e000ed00 	.word	0xe000ed00

08005e1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005e20:	4b04      	ldr	r3, [pc, #16]	; (8005e34 <__NVIC_GetPriorityGrouping+0x18>)
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	0a1b      	lsrs	r3, r3, #8
 8005e26:	f003 0307 	and.w	r3, r3, #7
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr
 8005e34:	e000ed00 	.word	0xe000ed00

08005e38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b083      	sub	sp, #12
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	4603      	mov	r3, r0
 8005e40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	db0b      	blt.n	8005e62 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e4a:	79fb      	ldrb	r3, [r7, #7]
 8005e4c:	f003 021f 	and.w	r2, r3, #31
 8005e50:	4907      	ldr	r1, [pc, #28]	; (8005e70 <__NVIC_EnableIRQ+0x38>)
 8005e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e56:	095b      	lsrs	r3, r3, #5
 8005e58:	2001      	movs	r0, #1
 8005e5a:	fa00 f202 	lsl.w	r2, r0, r2
 8005e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005e62:	bf00      	nop
 8005e64:	370c      	adds	r7, #12
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop
 8005e70:	e000e100 	.word	0xe000e100

08005e74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	6039      	str	r1, [r7, #0]
 8005e7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	db0a      	blt.n	8005e9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	b2da      	uxtb	r2, r3
 8005e8c:	490c      	ldr	r1, [pc, #48]	; (8005ec0 <__NVIC_SetPriority+0x4c>)
 8005e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e92:	0112      	lsls	r2, r2, #4
 8005e94:	b2d2      	uxtb	r2, r2
 8005e96:	440b      	add	r3, r1
 8005e98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005e9c:	e00a      	b.n	8005eb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	b2da      	uxtb	r2, r3
 8005ea2:	4908      	ldr	r1, [pc, #32]	; (8005ec4 <__NVIC_SetPriority+0x50>)
 8005ea4:	79fb      	ldrb	r3, [r7, #7]
 8005ea6:	f003 030f 	and.w	r3, r3, #15
 8005eaa:	3b04      	subs	r3, #4
 8005eac:	0112      	lsls	r2, r2, #4
 8005eae:	b2d2      	uxtb	r2, r2
 8005eb0:	440b      	add	r3, r1
 8005eb2:	761a      	strb	r2, [r3, #24]
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr
 8005ec0:	e000e100 	.word	0xe000e100
 8005ec4:	e000ed00 	.word	0xe000ed00

08005ec8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b089      	sub	sp, #36	; 0x24
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	60f8      	str	r0, [r7, #12]
 8005ed0:	60b9      	str	r1, [r7, #8]
 8005ed2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f003 0307 	and.w	r3, r3, #7
 8005eda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005edc:	69fb      	ldr	r3, [r7, #28]
 8005ede:	f1c3 0307 	rsb	r3, r3, #7
 8005ee2:	2b04      	cmp	r3, #4
 8005ee4:	bf28      	it	cs
 8005ee6:	2304      	movcs	r3, #4
 8005ee8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005eea:	69fb      	ldr	r3, [r7, #28]
 8005eec:	3304      	adds	r3, #4
 8005eee:	2b06      	cmp	r3, #6
 8005ef0:	d902      	bls.n	8005ef8 <NVIC_EncodePriority+0x30>
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	3b03      	subs	r3, #3
 8005ef6:	e000      	b.n	8005efa <NVIC_EncodePriority+0x32>
 8005ef8:	2300      	movs	r3, #0
 8005efa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005efc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005f00:	69bb      	ldr	r3, [r7, #24]
 8005f02:	fa02 f303 	lsl.w	r3, r2, r3
 8005f06:	43da      	mvns	r2, r3
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	401a      	ands	r2, r3
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005f10:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	fa01 f303 	lsl.w	r3, r1, r3
 8005f1a:	43d9      	mvns	r1, r3
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f20:	4313      	orrs	r3, r2
         );
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3724      	adds	r7, #36	; 0x24
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr
	...

08005f30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b082      	sub	sp, #8
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005f40:	d301      	bcc.n	8005f46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005f42:	2301      	movs	r3, #1
 8005f44:	e00f      	b.n	8005f66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005f46:	4a0a      	ldr	r2, [pc, #40]	; (8005f70 <SysTick_Config+0x40>)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005f4e:	210f      	movs	r1, #15
 8005f50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f54:	f7ff ff8e 	bl	8005e74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005f58:	4b05      	ldr	r3, [pc, #20]	; (8005f70 <SysTick_Config+0x40>)
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f5e:	4b04      	ldr	r3, [pc, #16]	; (8005f70 <SysTick_Config+0x40>)
 8005f60:	2207      	movs	r2, #7
 8005f62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005f64:	2300      	movs	r3, #0
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3708      	adds	r7, #8
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	e000e010 	.word	0xe000e010

08005f74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b082      	sub	sp, #8
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f7ff ff29 	bl	8005dd4 <__NVIC_SetPriorityGrouping>
}
 8005f82:	bf00      	nop
 8005f84:	3708      	adds	r7, #8
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b086      	sub	sp, #24
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	4603      	mov	r3, r0
 8005f92:	60b9      	str	r1, [r7, #8]
 8005f94:	607a      	str	r2, [r7, #4]
 8005f96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005f9c:	f7ff ff3e 	bl	8005e1c <__NVIC_GetPriorityGrouping>
 8005fa0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005fa2:	687a      	ldr	r2, [r7, #4]
 8005fa4:	68b9      	ldr	r1, [r7, #8]
 8005fa6:	6978      	ldr	r0, [r7, #20]
 8005fa8:	f7ff ff8e 	bl	8005ec8 <NVIC_EncodePriority>
 8005fac:	4602      	mov	r2, r0
 8005fae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fb2:	4611      	mov	r1, r2
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	f7ff ff5d 	bl	8005e74 <__NVIC_SetPriority>
}
 8005fba:	bf00      	nop
 8005fbc:	3718      	adds	r7, #24
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}

08005fc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005fc2:	b580      	push	{r7, lr}
 8005fc4:	b082      	sub	sp, #8
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	4603      	mov	r3, r0
 8005fca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f7ff ff31 	bl	8005e38 <__NVIC_EnableIRQ>
}
 8005fd6:	bf00      	nop
 8005fd8:	3708      	adds	r7, #8
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}

08005fde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005fde:	b580      	push	{r7, lr}
 8005fe0:	b082      	sub	sp, #8
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f7ff ffa2 	bl	8005f30 <SysTick_Config>
 8005fec:	4603      	mov	r3, r0
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3708      	adds	r7, #8
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}
	...

08005ff8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b086      	sub	sp, #24
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006000:	2300      	movs	r3, #0
 8006002:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006004:	f7ff fab2 	bl	800556c <HAL_GetTick>
 8006008:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d101      	bne.n	8006014 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	e099      	b.n	8006148 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2202      	movs	r2, #2
 8006018:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f022 0201 	bic.w	r2, r2, #1
 8006032:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006034:	e00f      	b.n	8006056 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006036:	f7ff fa99 	bl	800556c <HAL_GetTick>
 800603a:	4602      	mov	r2, r0
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	1ad3      	subs	r3, r2, r3
 8006040:	2b05      	cmp	r3, #5
 8006042:	d908      	bls.n	8006056 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2220      	movs	r2, #32
 8006048:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2203      	movs	r2, #3
 800604e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006052:	2303      	movs	r3, #3
 8006054:	e078      	b.n	8006148 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f003 0301 	and.w	r3, r3, #1
 8006060:	2b00      	cmp	r3, #0
 8006062:	d1e8      	bne.n	8006036 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800606c:	697a      	ldr	r2, [r7, #20]
 800606e:	4b38      	ldr	r3, [pc, #224]	; (8006150 <HAL_DMA_Init+0x158>)
 8006070:	4013      	ands	r3, r2
 8006072:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	685a      	ldr	r2, [r3, #4]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006082:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	691b      	ldr	r3, [r3, #16]
 8006088:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800608e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	699b      	ldr	r3, [r3, #24]
 8006094:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800609a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6a1b      	ldr	r3, [r3, #32]
 80060a0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80060a2:	697a      	ldr	r2, [r7, #20]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ac:	2b04      	cmp	r3, #4
 80060ae:	d107      	bne.n	80060c0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060b8:	4313      	orrs	r3, r2
 80060ba:	697a      	ldr	r2, [r7, #20]
 80060bc:	4313      	orrs	r3, r2
 80060be:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	697a      	ldr	r2, [r7, #20]
 80060c6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	695b      	ldr	r3, [r3, #20]
 80060ce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	f023 0307 	bic.w	r3, r3, #7
 80060d6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060dc:	697a      	ldr	r2, [r7, #20]
 80060de:	4313      	orrs	r3, r2
 80060e0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e6:	2b04      	cmp	r3, #4
 80060e8:	d117      	bne.n	800611a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ee:	697a      	ldr	r2, [r7, #20]
 80060f0:	4313      	orrs	r3, r2
 80060f2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d00e      	beq.n	800611a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f000 fb01 	bl	8006704 <DMA_CheckFifoParam>
 8006102:	4603      	mov	r3, r0
 8006104:	2b00      	cmp	r3, #0
 8006106:	d008      	beq.n	800611a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2240      	movs	r2, #64	; 0x40
 800610c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2201      	movs	r2, #1
 8006112:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006116:	2301      	movs	r3, #1
 8006118:	e016      	b.n	8006148 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	697a      	ldr	r2, [r7, #20]
 8006120:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f000 fab8 	bl	8006698 <DMA_CalcBaseAndBitshift>
 8006128:	4603      	mov	r3, r0
 800612a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006130:	223f      	movs	r2, #63	; 0x3f
 8006132:	409a      	lsls	r2, r3
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2200      	movs	r2, #0
 800613c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2201      	movs	r2, #1
 8006142:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006146:	2300      	movs	r3, #0
}
 8006148:	4618      	mov	r0, r3
 800614a:	3718      	adds	r7, #24
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}
 8006150:	f010803f 	.word	0xf010803f

08006154 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b086      	sub	sp, #24
 8006158:	af00      	add	r7, sp, #0
 800615a:	60f8      	str	r0, [r7, #12]
 800615c:	60b9      	str	r1, [r7, #8]
 800615e:	607a      	str	r2, [r7, #4]
 8006160:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006162:	2300      	movs	r3, #0
 8006164:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800616a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006172:	2b01      	cmp	r3, #1
 8006174:	d101      	bne.n	800617a <HAL_DMA_Start_IT+0x26>
 8006176:	2302      	movs	r3, #2
 8006178:	e040      	b.n	80061fc <HAL_DMA_Start_IT+0xa8>
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2201      	movs	r2, #1
 800617e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006188:	b2db      	uxtb	r3, r3
 800618a:	2b01      	cmp	r3, #1
 800618c:	d12f      	bne.n	80061ee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2202      	movs	r2, #2
 8006192:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2200      	movs	r2, #0
 800619a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	68b9      	ldr	r1, [r7, #8]
 80061a2:	68f8      	ldr	r0, [r7, #12]
 80061a4:	f000 fa4a 	bl	800663c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061ac:	223f      	movs	r2, #63	; 0x3f
 80061ae:	409a      	lsls	r2, r3
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f042 0216 	orr.w	r2, r2, #22
 80061c2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d007      	beq.n	80061dc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f042 0208 	orr.w	r2, r2, #8
 80061da:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f042 0201 	orr.w	r2, r2, #1
 80061ea:	601a      	str	r2, [r3, #0]
 80061ec:	e005      	b.n	80061fa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2200      	movs	r2, #0
 80061f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80061f6:	2302      	movs	r3, #2
 80061f8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80061fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3718      	adds	r7, #24
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}

08006204 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b084      	sub	sp, #16
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006210:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006212:	f7ff f9ab 	bl	800556c <HAL_GetTick>
 8006216:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800621e:	b2db      	uxtb	r3, r3
 8006220:	2b02      	cmp	r3, #2
 8006222:	d008      	beq.n	8006236 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2280      	movs	r2, #128	; 0x80
 8006228:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	e052      	b.n	80062dc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f022 0216 	bic.w	r2, r2, #22
 8006244:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	695a      	ldr	r2, [r3, #20]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006254:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800625a:	2b00      	cmp	r3, #0
 800625c:	d103      	bne.n	8006266 <HAL_DMA_Abort+0x62>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006262:	2b00      	cmp	r3, #0
 8006264:	d007      	beq.n	8006276 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f022 0208 	bic.w	r2, r2, #8
 8006274:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f022 0201 	bic.w	r2, r2, #1
 8006284:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006286:	e013      	b.n	80062b0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006288:	f7ff f970 	bl	800556c <HAL_GetTick>
 800628c:	4602      	mov	r2, r0
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	1ad3      	subs	r3, r2, r3
 8006292:	2b05      	cmp	r3, #5
 8006294:	d90c      	bls.n	80062b0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2220      	movs	r2, #32
 800629a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2203      	movs	r2, #3
 80062a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2200      	movs	r2, #0
 80062a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80062ac:	2303      	movs	r3, #3
 80062ae:	e015      	b.n	80062dc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f003 0301 	and.w	r3, r3, #1
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d1e4      	bne.n	8006288 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062c2:	223f      	movs	r2, #63	; 0x3f
 80062c4:	409a      	lsls	r2, r3
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2201      	movs	r2, #1
 80062ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80062da:	2300      	movs	r3, #0
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3710      	adds	r7, #16
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	2b02      	cmp	r3, #2
 80062f6:	d004      	beq.n	8006302 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2280      	movs	r2, #128	; 0x80
 80062fc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e00c      	b.n	800631c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2205      	movs	r2, #5
 8006306:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f022 0201 	bic.w	r2, r2, #1
 8006318:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800631a:	2300      	movs	r3, #0
}
 800631c:	4618      	mov	r0, r3
 800631e:	370c      	adds	r7, #12
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr

08006328 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b086      	sub	sp, #24
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006330:	2300      	movs	r3, #0
 8006332:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006334:	4b8e      	ldr	r3, [pc, #568]	; (8006570 <HAL_DMA_IRQHandler+0x248>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a8e      	ldr	r2, [pc, #568]	; (8006574 <HAL_DMA_IRQHandler+0x24c>)
 800633a:	fba2 2303 	umull	r2, r3, r2, r3
 800633e:	0a9b      	lsrs	r3, r3, #10
 8006340:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006346:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006352:	2208      	movs	r2, #8
 8006354:	409a      	lsls	r2, r3
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	4013      	ands	r3, r2
 800635a:	2b00      	cmp	r3, #0
 800635c:	d01a      	beq.n	8006394 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f003 0304 	and.w	r3, r3, #4
 8006368:	2b00      	cmp	r3, #0
 800636a:	d013      	beq.n	8006394 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f022 0204 	bic.w	r2, r2, #4
 800637a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006380:	2208      	movs	r2, #8
 8006382:	409a      	lsls	r2, r3
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800638c:	f043 0201 	orr.w	r2, r3, #1
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006398:	2201      	movs	r2, #1
 800639a:	409a      	lsls	r2, r3
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	4013      	ands	r3, r2
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d012      	beq.n	80063ca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	695b      	ldr	r3, [r3, #20]
 80063aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d00b      	beq.n	80063ca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063b6:	2201      	movs	r2, #1
 80063b8:	409a      	lsls	r2, r3
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063c2:	f043 0202 	orr.w	r2, r3, #2
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063ce:	2204      	movs	r2, #4
 80063d0:	409a      	lsls	r2, r3
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	4013      	ands	r3, r2
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d012      	beq.n	8006400 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f003 0302 	and.w	r3, r3, #2
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d00b      	beq.n	8006400 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063ec:	2204      	movs	r2, #4
 80063ee:	409a      	lsls	r2, r3
 80063f0:	693b      	ldr	r3, [r7, #16]
 80063f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063f8:	f043 0204 	orr.w	r2, r3, #4
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006404:	2210      	movs	r2, #16
 8006406:	409a      	lsls	r2, r3
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	4013      	ands	r3, r2
 800640c:	2b00      	cmp	r3, #0
 800640e:	d043      	beq.n	8006498 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f003 0308 	and.w	r3, r3, #8
 800641a:	2b00      	cmp	r3, #0
 800641c:	d03c      	beq.n	8006498 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006422:	2210      	movs	r2, #16
 8006424:	409a      	lsls	r2, r3
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006434:	2b00      	cmp	r3, #0
 8006436:	d018      	beq.n	800646a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006442:	2b00      	cmp	r3, #0
 8006444:	d108      	bne.n	8006458 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800644a:	2b00      	cmp	r3, #0
 800644c:	d024      	beq.n	8006498 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	4798      	blx	r3
 8006456:	e01f      	b.n	8006498 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800645c:	2b00      	cmp	r3, #0
 800645e:	d01b      	beq.n	8006498 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	4798      	blx	r3
 8006468:	e016      	b.n	8006498 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006474:	2b00      	cmp	r3, #0
 8006476:	d107      	bne.n	8006488 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f022 0208 	bic.w	r2, r2, #8
 8006486:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800648c:	2b00      	cmp	r3, #0
 800648e:	d003      	beq.n	8006498 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800649c:	2220      	movs	r2, #32
 800649e:	409a      	lsls	r2, r3
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	4013      	ands	r3, r2
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	f000 808f 	beq.w	80065c8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 0310 	and.w	r3, r3, #16
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	f000 8087 	beq.w	80065c8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064be:	2220      	movs	r2, #32
 80064c0:	409a      	lsls	r2, r3
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	2b05      	cmp	r3, #5
 80064d0:	d136      	bne.n	8006540 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f022 0216 	bic.w	r2, r2, #22
 80064e0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	695a      	ldr	r2, [r3, #20]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80064f0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d103      	bne.n	8006502 <HAL_DMA_IRQHandler+0x1da>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d007      	beq.n	8006512 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f022 0208 	bic.w	r2, r2, #8
 8006510:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006516:	223f      	movs	r2, #63	; 0x3f
 8006518:	409a      	lsls	r2, r3
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2201      	movs	r2, #1
 8006522:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2200      	movs	r2, #0
 800652a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006532:	2b00      	cmp	r3, #0
 8006534:	d07e      	beq.n	8006634 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	4798      	blx	r3
        }
        return;
 800653e:	e079      	b.n	8006634 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800654a:	2b00      	cmp	r3, #0
 800654c:	d01d      	beq.n	800658a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006558:	2b00      	cmp	r3, #0
 800655a:	d10d      	bne.n	8006578 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006560:	2b00      	cmp	r3, #0
 8006562:	d031      	beq.n	80065c8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	4798      	blx	r3
 800656c:	e02c      	b.n	80065c8 <HAL_DMA_IRQHandler+0x2a0>
 800656e:	bf00      	nop
 8006570:	20000038 	.word	0x20000038
 8006574:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800657c:	2b00      	cmp	r3, #0
 800657e:	d023      	beq.n	80065c8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	4798      	blx	r3
 8006588:	e01e      	b.n	80065c8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006594:	2b00      	cmp	r3, #0
 8006596:	d10f      	bne.n	80065b8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f022 0210 	bic.w	r2, r2, #16
 80065a6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d003      	beq.n	80065c8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d032      	beq.n	8006636 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065d4:	f003 0301 	and.w	r3, r3, #1
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d022      	beq.n	8006622 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2205      	movs	r2, #5
 80065e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f022 0201 	bic.w	r2, r2, #1
 80065f2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	3301      	adds	r3, #1
 80065f8:	60bb      	str	r3, [r7, #8]
 80065fa:	697a      	ldr	r2, [r7, #20]
 80065fc:	429a      	cmp	r2, r3
 80065fe:	d307      	bcc.n	8006610 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 0301 	and.w	r3, r3, #1
 800660a:	2b00      	cmp	r3, #0
 800660c:	d1f2      	bne.n	80065f4 <HAL_DMA_IRQHandler+0x2cc>
 800660e:	e000      	b.n	8006612 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006610:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2201      	movs	r2, #1
 8006616:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2200      	movs	r2, #0
 800661e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006626:	2b00      	cmp	r3, #0
 8006628:	d005      	beq.n	8006636 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	4798      	blx	r3
 8006632:	e000      	b.n	8006636 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006634:	bf00      	nop
    }
  }
}
 8006636:	3718      	adds	r7, #24
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800663c:	b480      	push	{r7}
 800663e:	b085      	sub	sp, #20
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	607a      	str	r2, [r7, #4]
 8006648:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006658:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	683a      	ldr	r2, [r7, #0]
 8006660:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	2b40      	cmp	r3, #64	; 0x40
 8006668:	d108      	bne.n	800667c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	68ba      	ldr	r2, [r7, #8]
 8006678:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800667a:	e007      	b.n	800668c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	68ba      	ldr	r2, [r7, #8]
 8006682:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	687a      	ldr	r2, [r7, #4]
 800668a:	60da      	str	r2, [r3, #12]
}
 800668c:	bf00      	nop
 800668e:	3714      	adds	r7, #20
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr

08006698 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006698:	b480      	push	{r7}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	3b10      	subs	r3, #16
 80066a8:	4a14      	ldr	r2, [pc, #80]	; (80066fc <DMA_CalcBaseAndBitshift+0x64>)
 80066aa:	fba2 2303 	umull	r2, r3, r2, r3
 80066ae:	091b      	lsrs	r3, r3, #4
 80066b0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80066b2:	4a13      	ldr	r2, [pc, #76]	; (8006700 <DMA_CalcBaseAndBitshift+0x68>)
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	4413      	add	r3, r2
 80066b8:	781b      	ldrb	r3, [r3, #0]
 80066ba:	461a      	mov	r2, r3
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2b03      	cmp	r3, #3
 80066c4:	d909      	bls.n	80066da <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80066ce:	f023 0303 	bic.w	r3, r3, #3
 80066d2:	1d1a      	adds	r2, r3, #4
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	659a      	str	r2, [r3, #88]	; 0x58
 80066d8:	e007      	b.n	80066ea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80066e2:	f023 0303 	bic.w	r3, r3, #3
 80066e6:	687a      	ldr	r2, [r7, #4]
 80066e8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3714      	adds	r7, #20
 80066f2:	46bd      	mov	sp, r7
 80066f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f8:	4770      	bx	lr
 80066fa:	bf00      	nop
 80066fc:	aaaaaaab 	.word	0xaaaaaaab
 8006700:	0800d0ec 	.word	0x0800d0ec

08006704 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006704:	b480      	push	{r7}
 8006706:	b085      	sub	sp, #20
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800670c:	2300      	movs	r3, #0
 800670e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006714:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	699b      	ldr	r3, [r3, #24]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d11f      	bne.n	800675e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	2b03      	cmp	r3, #3
 8006722:	d856      	bhi.n	80067d2 <DMA_CheckFifoParam+0xce>
 8006724:	a201      	add	r2, pc, #4	; (adr r2, 800672c <DMA_CheckFifoParam+0x28>)
 8006726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800672a:	bf00      	nop
 800672c:	0800673d 	.word	0x0800673d
 8006730:	0800674f 	.word	0x0800674f
 8006734:	0800673d 	.word	0x0800673d
 8006738:	080067d3 	.word	0x080067d3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006740:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006744:	2b00      	cmp	r3, #0
 8006746:	d046      	beq.n	80067d6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800674c:	e043      	b.n	80067d6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006752:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006756:	d140      	bne.n	80067da <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006758:	2301      	movs	r3, #1
 800675a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800675c:	e03d      	b.n	80067da <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	699b      	ldr	r3, [r3, #24]
 8006762:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006766:	d121      	bne.n	80067ac <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	2b03      	cmp	r3, #3
 800676c:	d837      	bhi.n	80067de <DMA_CheckFifoParam+0xda>
 800676e:	a201      	add	r2, pc, #4	; (adr r2, 8006774 <DMA_CheckFifoParam+0x70>)
 8006770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006774:	08006785 	.word	0x08006785
 8006778:	0800678b 	.word	0x0800678b
 800677c:	08006785 	.word	0x08006785
 8006780:	0800679d 	.word	0x0800679d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	73fb      	strb	r3, [r7, #15]
      break;
 8006788:	e030      	b.n	80067ec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800678e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006792:	2b00      	cmp	r3, #0
 8006794:	d025      	beq.n	80067e2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800679a:	e022      	b.n	80067e2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067a0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80067a4:	d11f      	bne.n	80067e6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80067aa:	e01c      	b.n	80067e6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	2b02      	cmp	r3, #2
 80067b0:	d903      	bls.n	80067ba <DMA_CheckFifoParam+0xb6>
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	2b03      	cmp	r3, #3
 80067b6:	d003      	beq.n	80067c0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80067b8:	e018      	b.n	80067ec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	73fb      	strb	r3, [r7, #15]
      break;
 80067be:	e015      	b.n	80067ec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d00e      	beq.n	80067ea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	73fb      	strb	r3, [r7, #15]
      break;
 80067d0:	e00b      	b.n	80067ea <DMA_CheckFifoParam+0xe6>
      break;
 80067d2:	bf00      	nop
 80067d4:	e00a      	b.n	80067ec <DMA_CheckFifoParam+0xe8>
      break;
 80067d6:	bf00      	nop
 80067d8:	e008      	b.n	80067ec <DMA_CheckFifoParam+0xe8>
      break;
 80067da:	bf00      	nop
 80067dc:	e006      	b.n	80067ec <DMA_CheckFifoParam+0xe8>
      break;
 80067de:	bf00      	nop
 80067e0:	e004      	b.n	80067ec <DMA_CheckFifoParam+0xe8>
      break;
 80067e2:	bf00      	nop
 80067e4:	e002      	b.n	80067ec <DMA_CheckFifoParam+0xe8>
      break;   
 80067e6:	bf00      	nop
 80067e8:	e000      	b.n	80067ec <DMA_CheckFifoParam+0xe8>
      break;
 80067ea:	bf00      	nop
    }
  } 
  
  return status; 
 80067ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3714      	adds	r7, #20
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr
 80067fa:	bf00      	nop

080067fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b089      	sub	sp, #36	; 0x24
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
 8006804:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006806:	2300      	movs	r3, #0
 8006808:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800680a:	2300      	movs	r3, #0
 800680c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800680e:	2300      	movs	r3, #0
 8006810:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006812:	2300      	movs	r3, #0
 8006814:	61fb      	str	r3, [r7, #28]
 8006816:	e165      	b.n	8006ae4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006818:	2201      	movs	r2, #1
 800681a:	69fb      	ldr	r3, [r7, #28]
 800681c:	fa02 f303 	lsl.w	r3, r2, r3
 8006820:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	697a      	ldr	r2, [r7, #20]
 8006828:	4013      	ands	r3, r2
 800682a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800682c:	693a      	ldr	r2, [r7, #16]
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	429a      	cmp	r2, r3
 8006832:	f040 8154 	bne.w	8006ade <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	f003 0303 	and.w	r3, r3, #3
 800683e:	2b01      	cmp	r3, #1
 8006840:	d005      	beq.n	800684e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800684a:	2b02      	cmp	r3, #2
 800684c:	d130      	bne.n	80068b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006854:	69fb      	ldr	r3, [r7, #28]
 8006856:	005b      	lsls	r3, r3, #1
 8006858:	2203      	movs	r2, #3
 800685a:	fa02 f303 	lsl.w	r3, r2, r3
 800685e:	43db      	mvns	r3, r3
 8006860:	69ba      	ldr	r2, [r7, #24]
 8006862:	4013      	ands	r3, r2
 8006864:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	68da      	ldr	r2, [r3, #12]
 800686a:	69fb      	ldr	r3, [r7, #28]
 800686c:	005b      	lsls	r3, r3, #1
 800686e:	fa02 f303 	lsl.w	r3, r2, r3
 8006872:	69ba      	ldr	r2, [r7, #24]
 8006874:	4313      	orrs	r3, r2
 8006876:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	69ba      	ldr	r2, [r7, #24]
 800687c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	685b      	ldr	r3, [r3, #4]
 8006882:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006884:	2201      	movs	r2, #1
 8006886:	69fb      	ldr	r3, [r7, #28]
 8006888:	fa02 f303 	lsl.w	r3, r2, r3
 800688c:	43db      	mvns	r3, r3
 800688e:	69ba      	ldr	r2, [r7, #24]
 8006890:	4013      	ands	r3, r2
 8006892:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	091b      	lsrs	r3, r3, #4
 800689a:	f003 0201 	and.w	r2, r3, #1
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	fa02 f303 	lsl.w	r3, r2, r3
 80068a4:	69ba      	ldr	r2, [r7, #24]
 80068a6:	4313      	orrs	r3, r2
 80068a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	69ba      	ldr	r2, [r7, #24]
 80068ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	f003 0303 	and.w	r3, r3, #3
 80068b8:	2b03      	cmp	r3, #3
 80068ba:	d017      	beq.n	80068ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80068c2:	69fb      	ldr	r3, [r7, #28]
 80068c4:	005b      	lsls	r3, r3, #1
 80068c6:	2203      	movs	r2, #3
 80068c8:	fa02 f303 	lsl.w	r3, r2, r3
 80068cc:	43db      	mvns	r3, r3
 80068ce:	69ba      	ldr	r2, [r7, #24]
 80068d0:	4013      	ands	r3, r2
 80068d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	689a      	ldr	r2, [r3, #8]
 80068d8:	69fb      	ldr	r3, [r7, #28]
 80068da:	005b      	lsls	r3, r3, #1
 80068dc:	fa02 f303 	lsl.w	r3, r2, r3
 80068e0:	69ba      	ldr	r2, [r7, #24]
 80068e2:	4313      	orrs	r3, r2
 80068e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	69ba      	ldr	r2, [r7, #24]
 80068ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	f003 0303 	and.w	r3, r3, #3
 80068f4:	2b02      	cmp	r3, #2
 80068f6:	d123      	bne.n	8006940 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	08da      	lsrs	r2, r3, #3
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	3208      	adds	r2, #8
 8006900:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006904:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006906:	69fb      	ldr	r3, [r7, #28]
 8006908:	f003 0307 	and.w	r3, r3, #7
 800690c:	009b      	lsls	r3, r3, #2
 800690e:	220f      	movs	r2, #15
 8006910:	fa02 f303 	lsl.w	r3, r2, r3
 8006914:	43db      	mvns	r3, r3
 8006916:	69ba      	ldr	r2, [r7, #24]
 8006918:	4013      	ands	r3, r2
 800691a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	691a      	ldr	r2, [r3, #16]
 8006920:	69fb      	ldr	r3, [r7, #28]
 8006922:	f003 0307 	and.w	r3, r3, #7
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	fa02 f303 	lsl.w	r3, r2, r3
 800692c:	69ba      	ldr	r2, [r7, #24]
 800692e:	4313      	orrs	r3, r2
 8006930:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	08da      	lsrs	r2, r3, #3
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	3208      	adds	r2, #8
 800693a:	69b9      	ldr	r1, [r7, #24]
 800693c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006946:	69fb      	ldr	r3, [r7, #28]
 8006948:	005b      	lsls	r3, r3, #1
 800694a:	2203      	movs	r2, #3
 800694c:	fa02 f303 	lsl.w	r3, r2, r3
 8006950:	43db      	mvns	r3, r3
 8006952:	69ba      	ldr	r2, [r7, #24]
 8006954:	4013      	ands	r3, r2
 8006956:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	f003 0203 	and.w	r2, r3, #3
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	005b      	lsls	r3, r3, #1
 8006964:	fa02 f303 	lsl.w	r3, r2, r3
 8006968:	69ba      	ldr	r2, [r7, #24]
 800696a:	4313      	orrs	r3, r2
 800696c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	69ba      	ldr	r2, [r7, #24]
 8006972:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800697c:	2b00      	cmp	r3, #0
 800697e:	f000 80ae 	beq.w	8006ade <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006982:	2300      	movs	r3, #0
 8006984:	60fb      	str	r3, [r7, #12]
 8006986:	4b5d      	ldr	r3, [pc, #372]	; (8006afc <HAL_GPIO_Init+0x300>)
 8006988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800698a:	4a5c      	ldr	r2, [pc, #368]	; (8006afc <HAL_GPIO_Init+0x300>)
 800698c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006990:	6453      	str	r3, [r2, #68]	; 0x44
 8006992:	4b5a      	ldr	r3, [pc, #360]	; (8006afc <HAL_GPIO_Init+0x300>)
 8006994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006996:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800699a:	60fb      	str	r3, [r7, #12]
 800699c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800699e:	4a58      	ldr	r2, [pc, #352]	; (8006b00 <HAL_GPIO_Init+0x304>)
 80069a0:	69fb      	ldr	r3, [r7, #28]
 80069a2:	089b      	lsrs	r3, r3, #2
 80069a4:	3302      	adds	r3, #2
 80069a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80069ac:	69fb      	ldr	r3, [r7, #28]
 80069ae:	f003 0303 	and.w	r3, r3, #3
 80069b2:	009b      	lsls	r3, r3, #2
 80069b4:	220f      	movs	r2, #15
 80069b6:	fa02 f303 	lsl.w	r3, r2, r3
 80069ba:	43db      	mvns	r3, r3
 80069bc:	69ba      	ldr	r2, [r7, #24]
 80069be:	4013      	ands	r3, r2
 80069c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a4f      	ldr	r2, [pc, #316]	; (8006b04 <HAL_GPIO_Init+0x308>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d025      	beq.n	8006a16 <HAL_GPIO_Init+0x21a>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4a4e      	ldr	r2, [pc, #312]	; (8006b08 <HAL_GPIO_Init+0x30c>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d01f      	beq.n	8006a12 <HAL_GPIO_Init+0x216>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	4a4d      	ldr	r2, [pc, #308]	; (8006b0c <HAL_GPIO_Init+0x310>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d019      	beq.n	8006a0e <HAL_GPIO_Init+0x212>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	4a4c      	ldr	r2, [pc, #304]	; (8006b10 <HAL_GPIO_Init+0x314>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d013      	beq.n	8006a0a <HAL_GPIO_Init+0x20e>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	4a4b      	ldr	r2, [pc, #300]	; (8006b14 <HAL_GPIO_Init+0x318>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d00d      	beq.n	8006a06 <HAL_GPIO_Init+0x20a>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	4a4a      	ldr	r2, [pc, #296]	; (8006b18 <HAL_GPIO_Init+0x31c>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d007      	beq.n	8006a02 <HAL_GPIO_Init+0x206>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	4a49      	ldr	r2, [pc, #292]	; (8006b1c <HAL_GPIO_Init+0x320>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d101      	bne.n	80069fe <HAL_GPIO_Init+0x202>
 80069fa:	2306      	movs	r3, #6
 80069fc:	e00c      	b.n	8006a18 <HAL_GPIO_Init+0x21c>
 80069fe:	2307      	movs	r3, #7
 8006a00:	e00a      	b.n	8006a18 <HAL_GPIO_Init+0x21c>
 8006a02:	2305      	movs	r3, #5
 8006a04:	e008      	b.n	8006a18 <HAL_GPIO_Init+0x21c>
 8006a06:	2304      	movs	r3, #4
 8006a08:	e006      	b.n	8006a18 <HAL_GPIO_Init+0x21c>
 8006a0a:	2303      	movs	r3, #3
 8006a0c:	e004      	b.n	8006a18 <HAL_GPIO_Init+0x21c>
 8006a0e:	2302      	movs	r3, #2
 8006a10:	e002      	b.n	8006a18 <HAL_GPIO_Init+0x21c>
 8006a12:	2301      	movs	r3, #1
 8006a14:	e000      	b.n	8006a18 <HAL_GPIO_Init+0x21c>
 8006a16:	2300      	movs	r3, #0
 8006a18:	69fa      	ldr	r2, [r7, #28]
 8006a1a:	f002 0203 	and.w	r2, r2, #3
 8006a1e:	0092      	lsls	r2, r2, #2
 8006a20:	4093      	lsls	r3, r2
 8006a22:	69ba      	ldr	r2, [r7, #24]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006a28:	4935      	ldr	r1, [pc, #212]	; (8006b00 <HAL_GPIO_Init+0x304>)
 8006a2a:	69fb      	ldr	r3, [r7, #28]
 8006a2c:	089b      	lsrs	r3, r3, #2
 8006a2e:	3302      	adds	r3, #2
 8006a30:	69ba      	ldr	r2, [r7, #24]
 8006a32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006a36:	4b3a      	ldr	r3, [pc, #232]	; (8006b20 <HAL_GPIO_Init+0x324>)
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	43db      	mvns	r3, r3
 8006a40:	69ba      	ldr	r2, [r7, #24]
 8006a42:	4013      	ands	r3, r2
 8006a44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d003      	beq.n	8006a5a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8006a52:	69ba      	ldr	r2, [r7, #24]
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006a5a:	4a31      	ldr	r2, [pc, #196]	; (8006b20 <HAL_GPIO_Init+0x324>)
 8006a5c:	69bb      	ldr	r3, [r7, #24]
 8006a5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006a60:	4b2f      	ldr	r3, [pc, #188]	; (8006b20 <HAL_GPIO_Init+0x324>)
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	43db      	mvns	r3, r3
 8006a6a:	69ba      	ldr	r2, [r7, #24]
 8006a6c:	4013      	ands	r3, r2
 8006a6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d003      	beq.n	8006a84 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8006a7c:	69ba      	ldr	r2, [r7, #24]
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	4313      	orrs	r3, r2
 8006a82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006a84:	4a26      	ldr	r2, [pc, #152]	; (8006b20 <HAL_GPIO_Init+0x324>)
 8006a86:	69bb      	ldr	r3, [r7, #24]
 8006a88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006a8a:	4b25      	ldr	r3, [pc, #148]	; (8006b20 <HAL_GPIO_Init+0x324>)
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	43db      	mvns	r3, r3
 8006a94:	69ba      	ldr	r2, [r7, #24]
 8006a96:	4013      	ands	r3, r2
 8006a98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d003      	beq.n	8006aae <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8006aa6:	69ba      	ldr	r2, [r7, #24]
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006aae:	4a1c      	ldr	r2, [pc, #112]	; (8006b20 <HAL_GPIO_Init+0x324>)
 8006ab0:	69bb      	ldr	r3, [r7, #24]
 8006ab2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006ab4:	4b1a      	ldr	r3, [pc, #104]	; (8006b20 <HAL_GPIO_Init+0x324>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	43db      	mvns	r3, r3
 8006abe:	69ba      	ldr	r2, [r7, #24]
 8006ac0:	4013      	ands	r3, r2
 8006ac2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d003      	beq.n	8006ad8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006ad0:	69ba      	ldr	r2, [r7, #24]
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006ad8:	4a11      	ldr	r2, [pc, #68]	; (8006b20 <HAL_GPIO_Init+0x324>)
 8006ada:	69bb      	ldr	r3, [r7, #24]
 8006adc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006ade:	69fb      	ldr	r3, [r7, #28]
 8006ae0:	3301      	adds	r3, #1
 8006ae2:	61fb      	str	r3, [r7, #28]
 8006ae4:	69fb      	ldr	r3, [r7, #28]
 8006ae6:	2b0f      	cmp	r3, #15
 8006ae8:	f67f ae96 	bls.w	8006818 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006aec:	bf00      	nop
 8006aee:	bf00      	nop
 8006af0:	3724      	adds	r7, #36	; 0x24
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr
 8006afa:	bf00      	nop
 8006afc:	40023800 	.word	0x40023800
 8006b00:	40013800 	.word	0x40013800
 8006b04:	40020000 	.word	0x40020000
 8006b08:	40020400 	.word	0x40020400
 8006b0c:	40020800 	.word	0x40020800
 8006b10:	40020c00 	.word	0x40020c00
 8006b14:	40021000 	.word	0x40021000
 8006b18:	40021400 	.word	0x40021400
 8006b1c:	40021800 	.word	0x40021800
 8006b20:	40013c00 	.word	0x40013c00

08006b24 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b085      	sub	sp, #20
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	460b      	mov	r3, r1
 8006b2e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	691a      	ldr	r2, [r3, #16]
 8006b34:	887b      	ldrh	r3, [r7, #2]
 8006b36:	4013      	ands	r3, r2
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d002      	beq.n	8006b42 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	73fb      	strb	r3, [r7, #15]
 8006b40:	e001      	b.n	8006b46 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006b42:	2300      	movs	r3, #0
 8006b44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3714      	adds	r7, #20
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr

08006b54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	460b      	mov	r3, r1
 8006b5e:	807b      	strh	r3, [r7, #2]
 8006b60:	4613      	mov	r3, r2
 8006b62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006b64:	787b      	ldrb	r3, [r7, #1]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d003      	beq.n	8006b72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006b6a:	887a      	ldrh	r2, [r7, #2]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006b70:	e003      	b.n	8006b7a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006b72:	887b      	ldrh	r3, [r7, #2]
 8006b74:	041a      	lsls	r2, r3, #16
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	619a      	str	r2, [r3, #24]
}
 8006b7a:	bf00      	nop
 8006b7c:	370c      	adds	r7, #12
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr

08006b86 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006b86:	b480      	push	{r7}
 8006b88:	b085      	sub	sp, #20
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	6078      	str	r0, [r7, #4]
 8006b8e:	460b      	mov	r3, r1
 8006b90:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	695b      	ldr	r3, [r3, #20]
 8006b96:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006b98:	887a      	ldrh	r2, [r7, #2]
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	041a      	lsls	r2, r3, #16
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	43d9      	mvns	r1, r3
 8006ba4:	887b      	ldrh	r3, [r7, #2]
 8006ba6:	400b      	ands	r3, r1
 8006ba8:	431a      	orrs	r2, r3
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	619a      	str	r2, [r3, #24]
}
 8006bae:	bf00      	nop
 8006bb0:	3714      	adds	r7, #20
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb8:	4770      	bx	lr
	...

08006bbc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b082      	sub	sp, #8
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006bc6:	4b08      	ldr	r3, [pc, #32]	; (8006be8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006bc8:	695a      	ldr	r2, [r3, #20]
 8006bca:	88fb      	ldrh	r3, [r7, #6]
 8006bcc:	4013      	ands	r3, r2
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d006      	beq.n	8006be0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006bd2:	4a05      	ldr	r2, [pc, #20]	; (8006be8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006bd4:	88fb      	ldrh	r3, [r7, #6]
 8006bd6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006bd8:	88fb      	ldrh	r3, [r7, #6]
 8006bda:	4618      	mov	r0, r3
 8006bdc:	f000 f806 	bl	8006bec <HAL_GPIO_EXTI_Callback>
  }
}
 8006be0:	bf00      	nop
 8006be2:	3708      	adds	r7, #8
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}
 8006be8:	40013c00 	.word	0x40013c00

08006bec <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b083      	sub	sp, #12
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006bf6:	bf00      	nop
 8006bf8:	370c      	adds	r7, #12
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c00:	4770      	bx	lr
	...

08006c04 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b082      	sub	sp, #8
 8006c08:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006c0e:	2300      	movs	r3, #0
 8006c10:	603b      	str	r3, [r7, #0]
 8006c12:	4b20      	ldr	r3, [pc, #128]	; (8006c94 <HAL_PWREx_EnableOverDrive+0x90>)
 8006c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c16:	4a1f      	ldr	r2, [pc, #124]	; (8006c94 <HAL_PWREx_EnableOverDrive+0x90>)
 8006c18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c1c:	6413      	str	r3, [r2, #64]	; 0x40
 8006c1e:	4b1d      	ldr	r3, [pc, #116]	; (8006c94 <HAL_PWREx_EnableOverDrive+0x90>)
 8006c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c26:	603b      	str	r3, [r7, #0]
 8006c28:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006c2a:	4b1b      	ldr	r3, [pc, #108]	; (8006c98 <HAL_PWREx_EnableOverDrive+0x94>)
 8006c2c:	2201      	movs	r2, #1
 8006c2e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006c30:	f7fe fc9c 	bl	800556c <HAL_GetTick>
 8006c34:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006c36:	e009      	b.n	8006c4c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006c38:	f7fe fc98 	bl	800556c <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006c46:	d901      	bls.n	8006c4c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8006c48:	2303      	movs	r3, #3
 8006c4a:	e01f      	b.n	8006c8c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006c4c:	4b13      	ldr	r3, [pc, #76]	; (8006c9c <HAL_PWREx_EnableOverDrive+0x98>)
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c58:	d1ee      	bne.n	8006c38 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006c5a:	4b11      	ldr	r3, [pc, #68]	; (8006ca0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006c60:	f7fe fc84 	bl	800556c <HAL_GetTick>
 8006c64:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006c66:	e009      	b.n	8006c7c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006c68:	f7fe fc80 	bl	800556c <HAL_GetTick>
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	1ad3      	subs	r3, r2, r3
 8006c72:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006c76:	d901      	bls.n	8006c7c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8006c78:	2303      	movs	r3, #3
 8006c7a:	e007      	b.n	8006c8c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006c7c:	4b07      	ldr	r3, [pc, #28]	; (8006c9c <HAL_PWREx_EnableOverDrive+0x98>)
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c84:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006c88:	d1ee      	bne.n	8006c68 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8006c8a:	2300      	movs	r3, #0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3708      	adds	r7, #8
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}
 8006c94:	40023800 	.word	0x40023800
 8006c98:	420e0040 	.word	0x420e0040
 8006c9c:	40007000 	.word	0x40007000
 8006ca0:	420e0044 	.word	0x420e0044

08006ca4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b084      	sub	sp, #16
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d101      	bne.n	8006cb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	e0cc      	b.n	8006e52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006cb8:	4b68      	ldr	r3, [pc, #416]	; (8006e5c <HAL_RCC_ClockConfig+0x1b8>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f003 030f 	and.w	r3, r3, #15
 8006cc0:	683a      	ldr	r2, [r7, #0]
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d90c      	bls.n	8006ce0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cc6:	4b65      	ldr	r3, [pc, #404]	; (8006e5c <HAL_RCC_ClockConfig+0x1b8>)
 8006cc8:	683a      	ldr	r2, [r7, #0]
 8006cca:	b2d2      	uxtb	r2, r2
 8006ccc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cce:	4b63      	ldr	r3, [pc, #396]	; (8006e5c <HAL_RCC_ClockConfig+0x1b8>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f003 030f 	and.w	r3, r3, #15
 8006cd6:	683a      	ldr	r2, [r7, #0]
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d001      	beq.n	8006ce0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e0b8      	b.n	8006e52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f003 0302 	and.w	r3, r3, #2
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d020      	beq.n	8006d2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f003 0304 	and.w	r3, r3, #4
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d005      	beq.n	8006d04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006cf8:	4b59      	ldr	r3, [pc, #356]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	4a58      	ldr	r2, [pc, #352]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006cfe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006d02:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f003 0308 	and.w	r3, r3, #8
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d005      	beq.n	8006d1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d10:	4b53      	ldr	r3, [pc, #332]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	4a52      	ldr	r2, [pc, #328]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006d16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006d1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d1c:	4b50      	ldr	r3, [pc, #320]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	689b      	ldr	r3, [r3, #8]
 8006d28:	494d      	ldr	r1, [pc, #308]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f003 0301 	and.w	r3, r3, #1
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d044      	beq.n	8006dc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	d107      	bne.n	8006d52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d42:	4b47      	ldr	r3, [pc, #284]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d119      	bne.n	8006d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e07f      	b.n	8006e52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	2b02      	cmp	r3, #2
 8006d58:	d003      	beq.n	8006d62 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d5e:	2b03      	cmp	r3, #3
 8006d60:	d107      	bne.n	8006d72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d62:	4b3f      	ldr	r3, [pc, #252]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d109      	bne.n	8006d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e06f      	b.n	8006e52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d72:	4b3b      	ldr	r3, [pc, #236]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 0302 	and.w	r3, r3, #2
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d101      	bne.n	8006d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e067      	b.n	8006e52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d82:	4b37      	ldr	r3, [pc, #220]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006d84:	689b      	ldr	r3, [r3, #8]
 8006d86:	f023 0203 	bic.w	r2, r3, #3
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	4934      	ldr	r1, [pc, #208]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006d90:	4313      	orrs	r3, r2
 8006d92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d94:	f7fe fbea 	bl	800556c <HAL_GetTick>
 8006d98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d9a:	e00a      	b.n	8006db2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d9c:	f7fe fbe6 	bl	800556c <HAL_GetTick>
 8006da0:	4602      	mov	r2, r0
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	1ad3      	subs	r3, r2, r3
 8006da6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d901      	bls.n	8006db2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006dae:	2303      	movs	r3, #3
 8006db0:	e04f      	b.n	8006e52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006db2:	4b2b      	ldr	r3, [pc, #172]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	f003 020c 	and.w	r2, r3, #12
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	009b      	lsls	r3, r3, #2
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d1eb      	bne.n	8006d9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006dc4:	4b25      	ldr	r3, [pc, #148]	; (8006e5c <HAL_RCC_ClockConfig+0x1b8>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f003 030f 	and.w	r3, r3, #15
 8006dcc:	683a      	ldr	r2, [r7, #0]
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	d20c      	bcs.n	8006dec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006dd2:	4b22      	ldr	r3, [pc, #136]	; (8006e5c <HAL_RCC_ClockConfig+0x1b8>)
 8006dd4:	683a      	ldr	r2, [r7, #0]
 8006dd6:	b2d2      	uxtb	r2, r2
 8006dd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dda:	4b20      	ldr	r3, [pc, #128]	; (8006e5c <HAL_RCC_ClockConfig+0x1b8>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f003 030f 	and.w	r3, r3, #15
 8006de2:	683a      	ldr	r2, [r7, #0]
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d001      	beq.n	8006dec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006de8:	2301      	movs	r3, #1
 8006dea:	e032      	b.n	8006e52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f003 0304 	and.w	r3, r3, #4
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d008      	beq.n	8006e0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006df8:	4b19      	ldr	r3, [pc, #100]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006dfa:	689b      	ldr	r3, [r3, #8]
 8006dfc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	68db      	ldr	r3, [r3, #12]
 8006e04:	4916      	ldr	r1, [pc, #88]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006e06:	4313      	orrs	r3, r2
 8006e08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 0308 	and.w	r3, r3, #8
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d009      	beq.n	8006e2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e16:	4b12      	ldr	r3, [pc, #72]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006e18:	689b      	ldr	r3, [r3, #8]
 8006e1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	691b      	ldr	r3, [r3, #16]
 8006e22:	00db      	lsls	r3, r3, #3
 8006e24:	490e      	ldr	r1, [pc, #56]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006e26:	4313      	orrs	r3, r2
 8006e28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006e2a:	f000 f855 	bl	8006ed8 <HAL_RCC_GetSysClockFreq>
 8006e2e:	4602      	mov	r2, r0
 8006e30:	4b0b      	ldr	r3, [pc, #44]	; (8006e60 <HAL_RCC_ClockConfig+0x1bc>)
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	091b      	lsrs	r3, r3, #4
 8006e36:	f003 030f 	and.w	r3, r3, #15
 8006e3a:	490a      	ldr	r1, [pc, #40]	; (8006e64 <HAL_RCC_ClockConfig+0x1c0>)
 8006e3c:	5ccb      	ldrb	r3, [r1, r3]
 8006e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8006e42:	4a09      	ldr	r2, [pc, #36]	; (8006e68 <HAL_RCC_ClockConfig+0x1c4>)
 8006e44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006e46:	4b09      	ldr	r3, [pc, #36]	; (8006e6c <HAL_RCC_ClockConfig+0x1c8>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4618      	mov	r0, r3
 8006e4c:	f7fe fb4a 	bl	80054e4 <HAL_InitTick>

  return HAL_OK;
 8006e50:	2300      	movs	r3, #0
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3710      	adds	r7, #16
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}
 8006e5a:	bf00      	nop
 8006e5c:	40023c00 	.word	0x40023c00
 8006e60:	40023800 	.word	0x40023800
 8006e64:	0800d0d4 	.word	0x0800d0d4
 8006e68:	20000038 	.word	0x20000038
 8006e6c:	20000044 	.word	0x20000044

08006e70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e70:	b480      	push	{r7}
 8006e72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e74:	4b03      	ldr	r3, [pc, #12]	; (8006e84 <HAL_RCC_GetHCLKFreq+0x14>)
 8006e76:	681b      	ldr	r3, [r3, #0]
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr
 8006e82:	bf00      	nop
 8006e84:	20000038 	.word	0x20000038

08006e88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006e8c:	f7ff fff0 	bl	8006e70 <HAL_RCC_GetHCLKFreq>
 8006e90:	4602      	mov	r2, r0
 8006e92:	4b05      	ldr	r3, [pc, #20]	; (8006ea8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	0a9b      	lsrs	r3, r3, #10
 8006e98:	f003 0307 	and.w	r3, r3, #7
 8006e9c:	4903      	ldr	r1, [pc, #12]	; (8006eac <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e9e:	5ccb      	ldrb	r3, [r1, r3]
 8006ea0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	bd80      	pop	{r7, pc}
 8006ea8:	40023800 	.word	0x40023800
 8006eac:	0800d0e4 	.word	0x0800d0e4

08006eb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006eb4:	f7ff ffdc 	bl	8006e70 <HAL_RCC_GetHCLKFreq>
 8006eb8:	4602      	mov	r2, r0
 8006eba:	4b05      	ldr	r3, [pc, #20]	; (8006ed0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	0b5b      	lsrs	r3, r3, #13
 8006ec0:	f003 0307 	and.w	r3, r3, #7
 8006ec4:	4903      	ldr	r1, [pc, #12]	; (8006ed4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006ec6:	5ccb      	ldrb	r3, [r1, r3]
 8006ec8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	bd80      	pop	{r7, pc}
 8006ed0:	40023800 	.word	0x40023800
 8006ed4:	0800d0e4 	.word	0x0800d0e4

08006ed8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ed8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006edc:	b0ae      	sub	sp, #184	; 0xb8
 8006ede:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8006eec:	2300      	movs	r3, #0
 8006eee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8006ef8:	2300      	movs	r3, #0
 8006efa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006efe:	4bcb      	ldr	r3, [pc, #812]	; (800722c <HAL_RCC_GetSysClockFreq+0x354>)
 8006f00:	689b      	ldr	r3, [r3, #8]
 8006f02:	f003 030c 	and.w	r3, r3, #12
 8006f06:	2b0c      	cmp	r3, #12
 8006f08:	f200 8206 	bhi.w	8007318 <HAL_RCC_GetSysClockFreq+0x440>
 8006f0c:	a201      	add	r2, pc, #4	; (adr r2, 8006f14 <HAL_RCC_GetSysClockFreq+0x3c>)
 8006f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f12:	bf00      	nop
 8006f14:	08006f49 	.word	0x08006f49
 8006f18:	08007319 	.word	0x08007319
 8006f1c:	08007319 	.word	0x08007319
 8006f20:	08007319 	.word	0x08007319
 8006f24:	08006f51 	.word	0x08006f51
 8006f28:	08007319 	.word	0x08007319
 8006f2c:	08007319 	.word	0x08007319
 8006f30:	08007319 	.word	0x08007319
 8006f34:	08006f59 	.word	0x08006f59
 8006f38:	08007319 	.word	0x08007319
 8006f3c:	08007319 	.word	0x08007319
 8006f40:	08007319 	.word	0x08007319
 8006f44:	08007149 	.word	0x08007149
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006f48:	4bb9      	ldr	r3, [pc, #740]	; (8007230 <HAL_RCC_GetSysClockFreq+0x358>)
 8006f4a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8006f4e:	e1e7      	b.n	8007320 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006f50:	4bb8      	ldr	r3, [pc, #736]	; (8007234 <HAL_RCC_GetSysClockFreq+0x35c>)
 8006f52:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006f56:	e1e3      	b.n	8007320 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006f58:	4bb4      	ldr	r3, [pc, #720]	; (800722c <HAL_RCC_GetSysClockFreq+0x354>)
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006f60:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006f64:	4bb1      	ldr	r3, [pc, #708]	; (800722c <HAL_RCC_GetSysClockFreq+0x354>)
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d071      	beq.n	8007054 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f70:	4bae      	ldr	r3, [pc, #696]	; (800722c <HAL_RCC_GetSysClockFreq+0x354>)
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	099b      	lsrs	r3, r3, #6
 8006f76:	2200      	movs	r2, #0
 8006f78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006f7c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8006f80:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006f84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f88:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006f92:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006f96:	4622      	mov	r2, r4
 8006f98:	462b      	mov	r3, r5
 8006f9a:	f04f 0000 	mov.w	r0, #0
 8006f9e:	f04f 0100 	mov.w	r1, #0
 8006fa2:	0159      	lsls	r1, r3, #5
 8006fa4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006fa8:	0150      	lsls	r0, r2, #5
 8006faa:	4602      	mov	r2, r0
 8006fac:	460b      	mov	r3, r1
 8006fae:	4621      	mov	r1, r4
 8006fb0:	1a51      	subs	r1, r2, r1
 8006fb2:	6439      	str	r1, [r7, #64]	; 0x40
 8006fb4:	4629      	mov	r1, r5
 8006fb6:	eb63 0301 	sbc.w	r3, r3, r1
 8006fba:	647b      	str	r3, [r7, #68]	; 0x44
 8006fbc:	f04f 0200 	mov.w	r2, #0
 8006fc0:	f04f 0300 	mov.w	r3, #0
 8006fc4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8006fc8:	4649      	mov	r1, r9
 8006fca:	018b      	lsls	r3, r1, #6
 8006fcc:	4641      	mov	r1, r8
 8006fce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006fd2:	4641      	mov	r1, r8
 8006fd4:	018a      	lsls	r2, r1, #6
 8006fd6:	4641      	mov	r1, r8
 8006fd8:	1a51      	subs	r1, r2, r1
 8006fda:	63b9      	str	r1, [r7, #56]	; 0x38
 8006fdc:	4649      	mov	r1, r9
 8006fde:	eb63 0301 	sbc.w	r3, r3, r1
 8006fe2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fe4:	f04f 0200 	mov.w	r2, #0
 8006fe8:	f04f 0300 	mov.w	r3, #0
 8006fec:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8006ff0:	4649      	mov	r1, r9
 8006ff2:	00cb      	lsls	r3, r1, #3
 8006ff4:	4641      	mov	r1, r8
 8006ff6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ffa:	4641      	mov	r1, r8
 8006ffc:	00ca      	lsls	r2, r1, #3
 8006ffe:	4610      	mov	r0, r2
 8007000:	4619      	mov	r1, r3
 8007002:	4603      	mov	r3, r0
 8007004:	4622      	mov	r2, r4
 8007006:	189b      	adds	r3, r3, r2
 8007008:	633b      	str	r3, [r7, #48]	; 0x30
 800700a:	462b      	mov	r3, r5
 800700c:	460a      	mov	r2, r1
 800700e:	eb42 0303 	adc.w	r3, r2, r3
 8007012:	637b      	str	r3, [r7, #52]	; 0x34
 8007014:	f04f 0200 	mov.w	r2, #0
 8007018:	f04f 0300 	mov.w	r3, #0
 800701c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007020:	4629      	mov	r1, r5
 8007022:	024b      	lsls	r3, r1, #9
 8007024:	4621      	mov	r1, r4
 8007026:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800702a:	4621      	mov	r1, r4
 800702c:	024a      	lsls	r2, r1, #9
 800702e:	4610      	mov	r0, r2
 8007030:	4619      	mov	r1, r3
 8007032:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007036:	2200      	movs	r2, #0
 8007038:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800703c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007040:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8007044:	f7f9 fdf0 	bl	8000c28 <__aeabi_uldivmod>
 8007048:	4602      	mov	r2, r0
 800704a:	460b      	mov	r3, r1
 800704c:	4613      	mov	r3, r2
 800704e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007052:	e067      	b.n	8007124 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007054:	4b75      	ldr	r3, [pc, #468]	; (800722c <HAL_RCC_GetSysClockFreq+0x354>)
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	099b      	lsrs	r3, r3, #6
 800705a:	2200      	movs	r2, #0
 800705c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007060:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8007064:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007068:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800706c:	67bb      	str	r3, [r7, #120]	; 0x78
 800706e:	2300      	movs	r3, #0
 8007070:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007072:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8007076:	4622      	mov	r2, r4
 8007078:	462b      	mov	r3, r5
 800707a:	f04f 0000 	mov.w	r0, #0
 800707e:	f04f 0100 	mov.w	r1, #0
 8007082:	0159      	lsls	r1, r3, #5
 8007084:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007088:	0150      	lsls	r0, r2, #5
 800708a:	4602      	mov	r2, r0
 800708c:	460b      	mov	r3, r1
 800708e:	4621      	mov	r1, r4
 8007090:	1a51      	subs	r1, r2, r1
 8007092:	62b9      	str	r1, [r7, #40]	; 0x28
 8007094:	4629      	mov	r1, r5
 8007096:	eb63 0301 	sbc.w	r3, r3, r1
 800709a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800709c:	f04f 0200 	mov.w	r2, #0
 80070a0:	f04f 0300 	mov.w	r3, #0
 80070a4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80070a8:	4649      	mov	r1, r9
 80070aa:	018b      	lsls	r3, r1, #6
 80070ac:	4641      	mov	r1, r8
 80070ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80070b2:	4641      	mov	r1, r8
 80070b4:	018a      	lsls	r2, r1, #6
 80070b6:	4641      	mov	r1, r8
 80070b8:	ebb2 0a01 	subs.w	sl, r2, r1
 80070bc:	4649      	mov	r1, r9
 80070be:	eb63 0b01 	sbc.w	fp, r3, r1
 80070c2:	f04f 0200 	mov.w	r2, #0
 80070c6:	f04f 0300 	mov.w	r3, #0
 80070ca:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80070ce:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80070d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80070d6:	4692      	mov	sl, r2
 80070d8:	469b      	mov	fp, r3
 80070da:	4623      	mov	r3, r4
 80070dc:	eb1a 0303 	adds.w	r3, sl, r3
 80070e0:	623b      	str	r3, [r7, #32]
 80070e2:	462b      	mov	r3, r5
 80070e4:	eb4b 0303 	adc.w	r3, fp, r3
 80070e8:	627b      	str	r3, [r7, #36]	; 0x24
 80070ea:	f04f 0200 	mov.w	r2, #0
 80070ee:	f04f 0300 	mov.w	r3, #0
 80070f2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80070f6:	4629      	mov	r1, r5
 80070f8:	028b      	lsls	r3, r1, #10
 80070fa:	4621      	mov	r1, r4
 80070fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007100:	4621      	mov	r1, r4
 8007102:	028a      	lsls	r2, r1, #10
 8007104:	4610      	mov	r0, r2
 8007106:	4619      	mov	r1, r3
 8007108:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800710c:	2200      	movs	r2, #0
 800710e:	673b      	str	r3, [r7, #112]	; 0x70
 8007110:	677a      	str	r2, [r7, #116]	; 0x74
 8007112:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8007116:	f7f9 fd87 	bl	8000c28 <__aeabi_uldivmod>
 800711a:	4602      	mov	r2, r0
 800711c:	460b      	mov	r3, r1
 800711e:	4613      	mov	r3, r2
 8007120:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007124:	4b41      	ldr	r3, [pc, #260]	; (800722c <HAL_RCC_GetSysClockFreq+0x354>)
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	0c1b      	lsrs	r3, r3, #16
 800712a:	f003 0303 	and.w	r3, r3, #3
 800712e:	3301      	adds	r3, #1
 8007130:	005b      	lsls	r3, r3, #1
 8007132:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8007136:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800713a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800713e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007142:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007146:	e0eb      	b.n	8007320 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007148:	4b38      	ldr	r3, [pc, #224]	; (800722c <HAL_RCC_GetSysClockFreq+0x354>)
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007150:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007154:	4b35      	ldr	r3, [pc, #212]	; (800722c <HAL_RCC_GetSysClockFreq+0x354>)
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800715c:	2b00      	cmp	r3, #0
 800715e:	d06b      	beq.n	8007238 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007160:	4b32      	ldr	r3, [pc, #200]	; (800722c <HAL_RCC_GetSysClockFreq+0x354>)
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	099b      	lsrs	r3, r3, #6
 8007166:	2200      	movs	r2, #0
 8007168:	66bb      	str	r3, [r7, #104]	; 0x68
 800716a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800716c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800716e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007172:	663b      	str	r3, [r7, #96]	; 0x60
 8007174:	2300      	movs	r3, #0
 8007176:	667b      	str	r3, [r7, #100]	; 0x64
 8007178:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800717c:	4622      	mov	r2, r4
 800717e:	462b      	mov	r3, r5
 8007180:	f04f 0000 	mov.w	r0, #0
 8007184:	f04f 0100 	mov.w	r1, #0
 8007188:	0159      	lsls	r1, r3, #5
 800718a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800718e:	0150      	lsls	r0, r2, #5
 8007190:	4602      	mov	r2, r0
 8007192:	460b      	mov	r3, r1
 8007194:	4621      	mov	r1, r4
 8007196:	1a51      	subs	r1, r2, r1
 8007198:	61b9      	str	r1, [r7, #24]
 800719a:	4629      	mov	r1, r5
 800719c:	eb63 0301 	sbc.w	r3, r3, r1
 80071a0:	61fb      	str	r3, [r7, #28]
 80071a2:	f04f 0200 	mov.w	r2, #0
 80071a6:	f04f 0300 	mov.w	r3, #0
 80071aa:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80071ae:	4659      	mov	r1, fp
 80071b0:	018b      	lsls	r3, r1, #6
 80071b2:	4651      	mov	r1, sl
 80071b4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80071b8:	4651      	mov	r1, sl
 80071ba:	018a      	lsls	r2, r1, #6
 80071bc:	4651      	mov	r1, sl
 80071be:	ebb2 0801 	subs.w	r8, r2, r1
 80071c2:	4659      	mov	r1, fp
 80071c4:	eb63 0901 	sbc.w	r9, r3, r1
 80071c8:	f04f 0200 	mov.w	r2, #0
 80071cc:	f04f 0300 	mov.w	r3, #0
 80071d0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80071d4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80071d8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80071dc:	4690      	mov	r8, r2
 80071de:	4699      	mov	r9, r3
 80071e0:	4623      	mov	r3, r4
 80071e2:	eb18 0303 	adds.w	r3, r8, r3
 80071e6:	613b      	str	r3, [r7, #16]
 80071e8:	462b      	mov	r3, r5
 80071ea:	eb49 0303 	adc.w	r3, r9, r3
 80071ee:	617b      	str	r3, [r7, #20]
 80071f0:	f04f 0200 	mov.w	r2, #0
 80071f4:	f04f 0300 	mov.w	r3, #0
 80071f8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80071fc:	4629      	mov	r1, r5
 80071fe:	024b      	lsls	r3, r1, #9
 8007200:	4621      	mov	r1, r4
 8007202:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007206:	4621      	mov	r1, r4
 8007208:	024a      	lsls	r2, r1, #9
 800720a:	4610      	mov	r0, r2
 800720c:	4619      	mov	r1, r3
 800720e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007212:	2200      	movs	r2, #0
 8007214:	65bb      	str	r3, [r7, #88]	; 0x58
 8007216:	65fa      	str	r2, [r7, #92]	; 0x5c
 8007218:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800721c:	f7f9 fd04 	bl	8000c28 <__aeabi_uldivmod>
 8007220:	4602      	mov	r2, r0
 8007222:	460b      	mov	r3, r1
 8007224:	4613      	mov	r3, r2
 8007226:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800722a:	e065      	b.n	80072f8 <HAL_RCC_GetSysClockFreq+0x420>
 800722c:	40023800 	.word	0x40023800
 8007230:	00f42400 	.word	0x00f42400
 8007234:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007238:	4b3d      	ldr	r3, [pc, #244]	; (8007330 <HAL_RCC_GetSysClockFreq+0x458>)
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	099b      	lsrs	r3, r3, #6
 800723e:	2200      	movs	r2, #0
 8007240:	4618      	mov	r0, r3
 8007242:	4611      	mov	r1, r2
 8007244:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007248:	653b      	str	r3, [r7, #80]	; 0x50
 800724a:	2300      	movs	r3, #0
 800724c:	657b      	str	r3, [r7, #84]	; 0x54
 800724e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8007252:	4642      	mov	r2, r8
 8007254:	464b      	mov	r3, r9
 8007256:	f04f 0000 	mov.w	r0, #0
 800725a:	f04f 0100 	mov.w	r1, #0
 800725e:	0159      	lsls	r1, r3, #5
 8007260:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007264:	0150      	lsls	r0, r2, #5
 8007266:	4602      	mov	r2, r0
 8007268:	460b      	mov	r3, r1
 800726a:	4641      	mov	r1, r8
 800726c:	1a51      	subs	r1, r2, r1
 800726e:	60b9      	str	r1, [r7, #8]
 8007270:	4649      	mov	r1, r9
 8007272:	eb63 0301 	sbc.w	r3, r3, r1
 8007276:	60fb      	str	r3, [r7, #12]
 8007278:	f04f 0200 	mov.w	r2, #0
 800727c:	f04f 0300 	mov.w	r3, #0
 8007280:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007284:	4659      	mov	r1, fp
 8007286:	018b      	lsls	r3, r1, #6
 8007288:	4651      	mov	r1, sl
 800728a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800728e:	4651      	mov	r1, sl
 8007290:	018a      	lsls	r2, r1, #6
 8007292:	4651      	mov	r1, sl
 8007294:	1a54      	subs	r4, r2, r1
 8007296:	4659      	mov	r1, fp
 8007298:	eb63 0501 	sbc.w	r5, r3, r1
 800729c:	f04f 0200 	mov.w	r2, #0
 80072a0:	f04f 0300 	mov.w	r3, #0
 80072a4:	00eb      	lsls	r3, r5, #3
 80072a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80072aa:	00e2      	lsls	r2, r4, #3
 80072ac:	4614      	mov	r4, r2
 80072ae:	461d      	mov	r5, r3
 80072b0:	4643      	mov	r3, r8
 80072b2:	18e3      	adds	r3, r4, r3
 80072b4:	603b      	str	r3, [r7, #0]
 80072b6:	464b      	mov	r3, r9
 80072b8:	eb45 0303 	adc.w	r3, r5, r3
 80072bc:	607b      	str	r3, [r7, #4]
 80072be:	f04f 0200 	mov.w	r2, #0
 80072c2:	f04f 0300 	mov.w	r3, #0
 80072c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80072ca:	4629      	mov	r1, r5
 80072cc:	028b      	lsls	r3, r1, #10
 80072ce:	4621      	mov	r1, r4
 80072d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80072d4:	4621      	mov	r1, r4
 80072d6:	028a      	lsls	r2, r1, #10
 80072d8:	4610      	mov	r0, r2
 80072da:	4619      	mov	r1, r3
 80072dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80072e0:	2200      	movs	r2, #0
 80072e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80072e4:	64fa      	str	r2, [r7, #76]	; 0x4c
 80072e6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80072ea:	f7f9 fc9d 	bl	8000c28 <__aeabi_uldivmod>
 80072ee:	4602      	mov	r2, r0
 80072f0:	460b      	mov	r3, r1
 80072f2:	4613      	mov	r3, r2
 80072f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80072f8:	4b0d      	ldr	r3, [pc, #52]	; (8007330 <HAL_RCC_GetSysClockFreq+0x458>)
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	0f1b      	lsrs	r3, r3, #28
 80072fe:	f003 0307 	and.w	r3, r3, #7
 8007302:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8007306:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800730a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800730e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007312:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007316:	e003      	b.n	8007320 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007318:	4b06      	ldr	r3, [pc, #24]	; (8007334 <HAL_RCC_GetSysClockFreq+0x45c>)
 800731a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800731e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007320:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8007324:	4618      	mov	r0, r3
 8007326:	37b8      	adds	r7, #184	; 0xb8
 8007328:	46bd      	mov	sp, r7
 800732a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800732e:	bf00      	nop
 8007330:	40023800 	.word	0x40023800
 8007334:	00f42400 	.word	0x00f42400

08007338 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b086      	sub	sp, #24
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d101      	bne.n	800734a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	e28d      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f003 0301 	and.w	r3, r3, #1
 8007352:	2b00      	cmp	r3, #0
 8007354:	f000 8083 	beq.w	800745e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007358:	4b94      	ldr	r3, [pc, #592]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	f003 030c 	and.w	r3, r3, #12
 8007360:	2b04      	cmp	r3, #4
 8007362:	d019      	beq.n	8007398 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007364:	4b91      	ldr	r3, [pc, #580]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800736c:	2b08      	cmp	r3, #8
 800736e:	d106      	bne.n	800737e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007370:	4b8e      	ldr	r3, [pc, #568]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007378:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800737c:	d00c      	beq.n	8007398 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800737e:	4b8b      	ldr	r3, [pc, #556]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 8007380:	689b      	ldr	r3, [r3, #8]
 8007382:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007386:	2b0c      	cmp	r3, #12
 8007388:	d112      	bne.n	80073b0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800738a:	4b88      	ldr	r3, [pc, #544]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007392:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007396:	d10b      	bne.n	80073b0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007398:	4b84      	ldr	r3, [pc, #528]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d05b      	beq.n	800745c <HAL_RCC_OscConfig+0x124>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d157      	bne.n	800745c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	e25a      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073b8:	d106      	bne.n	80073c8 <HAL_RCC_OscConfig+0x90>
 80073ba:	4b7c      	ldr	r3, [pc, #496]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a7b      	ldr	r2, [pc, #492]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 80073c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073c4:	6013      	str	r3, [r2, #0]
 80073c6:	e01d      	b.n	8007404 <HAL_RCC_OscConfig+0xcc>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80073d0:	d10c      	bne.n	80073ec <HAL_RCC_OscConfig+0xb4>
 80073d2:	4b76      	ldr	r3, [pc, #472]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4a75      	ldr	r2, [pc, #468]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 80073d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80073dc:	6013      	str	r3, [r2, #0]
 80073de:	4b73      	ldr	r3, [pc, #460]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a72      	ldr	r2, [pc, #456]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 80073e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073e8:	6013      	str	r3, [r2, #0]
 80073ea:	e00b      	b.n	8007404 <HAL_RCC_OscConfig+0xcc>
 80073ec:	4b6f      	ldr	r3, [pc, #444]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a6e      	ldr	r2, [pc, #440]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 80073f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073f6:	6013      	str	r3, [r2, #0]
 80073f8:	4b6c      	ldr	r3, [pc, #432]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a6b      	ldr	r2, [pc, #428]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 80073fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007402:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d013      	beq.n	8007434 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800740c:	f7fe f8ae 	bl	800556c <HAL_GetTick>
 8007410:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007412:	e008      	b.n	8007426 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007414:	f7fe f8aa 	bl	800556c <HAL_GetTick>
 8007418:	4602      	mov	r2, r0
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	1ad3      	subs	r3, r2, r3
 800741e:	2b64      	cmp	r3, #100	; 0x64
 8007420:	d901      	bls.n	8007426 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8007422:	2303      	movs	r3, #3
 8007424:	e21f      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007426:	4b61      	ldr	r3, [pc, #388]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800742e:	2b00      	cmp	r3, #0
 8007430:	d0f0      	beq.n	8007414 <HAL_RCC_OscConfig+0xdc>
 8007432:	e014      	b.n	800745e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007434:	f7fe f89a 	bl	800556c <HAL_GetTick>
 8007438:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800743a:	e008      	b.n	800744e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800743c:	f7fe f896 	bl	800556c <HAL_GetTick>
 8007440:	4602      	mov	r2, r0
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	1ad3      	subs	r3, r2, r3
 8007446:	2b64      	cmp	r3, #100	; 0x64
 8007448:	d901      	bls.n	800744e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800744a:	2303      	movs	r3, #3
 800744c:	e20b      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800744e:	4b57      	ldr	r3, [pc, #348]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007456:	2b00      	cmp	r3, #0
 8007458:	d1f0      	bne.n	800743c <HAL_RCC_OscConfig+0x104>
 800745a:	e000      	b.n	800745e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800745c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f003 0302 	and.w	r3, r3, #2
 8007466:	2b00      	cmp	r3, #0
 8007468:	d06f      	beq.n	800754a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800746a:	4b50      	ldr	r3, [pc, #320]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 800746c:	689b      	ldr	r3, [r3, #8]
 800746e:	f003 030c 	and.w	r3, r3, #12
 8007472:	2b00      	cmp	r3, #0
 8007474:	d017      	beq.n	80074a6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007476:	4b4d      	ldr	r3, [pc, #308]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800747e:	2b08      	cmp	r3, #8
 8007480:	d105      	bne.n	800748e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007482:	4b4a      	ldr	r3, [pc, #296]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800748a:	2b00      	cmp	r3, #0
 800748c:	d00b      	beq.n	80074a6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800748e:	4b47      	ldr	r3, [pc, #284]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007496:	2b0c      	cmp	r3, #12
 8007498:	d11c      	bne.n	80074d4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800749a:	4b44      	ldr	r3, [pc, #272]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d116      	bne.n	80074d4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80074a6:	4b41      	ldr	r3, [pc, #260]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 0302 	and.w	r3, r3, #2
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d005      	beq.n	80074be <HAL_RCC_OscConfig+0x186>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	68db      	ldr	r3, [r3, #12]
 80074b6:	2b01      	cmp	r3, #1
 80074b8:	d001      	beq.n	80074be <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e1d3      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074be:	4b3b      	ldr	r3, [pc, #236]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	691b      	ldr	r3, [r3, #16]
 80074ca:	00db      	lsls	r3, r3, #3
 80074cc:	4937      	ldr	r1, [pc, #220]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 80074ce:	4313      	orrs	r3, r2
 80074d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80074d2:	e03a      	b.n	800754a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	68db      	ldr	r3, [r3, #12]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d020      	beq.n	800751e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80074dc:	4b34      	ldr	r3, [pc, #208]	; (80075b0 <HAL_RCC_OscConfig+0x278>)
 80074de:	2201      	movs	r2, #1
 80074e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074e2:	f7fe f843 	bl	800556c <HAL_GetTick>
 80074e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074e8:	e008      	b.n	80074fc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80074ea:	f7fe f83f 	bl	800556c <HAL_GetTick>
 80074ee:	4602      	mov	r2, r0
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	1ad3      	subs	r3, r2, r3
 80074f4:	2b02      	cmp	r3, #2
 80074f6:	d901      	bls.n	80074fc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80074f8:	2303      	movs	r3, #3
 80074fa:	e1b4      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074fc:	4b2b      	ldr	r3, [pc, #172]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f003 0302 	and.w	r3, r3, #2
 8007504:	2b00      	cmp	r3, #0
 8007506:	d0f0      	beq.n	80074ea <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007508:	4b28      	ldr	r3, [pc, #160]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	691b      	ldr	r3, [r3, #16]
 8007514:	00db      	lsls	r3, r3, #3
 8007516:	4925      	ldr	r1, [pc, #148]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 8007518:	4313      	orrs	r3, r2
 800751a:	600b      	str	r3, [r1, #0]
 800751c:	e015      	b.n	800754a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800751e:	4b24      	ldr	r3, [pc, #144]	; (80075b0 <HAL_RCC_OscConfig+0x278>)
 8007520:	2200      	movs	r2, #0
 8007522:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007524:	f7fe f822 	bl	800556c <HAL_GetTick>
 8007528:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800752a:	e008      	b.n	800753e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800752c:	f7fe f81e 	bl	800556c <HAL_GetTick>
 8007530:	4602      	mov	r2, r0
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	1ad3      	subs	r3, r2, r3
 8007536:	2b02      	cmp	r3, #2
 8007538:	d901      	bls.n	800753e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800753a:	2303      	movs	r3, #3
 800753c:	e193      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800753e:	4b1b      	ldr	r3, [pc, #108]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f003 0302 	and.w	r3, r3, #2
 8007546:	2b00      	cmp	r3, #0
 8007548:	d1f0      	bne.n	800752c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f003 0308 	and.w	r3, r3, #8
 8007552:	2b00      	cmp	r3, #0
 8007554:	d036      	beq.n	80075c4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	695b      	ldr	r3, [r3, #20]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d016      	beq.n	800758c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800755e:	4b15      	ldr	r3, [pc, #84]	; (80075b4 <HAL_RCC_OscConfig+0x27c>)
 8007560:	2201      	movs	r2, #1
 8007562:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007564:	f7fe f802 	bl	800556c <HAL_GetTick>
 8007568:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800756a:	e008      	b.n	800757e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800756c:	f7fd fffe 	bl	800556c <HAL_GetTick>
 8007570:	4602      	mov	r2, r0
 8007572:	693b      	ldr	r3, [r7, #16]
 8007574:	1ad3      	subs	r3, r2, r3
 8007576:	2b02      	cmp	r3, #2
 8007578:	d901      	bls.n	800757e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800757a:	2303      	movs	r3, #3
 800757c:	e173      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800757e:	4b0b      	ldr	r3, [pc, #44]	; (80075ac <HAL_RCC_OscConfig+0x274>)
 8007580:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007582:	f003 0302 	and.w	r3, r3, #2
 8007586:	2b00      	cmp	r3, #0
 8007588:	d0f0      	beq.n	800756c <HAL_RCC_OscConfig+0x234>
 800758a:	e01b      	b.n	80075c4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800758c:	4b09      	ldr	r3, [pc, #36]	; (80075b4 <HAL_RCC_OscConfig+0x27c>)
 800758e:	2200      	movs	r2, #0
 8007590:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007592:	f7fd ffeb 	bl	800556c <HAL_GetTick>
 8007596:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007598:	e00e      	b.n	80075b8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800759a:	f7fd ffe7 	bl	800556c <HAL_GetTick>
 800759e:	4602      	mov	r2, r0
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	1ad3      	subs	r3, r2, r3
 80075a4:	2b02      	cmp	r3, #2
 80075a6:	d907      	bls.n	80075b8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80075a8:	2303      	movs	r3, #3
 80075aa:	e15c      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
 80075ac:	40023800 	.word	0x40023800
 80075b0:	42470000 	.word	0x42470000
 80075b4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80075b8:	4b8a      	ldr	r3, [pc, #552]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 80075ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075bc:	f003 0302 	and.w	r3, r3, #2
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d1ea      	bne.n	800759a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f003 0304 	and.w	r3, r3, #4
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	f000 8097 	beq.w	8007700 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80075d2:	2300      	movs	r3, #0
 80075d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80075d6:	4b83      	ldr	r3, [pc, #524]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 80075d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d10f      	bne.n	8007602 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075e2:	2300      	movs	r3, #0
 80075e4:	60bb      	str	r3, [r7, #8]
 80075e6:	4b7f      	ldr	r3, [pc, #508]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 80075e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075ea:	4a7e      	ldr	r2, [pc, #504]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 80075ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075f0:	6413      	str	r3, [r2, #64]	; 0x40
 80075f2:	4b7c      	ldr	r3, [pc, #496]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 80075f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075fa:	60bb      	str	r3, [r7, #8]
 80075fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80075fe:	2301      	movs	r3, #1
 8007600:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007602:	4b79      	ldr	r3, [pc, #484]	; (80077e8 <HAL_RCC_OscConfig+0x4b0>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800760a:	2b00      	cmp	r3, #0
 800760c:	d118      	bne.n	8007640 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800760e:	4b76      	ldr	r3, [pc, #472]	; (80077e8 <HAL_RCC_OscConfig+0x4b0>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a75      	ldr	r2, [pc, #468]	; (80077e8 <HAL_RCC_OscConfig+0x4b0>)
 8007614:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007618:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800761a:	f7fd ffa7 	bl	800556c <HAL_GetTick>
 800761e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007620:	e008      	b.n	8007634 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007622:	f7fd ffa3 	bl	800556c <HAL_GetTick>
 8007626:	4602      	mov	r2, r0
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	1ad3      	subs	r3, r2, r3
 800762c:	2b02      	cmp	r3, #2
 800762e:	d901      	bls.n	8007634 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007630:	2303      	movs	r3, #3
 8007632:	e118      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007634:	4b6c      	ldr	r3, [pc, #432]	; (80077e8 <HAL_RCC_OscConfig+0x4b0>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800763c:	2b00      	cmp	r3, #0
 800763e:	d0f0      	beq.n	8007622 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	689b      	ldr	r3, [r3, #8]
 8007644:	2b01      	cmp	r3, #1
 8007646:	d106      	bne.n	8007656 <HAL_RCC_OscConfig+0x31e>
 8007648:	4b66      	ldr	r3, [pc, #408]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 800764a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800764c:	4a65      	ldr	r2, [pc, #404]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 800764e:	f043 0301 	orr.w	r3, r3, #1
 8007652:	6713      	str	r3, [r2, #112]	; 0x70
 8007654:	e01c      	b.n	8007690 <HAL_RCC_OscConfig+0x358>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	2b05      	cmp	r3, #5
 800765c:	d10c      	bne.n	8007678 <HAL_RCC_OscConfig+0x340>
 800765e:	4b61      	ldr	r3, [pc, #388]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 8007660:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007662:	4a60      	ldr	r2, [pc, #384]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 8007664:	f043 0304 	orr.w	r3, r3, #4
 8007668:	6713      	str	r3, [r2, #112]	; 0x70
 800766a:	4b5e      	ldr	r3, [pc, #376]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 800766c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800766e:	4a5d      	ldr	r2, [pc, #372]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 8007670:	f043 0301 	orr.w	r3, r3, #1
 8007674:	6713      	str	r3, [r2, #112]	; 0x70
 8007676:	e00b      	b.n	8007690 <HAL_RCC_OscConfig+0x358>
 8007678:	4b5a      	ldr	r3, [pc, #360]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 800767a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800767c:	4a59      	ldr	r2, [pc, #356]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 800767e:	f023 0301 	bic.w	r3, r3, #1
 8007682:	6713      	str	r3, [r2, #112]	; 0x70
 8007684:	4b57      	ldr	r3, [pc, #348]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 8007686:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007688:	4a56      	ldr	r2, [pc, #344]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 800768a:	f023 0304 	bic.w	r3, r3, #4
 800768e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d015      	beq.n	80076c4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007698:	f7fd ff68 	bl	800556c <HAL_GetTick>
 800769c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800769e:	e00a      	b.n	80076b6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80076a0:	f7fd ff64 	bl	800556c <HAL_GetTick>
 80076a4:	4602      	mov	r2, r0
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	1ad3      	subs	r3, r2, r3
 80076aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d901      	bls.n	80076b6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80076b2:	2303      	movs	r3, #3
 80076b4:	e0d7      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076b6:	4b4b      	ldr	r3, [pc, #300]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 80076b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076ba:	f003 0302 	and.w	r3, r3, #2
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d0ee      	beq.n	80076a0 <HAL_RCC_OscConfig+0x368>
 80076c2:	e014      	b.n	80076ee <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076c4:	f7fd ff52 	bl	800556c <HAL_GetTick>
 80076c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076ca:	e00a      	b.n	80076e2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80076cc:	f7fd ff4e 	bl	800556c <HAL_GetTick>
 80076d0:	4602      	mov	r2, r0
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	1ad3      	subs	r3, r2, r3
 80076d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80076da:	4293      	cmp	r3, r2
 80076dc:	d901      	bls.n	80076e2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80076de:	2303      	movs	r3, #3
 80076e0:	e0c1      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076e2:	4b40      	ldr	r3, [pc, #256]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 80076e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076e6:	f003 0302 	and.w	r3, r3, #2
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d1ee      	bne.n	80076cc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80076ee:	7dfb      	ldrb	r3, [r7, #23]
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	d105      	bne.n	8007700 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076f4:	4b3b      	ldr	r3, [pc, #236]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 80076f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076f8:	4a3a      	ldr	r2, [pc, #232]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 80076fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076fe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	699b      	ldr	r3, [r3, #24]
 8007704:	2b00      	cmp	r3, #0
 8007706:	f000 80ad 	beq.w	8007864 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800770a:	4b36      	ldr	r3, [pc, #216]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	f003 030c 	and.w	r3, r3, #12
 8007712:	2b08      	cmp	r3, #8
 8007714:	d060      	beq.n	80077d8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	699b      	ldr	r3, [r3, #24]
 800771a:	2b02      	cmp	r3, #2
 800771c:	d145      	bne.n	80077aa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800771e:	4b33      	ldr	r3, [pc, #204]	; (80077ec <HAL_RCC_OscConfig+0x4b4>)
 8007720:	2200      	movs	r2, #0
 8007722:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007724:	f7fd ff22 	bl	800556c <HAL_GetTick>
 8007728:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800772a:	e008      	b.n	800773e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800772c:	f7fd ff1e 	bl	800556c <HAL_GetTick>
 8007730:	4602      	mov	r2, r0
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	1ad3      	subs	r3, r2, r3
 8007736:	2b02      	cmp	r3, #2
 8007738:	d901      	bls.n	800773e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800773a:	2303      	movs	r3, #3
 800773c:	e093      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800773e:	4b29      	ldr	r3, [pc, #164]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007746:	2b00      	cmp	r3, #0
 8007748:	d1f0      	bne.n	800772c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	69da      	ldr	r2, [r3, #28]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6a1b      	ldr	r3, [r3, #32]
 8007752:	431a      	orrs	r2, r3
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007758:	019b      	lsls	r3, r3, #6
 800775a:	431a      	orrs	r2, r3
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007760:	085b      	lsrs	r3, r3, #1
 8007762:	3b01      	subs	r3, #1
 8007764:	041b      	lsls	r3, r3, #16
 8007766:	431a      	orrs	r2, r3
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800776c:	061b      	lsls	r3, r3, #24
 800776e:	431a      	orrs	r2, r3
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007774:	071b      	lsls	r3, r3, #28
 8007776:	491b      	ldr	r1, [pc, #108]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 8007778:	4313      	orrs	r3, r2
 800777a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800777c:	4b1b      	ldr	r3, [pc, #108]	; (80077ec <HAL_RCC_OscConfig+0x4b4>)
 800777e:	2201      	movs	r2, #1
 8007780:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007782:	f7fd fef3 	bl	800556c <HAL_GetTick>
 8007786:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007788:	e008      	b.n	800779c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800778a:	f7fd feef 	bl	800556c <HAL_GetTick>
 800778e:	4602      	mov	r2, r0
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	1ad3      	subs	r3, r2, r3
 8007794:	2b02      	cmp	r3, #2
 8007796:	d901      	bls.n	800779c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007798:	2303      	movs	r3, #3
 800779a:	e064      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800779c:	4b11      	ldr	r3, [pc, #68]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d0f0      	beq.n	800778a <HAL_RCC_OscConfig+0x452>
 80077a8:	e05c      	b.n	8007864 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077aa:	4b10      	ldr	r3, [pc, #64]	; (80077ec <HAL_RCC_OscConfig+0x4b4>)
 80077ac:	2200      	movs	r2, #0
 80077ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077b0:	f7fd fedc 	bl	800556c <HAL_GetTick>
 80077b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077b6:	e008      	b.n	80077ca <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80077b8:	f7fd fed8 	bl	800556c <HAL_GetTick>
 80077bc:	4602      	mov	r2, r0
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	1ad3      	subs	r3, r2, r3
 80077c2:	2b02      	cmp	r3, #2
 80077c4:	d901      	bls.n	80077ca <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80077c6:	2303      	movs	r3, #3
 80077c8:	e04d      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077ca:	4b06      	ldr	r3, [pc, #24]	; (80077e4 <HAL_RCC_OscConfig+0x4ac>)
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d1f0      	bne.n	80077b8 <HAL_RCC_OscConfig+0x480>
 80077d6:	e045      	b.n	8007864 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	699b      	ldr	r3, [r3, #24]
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d107      	bne.n	80077f0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80077e0:	2301      	movs	r3, #1
 80077e2:	e040      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
 80077e4:	40023800 	.word	0x40023800
 80077e8:	40007000 	.word	0x40007000
 80077ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80077f0:	4b1f      	ldr	r3, [pc, #124]	; (8007870 <HAL_RCC_OscConfig+0x538>)
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	699b      	ldr	r3, [r3, #24]
 80077fa:	2b01      	cmp	r3, #1
 80077fc:	d030      	beq.n	8007860 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007808:	429a      	cmp	r2, r3
 800780a:	d129      	bne.n	8007860 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007816:	429a      	cmp	r2, r3
 8007818:	d122      	bne.n	8007860 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800781a:	68fa      	ldr	r2, [r7, #12]
 800781c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007820:	4013      	ands	r3, r2
 8007822:	687a      	ldr	r2, [r7, #4]
 8007824:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007826:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007828:	4293      	cmp	r3, r2
 800782a:	d119      	bne.n	8007860 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007836:	085b      	lsrs	r3, r3, #1
 8007838:	3b01      	subs	r3, #1
 800783a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800783c:	429a      	cmp	r2, r3
 800783e:	d10f      	bne.n	8007860 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800784a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800784c:	429a      	cmp	r2, r3
 800784e:	d107      	bne.n	8007860 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800785a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800785c:	429a      	cmp	r2, r3
 800785e:	d001      	beq.n	8007864 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8007860:	2301      	movs	r3, #1
 8007862:	e000      	b.n	8007866 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007864:	2300      	movs	r3, #0
}
 8007866:	4618      	mov	r0, r3
 8007868:	3718      	adds	r7, #24
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}
 800786e:	bf00      	nop
 8007870:	40023800 	.word	0x40023800

08007874 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b082      	sub	sp, #8
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d101      	bne.n	8007886 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007882:	2301      	movs	r3, #1
 8007884:	e07b      	b.n	800797e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800788a:	2b00      	cmp	r3, #0
 800788c:	d108      	bne.n	80078a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007896:	d009      	beq.n	80078ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	61da      	str	r2, [r3, #28]
 800789e:	e005      	b.n	80078ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2200      	movs	r2, #0
 80078a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2200      	movs	r2, #0
 80078b0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80078b8:	b2db      	uxtb	r3, r3
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d106      	bne.n	80078cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2200      	movs	r2, #0
 80078c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f7fb fab4 	bl	8002e34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2202      	movs	r2, #2
 80078d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	681a      	ldr	r2, [r3, #0]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078e2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80078f4:	431a      	orrs	r2, r3
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80078fe:	431a      	orrs	r2, r3
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	691b      	ldr	r3, [r3, #16]
 8007904:	f003 0302 	and.w	r3, r3, #2
 8007908:	431a      	orrs	r2, r3
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	695b      	ldr	r3, [r3, #20]
 800790e:	f003 0301 	and.w	r3, r3, #1
 8007912:	431a      	orrs	r2, r3
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	699b      	ldr	r3, [r3, #24]
 8007918:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800791c:	431a      	orrs	r2, r3
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	69db      	ldr	r3, [r3, #28]
 8007922:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007926:	431a      	orrs	r2, r3
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6a1b      	ldr	r3, [r3, #32]
 800792c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007930:	ea42 0103 	orr.w	r1, r2, r3
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007938:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	430a      	orrs	r2, r1
 8007942:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	699b      	ldr	r3, [r3, #24]
 8007948:	0c1b      	lsrs	r3, r3, #16
 800794a:	f003 0104 	and.w	r1, r3, #4
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007952:	f003 0210 	and.w	r2, r3, #16
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	430a      	orrs	r2, r1
 800795c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	69da      	ldr	r2, [r3, #28]
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800796c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2200      	movs	r2, #0
 8007972:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2201      	movs	r2, #1
 8007978:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800797c:	2300      	movs	r3, #0
}
 800797e:	4618      	mov	r0, r3
 8007980:	3708      	adds	r7, #8
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}

08007986 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007986:	b580      	push	{r7, lr}
 8007988:	b088      	sub	sp, #32
 800798a:	af00      	add	r7, sp, #0
 800798c:	60f8      	str	r0, [r7, #12]
 800798e:	60b9      	str	r1, [r7, #8]
 8007990:	603b      	str	r3, [r7, #0]
 8007992:	4613      	mov	r3, r2
 8007994:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007996:	2300      	movs	r3, #0
 8007998:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d101      	bne.n	80079a8 <HAL_SPI_Transmit+0x22>
 80079a4:	2302      	movs	r3, #2
 80079a6:	e126      	b.n	8007bf6 <HAL_SPI_Transmit+0x270>
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	2201      	movs	r2, #1
 80079ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80079b0:	f7fd fddc 	bl	800556c <HAL_GetTick>
 80079b4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80079b6:	88fb      	ldrh	r3, [r7, #6]
 80079b8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80079c0:	b2db      	uxtb	r3, r3
 80079c2:	2b01      	cmp	r3, #1
 80079c4:	d002      	beq.n	80079cc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80079c6:	2302      	movs	r3, #2
 80079c8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80079ca:	e10b      	b.n	8007be4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d002      	beq.n	80079d8 <HAL_SPI_Transmit+0x52>
 80079d2:	88fb      	ldrh	r3, [r7, #6]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d102      	bne.n	80079de <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80079d8:	2301      	movs	r3, #1
 80079da:	77fb      	strb	r3, [r7, #31]
    goto error;
 80079dc:	e102      	b.n	8007be4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2203      	movs	r2, #3
 80079e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2200      	movs	r2, #0
 80079ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	68ba      	ldr	r2, [r7, #8]
 80079f0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	88fa      	ldrh	r2, [r7, #6]
 80079f6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	88fa      	ldrh	r2, [r7, #6]
 80079fc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	2200      	movs	r2, #0
 8007a02:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	2200      	movs	r2, #0
 8007a08:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2200      	movs	r2, #0
 8007a14:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	689b      	ldr	r3, [r3, #8]
 8007a20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a24:	d10f      	bne.n	8007a46 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	681a      	ldr	r2, [r3, #0]
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a34:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	681a      	ldr	r2, [r3, #0]
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007a44:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a50:	2b40      	cmp	r3, #64	; 0x40
 8007a52:	d007      	beq.n	8007a64 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	681a      	ldr	r2, [r3, #0]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	68db      	ldr	r3, [r3, #12]
 8007a68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a6c:	d14b      	bne.n	8007b06 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d002      	beq.n	8007a7c <HAL_SPI_Transmit+0xf6>
 8007a76:	8afb      	ldrh	r3, [r7, #22]
 8007a78:	2b01      	cmp	r3, #1
 8007a7a:	d13e      	bne.n	8007afa <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a80:	881a      	ldrh	r2, [r3, #0]
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a8c:	1c9a      	adds	r2, r3, #2
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a96:	b29b      	uxth	r3, r3
 8007a98:	3b01      	subs	r3, #1
 8007a9a:	b29a      	uxth	r2, r3
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007aa0:	e02b      	b.n	8007afa <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	f003 0302 	and.w	r3, r3, #2
 8007aac:	2b02      	cmp	r3, #2
 8007aae:	d112      	bne.n	8007ad6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ab4:	881a      	ldrh	r2, [r3, #0]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ac0:	1c9a      	adds	r2, r3, #2
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007aca:	b29b      	uxth	r3, r3
 8007acc:	3b01      	subs	r3, #1
 8007ace:	b29a      	uxth	r2, r3
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	86da      	strh	r2, [r3, #54]	; 0x36
 8007ad4:	e011      	b.n	8007afa <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007ad6:	f7fd fd49 	bl	800556c <HAL_GetTick>
 8007ada:	4602      	mov	r2, r0
 8007adc:	69bb      	ldr	r3, [r7, #24]
 8007ade:	1ad3      	subs	r3, r2, r3
 8007ae0:	683a      	ldr	r2, [r7, #0]
 8007ae2:	429a      	cmp	r2, r3
 8007ae4:	d803      	bhi.n	8007aee <HAL_SPI_Transmit+0x168>
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007aec:	d102      	bne.n	8007af4 <HAL_SPI_Transmit+0x16e>
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d102      	bne.n	8007afa <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007af4:	2303      	movs	r3, #3
 8007af6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007af8:	e074      	b.n	8007be4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007afe:	b29b      	uxth	r3, r3
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d1ce      	bne.n	8007aa2 <HAL_SPI_Transmit+0x11c>
 8007b04:	e04c      	b.n	8007ba0 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	685b      	ldr	r3, [r3, #4]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d002      	beq.n	8007b14 <HAL_SPI_Transmit+0x18e>
 8007b0e:	8afb      	ldrh	r3, [r7, #22]
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d140      	bne.n	8007b96 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	330c      	adds	r3, #12
 8007b1e:	7812      	ldrb	r2, [r2, #0]
 8007b20:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b26:	1c5a      	adds	r2, r3, #1
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	3b01      	subs	r3, #1
 8007b34:	b29a      	uxth	r2, r3
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007b3a:	e02c      	b.n	8007b96 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	f003 0302 	and.w	r3, r3, #2
 8007b46:	2b02      	cmp	r3, #2
 8007b48:	d113      	bne.n	8007b72 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	330c      	adds	r3, #12
 8007b54:	7812      	ldrb	r2, [r2, #0]
 8007b56:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b5c:	1c5a      	adds	r2, r3, #1
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	3b01      	subs	r3, #1
 8007b6a:	b29a      	uxth	r2, r3
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	86da      	strh	r2, [r3, #54]	; 0x36
 8007b70:	e011      	b.n	8007b96 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b72:	f7fd fcfb 	bl	800556c <HAL_GetTick>
 8007b76:	4602      	mov	r2, r0
 8007b78:	69bb      	ldr	r3, [r7, #24]
 8007b7a:	1ad3      	subs	r3, r2, r3
 8007b7c:	683a      	ldr	r2, [r7, #0]
 8007b7e:	429a      	cmp	r2, r3
 8007b80:	d803      	bhi.n	8007b8a <HAL_SPI_Transmit+0x204>
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b88:	d102      	bne.n	8007b90 <HAL_SPI_Transmit+0x20a>
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d102      	bne.n	8007b96 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007b90:	2303      	movs	r3, #3
 8007b92:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007b94:	e026      	b.n	8007be4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b9a:	b29b      	uxth	r3, r3
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d1cd      	bne.n	8007b3c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ba0:	69ba      	ldr	r2, [r7, #24]
 8007ba2:	6839      	ldr	r1, [r7, #0]
 8007ba4:	68f8      	ldr	r0, [r7, #12]
 8007ba6:	f000 fafd 	bl	80081a4 <SPI_EndRxTxTransaction>
 8007baa:	4603      	mov	r3, r0
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d002      	beq.n	8007bb6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	2220      	movs	r2, #32
 8007bb4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	689b      	ldr	r3, [r3, #8]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d10a      	bne.n	8007bd4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	613b      	str	r3, [r7, #16]
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	68db      	ldr	r3, [r3, #12]
 8007bc8:	613b      	str	r3, [r7, #16]
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	613b      	str	r3, [r7, #16]
 8007bd2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d002      	beq.n	8007be2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	77fb      	strb	r3, [r7, #31]
 8007be0:	e000      	b.n	8007be4 <HAL_SPI_Transmit+0x25e>
  }

error:
 8007be2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2201      	movs	r2, #1
 8007be8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007bf4:	7ffb      	ldrb	r3, [r7, #31]
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	3720      	adds	r7, #32
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}
	...

08007c00 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b086      	sub	sp, #24
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	60f8      	str	r0, [r7, #12]
 8007c08:	60b9      	str	r1, [r7, #8]
 8007c0a:	4613      	mov	r3, r2
 8007c0c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007c18:	2b01      	cmp	r3, #1
 8007c1a:	d101      	bne.n	8007c20 <HAL_SPI_Transmit_DMA+0x20>
 8007c1c:	2302      	movs	r3, #2
 8007c1e:	e09b      	b.n	8007d58 <HAL_SPI_Transmit_DMA+0x158>
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2201      	movs	r2, #1
 8007c24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c2e:	b2db      	uxtb	r3, r3
 8007c30:	2b01      	cmp	r3, #1
 8007c32:	d002      	beq.n	8007c3a <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8007c34:	2302      	movs	r3, #2
 8007c36:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007c38:	e089      	b.n	8007d4e <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d002      	beq.n	8007c46 <HAL_SPI_Transmit_DMA+0x46>
 8007c40:	88fb      	ldrh	r3, [r7, #6]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d102      	bne.n	8007c4c <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007c4a:	e080      	b.n	8007d4e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	2203      	movs	r2, #3
 8007c50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2200      	movs	r2, #0
 8007c58:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	68ba      	ldr	r2, [r7, #8]
 8007c5e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	88fa      	ldrh	r2, [r7, #6]
 8007c64:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	88fa      	ldrh	r2, [r7, #6]
 8007c6a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	2200      	movs	r2, #0
 8007c76:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2200      	movs	r2, #0
 8007c82:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	2200      	movs	r2, #0
 8007c88:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c92:	d10f      	bne.n	8007cb4 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	681a      	ldr	r2, [r3, #0]
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ca2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007cb2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007cb8:	4a29      	ldr	r2, [pc, #164]	; (8007d60 <HAL_SPI_Transmit_DMA+0x160>)
 8007cba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007cc0:	4a28      	ldr	r2, [pc, #160]	; (8007d64 <HAL_SPI_Transmit_DMA+0x164>)
 8007cc2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007cc8:	4a27      	ldr	r2, [pc, #156]	; (8007d68 <HAL_SPI_Transmit_DMA+0x168>)
 8007cca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cdc:	4619      	mov	r1, r3
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	330c      	adds	r3, #12
 8007ce4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cea:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8007cec:	f7fe fa32 	bl	8006154 <HAL_DMA_Start_IT>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d00c      	beq.n	8007d10 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cfa:	f043 0210 	orr.w	r2, r3, #16
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8007d02:	2301      	movs	r3, #1
 8007d04:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2201      	movs	r2, #1
 8007d0a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8007d0e:	e01e      	b.n	8007d4e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d1a:	2b40      	cmp	r3, #64	; 0x40
 8007d1c:	d007      	beq.n	8007d2e <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	681a      	ldr	r2, [r3, #0]
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d2c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	685a      	ldr	r2, [r3, #4]
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f042 0220 	orr.w	r2, r2, #32
 8007d3c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	685a      	ldr	r2, [r3, #4]
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f042 0202 	orr.w	r2, r2, #2
 8007d4c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	2200      	movs	r2, #0
 8007d52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007d56:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3718      	adds	r7, #24
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}
 8007d60:	08008011 	.word	0x08008011
 8007d64:	08007f69 	.word	0x08007f69
 8007d68:	0800802d 	.word	0x0800802d

08007d6c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007d6c:	b580      	push	{r7, lr}
 8007d6e:	b088      	sub	sp, #32
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007d84:	69bb      	ldr	r3, [r7, #24]
 8007d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d10e      	bne.n	8007dac <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007d8e:	69bb      	ldr	r3, [r7, #24]
 8007d90:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d009      	beq.n	8007dac <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007d98:	69fb      	ldr	r3, [r7, #28]
 8007d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d004      	beq.n	8007dac <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	4798      	blx	r3
    return;
 8007daa:	e0ce      	b.n	8007f4a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007dac:	69bb      	ldr	r3, [r7, #24]
 8007dae:	f003 0302 	and.w	r3, r3, #2
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d009      	beq.n	8007dca <HAL_SPI_IRQHandler+0x5e>
 8007db6:	69fb      	ldr	r3, [r7, #28]
 8007db8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d004      	beq.n	8007dca <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dc4:	6878      	ldr	r0, [r7, #4]
 8007dc6:	4798      	blx	r3
    return;
 8007dc8:	e0bf      	b.n	8007f4a <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007dca:	69bb      	ldr	r3, [r7, #24]
 8007dcc:	f003 0320 	and.w	r3, r3, #32
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d10a      	bne.n	8007dea <HAL_SPI_IRQHandler+0x7e>
 8007dd4:	69bb      	ldr	r3, [r7, #24]
 8007dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d105      	bne.n	8007dea <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007dde:	69bb      	ldr	r3, [r7, #24]
 8007de0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	f000 80b0 	beq.w	8007f4a <HAL_SPI_IRQHandler+0x1de>
 8007dea:	69fb      	ldr	r3, [r7, #28]
 8007dec:	f003 0320 	and.w	r3, r3, #32
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	f000 80aa 	beq.w	8007f4a <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007df6:	69bb      	ldr	r3, [r7, #24]
 8007df8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d023      	beq.n	8007e48 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	2b03      	cmp	r3, #3
 8007e0a:	d011      	beq.n	8007e30 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e10:	f043 0204 	orr.w	r2, r3, #4
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e18:	2300      	movs	r3, #0
 8007e1a:	617b      	str	r3, [r7, #20]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	68db      	ldr	r3, [r3, #12]
 8007e22:	617b      	str	r3, [r7, #20]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	689b      	ldr	r3, [r3, #8]
 8007e2a:	617b      	str	r3, [r7, #20]
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	e00b      	b.n	8007e48 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e30:	2300      	movs	r3, #0
 8007e32:	613b      	str	r3, [r7, #16]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	68db      	ldr	r3, [r3, #12]
 8007e3a:	613b      	str	r3, [r7, #16]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	613b      	str	r3, [r7, #16]
 8007e44:	693b      	ldr	r3, [r7, #16]
        return;
 8007e46:	e080      	b.n	8007f4a <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007e48:	69bb      	ldr	r3, [r7, #24]
 8007e4a:	f003 0320 	and.w	r3, r3, #32
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d014      	beq.n	8007e7c <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e56:	f043 0201 	orr.w	r2, r3, #1
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007e5e:	2300      	movs	r3, #0
 8007e60:	60fb      	str	r3, [r7, #12]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	689b      	ldr	r3, [r3, #8]
 8007e68:	60fb      	str	r3, [r7, #12]
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	681a      	ldr	r2, [r3, #0]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e78:	601a      	str	r2, [r3, #0]
 8007e7a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007e7c:	69bb      	ldr	r3, [r7, #24]
 8007e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d00c      	beq.n	8007ea0 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e8a:	f043 0208 	orr.w	r2, r3, #8
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007e92:	2300      	movs	r3, #0
 8007e94:	60bb      	str	r3, [r7, #8]
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	60bb      	str	r3, [r7, #8]
 8007e9e:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d04f      	beq.n	8007f48 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	685a      	ldr	r2, [r3, #4]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007eb6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2201      	movs	r2, #1
 8007ebc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007ec0:	69fb      	ldr	r3, [r7, #28]
 8007ec2:	f003 0302 	and.w	r3, r3, #2
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d104      	bne.n	8007ed4 <HAL_SPI_IRQHandler+0x168>
 8007eca:	69fb      	ldr	r3, [r7, #28]
 8007ecc:	f003 0301 	and.w	r3, r3, #1
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d034      	beq.n	8007f3e <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	685a      	ldr	r2, [r3, #4]
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f022 0203 	bic.w	r2, r2, #3
 8007ee2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d011      	beq.n	8007f10 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ef0:	4a17      	ldr	r2, [pc, #92]	; (8007f50 <HAL_SPI_IRQHandler+0x1e4>)
 8007ef2:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f7fe f9f3 	bl	80062e4 <HAL_DMA_Abort_IT>
 8007efe:	4603      	mov	r3, r0
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d005      	beq.n	8007f10 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f08:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d016      	beq.n	8007f46 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f1c:	4a0c      	ldr	r2, [pc, #48]	; (8007f50 <HAL_SPI_IRQHandler+0x1e4>)
 8007f1e:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f24:	4618      	mov	r0, r3
 8007f26:	f7fe f9dd 	bl	80062e4 <HAL_DMA_Abort_IT>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d00a      	beq.n	8007f46 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f34:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8007f3c:	e003      	b.n	8007f46 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f7fb fbb8 	bl	80036b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007f44:	e000      	b.n	8007f48 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8007f46:	bf00      	nop
    return;
 8007f48:	bf00      	nop
  }
}
 8007f4a:	3720      	adds	r7, #32
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}
 8007f50:	0800806d 	.word	0x0800806d

08007f54 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b083      	sub	sp, #12
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8007f5c:	bf00      	nop
 8007f5e:	370c      	adds	r7, #12
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr

08007f68 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b086      	sub	sp, #24
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f74:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007f76:	f7fd faf9 	bl	800556c <HAL_GetTick>
 8007f7a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f8a:	d03b      	beq.n	8008004 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	685a      	ldr	r2, [r3, #4]
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f022 0220 	bic.w	r2, r2, #32
 8007f9a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	685a      	ldr	r2, [r3, #4]
 8007fa2:	697b      	ldr	r3, [r7, #20]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f022 0202 	bic.w	r2, r2, #2
 8007faa:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007fac:	693a      	ldr	r2, [r7, #16]
 8007fae:	2164      	movs	r1, #100	; 0x64
 8007fb0:	6978      	ldr	r0, [r7, #20]
 8007fb2:	f000 f8f7 	bl	80081a4 <SPI_EndRxTxTransaction>
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d005      	beq.n	8007fc8 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fc0:	f043 0220 	orr.w	r2, r3, #32
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	689b      	ldr	r3, [r3, #8]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d10a      	bne.n	8007fe6 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	60fb      	str	r3, [r7, #12]
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	68db      	ldr	r3, [r3, #12]
 8007fda:	60fb      	str	r3, [r7, #12]
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	689b      	ldr	r3, [r3, #8]
 8007fe2:	60fb      	str	r3, [r7, #12]
 8007fe4:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	2201      	movs	r2, #1
 8007ff0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d003      	beq.n	8008004 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007ffc:	6978      	ldr	r0, [r7, #20]
 8007ffe:	f7fb fb59 	bl	80036b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008002:	e002      	b.n	800800a <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8008004:	6978      	ldr	r0, [r7, #20]
 8008006:	f7fb fb6b 	bl	80036e0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800800a:	3718      	adds	r7, #24
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b084      	sub	sp, #16
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800801c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800801e:	68f8      	ldr	r0, [r7, #12]
 8008020:	f7ff ff98 	bl	8007f54 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008024:	bf00      	nop
 8008026:	3710      	adds	r7, #16
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}

0800802c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b084      	sub	sp, #16
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008038:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	685a      	ldr	r2, [r3, #4]
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f022 0203 	bic.w	r2, r2, #3
 8008048:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800804e:	f043 0210 	orr.w	r2, r3, #16
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2201      	movs	r2, #1
 800805a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800805e:	68f8      	ldr	r0, [r7, #12]
 8008060:	f7fb fb28 	bl	80036b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008064:	bf00      	nop
 8008066:	3710      	adds	r7, #16
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}

0800806c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008078:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2200      	movs	r2, #0
 800807e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2200      	movs	r2, #0
 8008084:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008086:	68f8      	ldr	r0, [r7, #12]
 8008088:	f7fb fb14 	bl	80036b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800808c:	bf00      	nop
 800808e:	3710      	adds	r7, #16
 8008090:	46bd      	mov	sp, r7
 8008092:	bd80      	pop	{r7, pc}

08008094 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b088      	sub	sp, #32
 8008098:	af00      	add	r7, sp, #0
 800809a:	60f8      	str	r0, [r7, #12]
 800809c:	60b9      	str	r1, [r7, #8]
 800809e:	603b      	str	r3, [r7, #0]
 80080a0:	4613      	mov	r3, r2
 80080a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80080a4:	f7fd fa62 	bl	800556c <HAL_GetTick>
 80080a8:	4602      	mov	r2, r0
 80080aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ac:	1a9b      	subs	r3, r3, r2
 80080ae:	683a      	ldr	r2, [r7, #0]
 80080b0:	4413      	add	r3, r2
 80080b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80080b4:	f7fd fa5a 	bl	800556c <HAL_GetTick>
 80080b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80080ba:	4b39      	ldr	r3, [pc, #228]	; (80081a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	015b      	lsls	r3, r3, #5
 80080c0:	0d1b      	lsrs	r3, r3, #20
 80080c2:	69fa      	ldr	r2, [r7, #28]
 80080c4:	fb02 f303 	mul.w	r3, r2, r3
 80080c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80080ca:	e054      	b.n	8008176 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80080d2:	d050      	beq.n	8008176 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80080d4:	f7fd fa4a 	bl	800556c <HAL_GetTick>
 80080d8:	4602      	mov	r2, r0
 80080da:	69bb      	ldr	r3, [r7, #24]
 80080dc:	1ad3      	subs	r3, r2, r3
 80080de:	69fa      	ldr	r2, [r7, #28]
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d902      	bls.n	80080ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80080e4:	69fb      	ldr	r3, [r7, #28]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d13d      	bne.n	8008166 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	685a      	ldr	r2, [r3, #4]
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80080f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	685b      	ldr	r3, [r3, #4]
 80080fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008102:	d111      	bne.n	8008128 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800810c:	d004      	beq.n	8008118 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	689b      	ldr	r3, [r3, #8]
 8008112:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008116:	d107      	bne.n	8008128 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	681a      	ldr	r2, [r3, #0]
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008126:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800812c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008130:	d10f      	bne.n	8008152 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008140:	601a      	str	r2, [r3, #0]
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	681a      	ldr	r2, [r3, #0]
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008150:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2201      	movs	r2, #1
 8008156:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2200      	movs	r2, #0
 800815e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008162:	2303      	movs	r3, #3
 8008164:	e017      	b.n	8008196 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d101      	bne.n	8008170 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800816c:	2300      	movs	r3, #0
 800816e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008170:	697b      	ldr	r3, [r7, #20]
 8008172:	3b01      	subs	r3, #1
 8008174:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	689a      	ldr	r2, [r3, #8]
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	4013      	ands	r3, r2
 8008180:	68ba      	ldr	r2, [r7, #8]
 8008182:	429a      	cmp	r2, r3
 8008184:	bf0c      	ite	eq
 8008186:	2301      	moveq	r3, #1
 8008188:	2300      	movne	r3, #0
 800818a:	b2db      	uxtb	r3, r3
 800818c:	461a      	mov	r2, r3
 800818e:	79fb      	ldrb	r3, [r7, #7]
 8008190:	429a      	cmp	r2, r3
 8008192:	d19b      	bne.n	80080cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008194:	2300      	movs	r3, #0
}
 8008196:	4618      	mov	r0, r3
 8008198:	3720      	adds	r7, #32
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
 800819e:	bf00      	nop
 80081a0:	20000038 	.word	0x20000038

080081a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b088      	sub	sp, #32
 80081a8:	af02      	add	r7, sp, #8
 80081aa:	60f8      	str	r0, [r7, #12]
 80081ac:	60b9      	str	r1, [r7, #8]
 80081ae:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80081b0:	4b1b      	ldr	r3, [pc, #108]	; (8008220 <SPI_EndRxTxTransaction+0x7c>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4a1b      	ldr	r2, [pc, #108]	; (8008224 <SPI_EndRxTxTransaction+0x80>)
 80081b6:	fba2 2303 	umull	r2, r3, r2, r3
 80081ba:	0d5b      	lsrs	r3, r3, #21
 80081bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80081c0:	fb02 f303 	mul.w	r3, r2, r3
 80081c4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80081ce:	d112      	bne.n	80081f6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	9300      	str	r3, [sp, #0]
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	2200      	movs	r2, #0
 80081d8:	2180      	movs	r1, #128	; 0x80
 80081da:	68f8      	ldr	r0, [r7, #12]
 80081dc:	f7ff ff5a 	bl	8008094 <SPI_WaitFlagStateUntilTimeout>
 80081e0:	4603      	mov	r3, r0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d016      	beq.n	8008214 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081ea:	f043 0220 	orr.w	r2, r3, #32
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80081f2:	2303      	movs	r3, #3
 80081f4:	e00f      	b.n	8008216 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d00a      	beq.n	8008212 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	3b01      	subs	r3, #1
 8008200:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	689b      	ldr	r3, [r3, #8]
 8008208:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800820c:	2b80      	cmp	r3, #128	; 0x80
 800820e:	d0f2      	beq.n	80081f6 <SPI_EndRxTxTransaction+0x52>
 8008210:	e000      	b.n	8008214 <SPI_EndRxTxTransaction+0x70>
        break;
 8008212:	bf00      	nop
  }

  return HAL_OK;
 8008214:	2300      	movs	r3, #0
}
 8008216:	4618      	mov	r0, r3
 8008218:	3718      	adds	r7, #24
 800821a:	46bd      	mov	sp, r7
 800821c:	bd80      	pop	{r7, pc}
 800821e:	bf00      	nop
 8008220:	20000038 	.word	0x20000038
 8008224:	165e9f81 	.word	0x165e9f81

08008228 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b082      	sub	sp, #8
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d101      	bne.n	800823a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008236:	2301      	movs	r3, #1
 8008238:	e041      	b.n	80082be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008240:	b2db      	uxtb	r3, r3
 8008242:	2b00      	cmp	r3, #0
 8008244:	d106      	bne.n	8008254 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2200      	movs	r2, #0
 800824a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f7fa fe92 	bl	8002f78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2202      	movs	r2, #2
 8008258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681a      	ldr	r2, [r3, #0]
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	3304      	adds	r3, #4
 8008264:	4619      	mov	r1, r3
 8008266:	4610      	mov	r0, r2
 8008268:	f000 faa0 	bl	80087ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2201      	movs	r2, #1
 8008270:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2201      	movs	r2, #1
 8008278:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2201      	movs	r2, #1
 8008280:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2201      	movs	r2, #1
 8008288:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2201      	movs	r2, #1
 8008298:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2201      	movs	r2, #1
 80082a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2201      	movs	r2, #1
 80082b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80082bc:	2300      	movs	r3, #0
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3708      	adds	r7, #8
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}
	...

080082c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b085      	sub	sp, #20
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082d6:	b2db      	uxtb	r3, r3
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d001      	beq.n	80082e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80082dc:	2301      	movs	r3, #1
 80082de:	e04e      	b.n	800837e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2202      	movs	r2, #2
 80082e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	68da      	ldr	r2, [r3, #12]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f042 0201 	orr.w	r2, r2, #1
 80082f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a23      	ldr	r2, [pc, #140]	; (800838c <HAL_TIM_Base_Start_IT+0xc4>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d022      	beq.n	8008348 <HAL_TIM_Base_Start_IT+0x80>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800830a:	d01d      	beq.n	8008348 <HAL_TIM_Base_Start_IT+0x80>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a1f      	ldr	r2, [pc, #124]	; (8008390 <HAL_TIM_Base_Start_IT+0xc8>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d018      	beq.n	8008348 <HAL_TIM_Base_Start_IT+0x80>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a1e      	ldr	r2, [pc, #120]	; (8008394 <HAL_TIM_Base_Start_IT+0xcc>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d013      	beq.n	8008348 <HAL_TIM_Base_Start_IT+0x80>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a1c      	ldr	r2, [pc, #112]	; (8008398 <HAL_TIM_Base_Start_IT+0xd0>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d00e      	beq.n	8008348 <HAL_TIM_Base_Start_IT+0x80>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a1b      	ldr	r2, [pc, #108]	; (800839c <HAL_TIM_Base_Start_IT+0xd4>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d009      	beq.n	8008348 <HAL_TIM_Base_Start_IT+0x80>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a19      	ldr	r2, [pc, #100]	; (80083a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d004      	beq.n	8008348 <HAL_TIM_Base_Start_IT+0x80>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a18      	ldr	r2, [pc, #96]	; (80083a4 <HAL_TIM_Base_Start_IT+0xdc>)
 8008344:	4293      	cmp	r3, r2
 8008346:	d111      	bne.n	800836c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	689b      	ldr	r3, [r3, #8]
 800834e:	f003 0307 	and.w	r3, r3, #7
 8008352:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2b06      	cmp	r3, #6
 8008358:	d010      	beq.n	800837c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	681a      	ldr	r2, [r3, #0]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f042 0201 	orr.w	r2, r2, #1
 8008368:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800836a:	e007      	b.n	800837c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	681a      	ldr	r2, [r3, #0]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f042 0201 	orr.w	r2, r2, #1
 800837a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800837c:	2300      	movs	r3, #0
}
 800837e:	4618      	mov	r0, r3
 8008380:	3714      	adds	r7, #20
 8008382:	46bd      	mov	sp, r7
 8008384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008388:	4770      	bx	lr
 800838a:	bf00      	nop
 800838c:	40010000 	.word	0x40010000
 8008390:	40000400 	.word	0x40000400
 8008394:	40000800 	.word	0x40000800
 8008398:	40000c00 	.word	0x40000c00
 800839c:	40010400 	.word	0x40010400
 80083a0:	40014000 	.word	0x40014000
 80083a4:	40001800 	.word	0x40001800

080083a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b082      	sub	sp, #8
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	691b      	ldr	r3, [r3, #16]
 80083b6:	f003 0302 	and.w	r3, r3, #2
 80083ba:	2b02      	cmp	r3, #2
 80083bc:	d122      	bne.n	8008404 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	68db      	ldr	r3, [r3, #12]
 80083c4:	f003 0302 	and.w	r3, r3, #2
 80083c8:	2b02      	cmp	r3, #2
 80083ca:	d11b      	bne.n	8008404 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f06f 0202 	mvn.w	r2, #2
 80083d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2201      	movs	r2, #1
 80083da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	699b      	ldr	r3, [r3, #24]
 80083e2:	f003 0303 	and.w	r3, r3, #3
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d003      	beq.n	80083f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f000 f9bf 	bl	800876e <HAL_TIM_IC_CaptureCallback>
 80083f0:	e005      	b.n	80083fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f000 f9b1 	bl	800875a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f000 f9c2 	bl	8008782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2200      	movs	r2, #0
 8008402:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	691b      	ldr	r3, [r3, #16]
 800840a:	f003 0304 	and.w	r3, r3, #4
 800840e:	2b04      	cmp	r3, #4
 8008410:	d122      	bne.n	8008458 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	68db      	ldr	r3, [r3, #12]
 8008418:	f003 0304 	and.w	r3, r3, #4
 800841c:	2b04      	cmp	r3, #4
 800841e:	d11b      	bne.n	8008458 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f06f 0204 	mvn.w	r2, #4
 8008428:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2202      	movs	r2, #2
 800842e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	699b      	ldr	r3, [r3, #24]
 8008436:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800843a:	2b00      	cmp	r3, #0
 800843c:	d003      	beq.n	8008446 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 f995 	bl	800876e <HAL_TIM_IC_CaptureCallback>
 8008444:	e005      	b.n	8008452 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008446:	6878      	ldr	r0, [r7, #4]
 8008448:	f000 f987 	bl	800875a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f000 f998 	bl	8008782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2200      	movs	r2, #0
 8008456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	691b      	ldr	r3, [r3, #16]
 800845e:	f003 0308 	and.w	r3, r3, #8
 8008462:	2b08      	cmp	r3, #8
 8008464:	d122      	bne.n	80084ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	68db      	ldr	r3, [r3, #12]
 800846c:	f003 0308 	and.w	r3, r3, #8
 8008470:	2b08      	cmp	r3, #8
 8008472:	d11b      	bne.n	80084ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f06f 0208 	mvn.w	r2, #8
 800847c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2204      	movs	r2, #4
 8008482:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	69db      	ldr	r3, [r3, #28]
 800848a:	f003 0303 	and.w	r3, r3, #3
 800848e:	2b00      	cmp	r3, #0
 8008490:	d003      	beq.n	800849a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f000 f96b 	bl	800876e <HAL_TIM_IC_CaptureCallback>
 8008498:	e005      	b.n	80084a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 f95d 	bl	800875a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f000 f96e 	bl	8008782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2200      	movs	r2, #0
 80084aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	691b      	ldr	r3, [r3, #16]
 80084b2:	f003 0310 	and.w	r3, r3, #16
 80084b6:	2b10      	cmp	r3, #16
 80084b8:	d122      	bne.n	8008500 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	68db      	ldr	r3, [r3, #12]
 80084c0:	f003 0310 	and.w	r3, r3, #16
 80084c4:	2b10      	cmp	r3, #16
 80084c6:	d11b      	bne.n	8008500 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f06f 0210 	mvn.w	r2, #16
 80084d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2208      	movs	r2, #8
 80084d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	69db      	ldr	r3, [r3, #28]
 80084de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d003      	beq.n	80084ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 f941 	bl	800876e <HAL_TIM_IC_CaptureCallback>
 80084ec:	e005      	b.n	80084fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f000 f933 	bl	800875a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f000 f944 	bl	8008782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2200      	movs	r2, #0
 80084fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	691b      	ldr	r3, [r3, #16]
 8008506:	f003 0301 	and.w	r3, r3, #1
 800850a:	2b01      	cmp	r3, #1
 800850c:	d10e      	bne.n	800852c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	68db      	ldr	r3, [r3, #12]
 8008514:	f003 0301 	and.w	r3, r3, #1
 8008518:	2b01      	cmp	r3, #1
 800851a:	d107      	bne.n	800852c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f06f 0201 	mvn.w	r2, #1
 8008524:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 f90d 	bl	8008746 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	691b      	ldr	r3, [r3, #16]
 8008532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008536:	2b80      	cmp	r3, #128	; 0x80
 8008538:	d10e      	bne.n	8008558 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	68db      	ldr	r3, [r3, #12]
 8008540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008544:	2b80      	cmp	r3, #128	; 0x80
 8008546:	d107      	bne.n	8008558 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008550:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f000 faea 	bl	8008b2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	691b      	ldr	r3, [r3, #16]
 800855e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008562:	2b40      	cmp	r3, #64	; 0x40
 8008564:	d10e      	bne.n	8008584 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	68db      	ldr	r3, [r3, #12]
 800856c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008570:	2b40      	cmp	r3, #64	; 0x40
 8008572:	d107      	bne.n	8008584 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800857c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 f909 	bl	8008796 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	691b      	ldr	r3, [r3, #16]
 800858a:	f003 0320 	and.w	r3, r3, #32
 800858e:	2b20      	cmp	r3, #32
 8008590:	d10e      	bne.n	80085b0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	68db      	ldr	r3, [r3, #12]
 8008598:	f003 0320 	and.w	r3, r3, #32
 800859c:	2b20      	cmp	r3, #32
 800859e:	d107      	bne.n	80085b0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f06f 0220 	mvn.w	r2, #32
 80085a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f000 fab4 	bl	8008b18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80085b0:	bf00      	nop
 80085b2:	3708      	adds	r7, #8
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}

080085b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b084      	sub	sp, #16
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
 80085c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80085c2:	2300      	movs	r3, #0
 80085c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	d101      	bne.n	80085d4 <HAL_TIM_ConfigClockSource+0x1c>
 80085d0:	2302      	movs	r3, #2
 80085d2:	e0b4      	b.n	800873e <HAL_TIM_ConfigClockSource+0x186>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2201      	movs	r2, #1
 80085d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2202      	movs	r2, #2
 80085e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	689b      	ldr	r3, [r3, #8]
 80085ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80085f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085f4:	68bb      	ldr	r3, [r7, #8]
 80085f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80085fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	68ba      	ldr	r2, [r7, #8]
 8008602:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800860c:	d03e      	beq.n	800868c <HAL_TIM_ConfigClockSource+0xd4>
 800860e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008612:	f200 8087 	bhi.w	8008724 <HAL_TIM_ConfigClockSource+0x16c>
 8008616:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800861a:	f000 8086 	beq.w	800872a <HAL_TIM_ConfigClockSource+0x172>
 800861e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008622:	d87f      	bhi.n	8008724 <HAL_TIM_ConfigClockSource+0x16c>
 8008624:	2b70      	cmp	r3, #112	; 0x70
 8008626:	d01a      	beq.n	800865e <HAL_TIM_ConfigClockSource+0xa6>
 8008628:	2b70      	cmp	r3, #112	; 0x70
 800862a:	d87b      	bhi.n	8008724 <HAL_TIM_ConfigClockSource+0x16c>
 800862c:	2b60      	cmp	r3, #96	; 0x60
 800862e:	d050      	beq.n	80086d2 <HAL_TIM_ConfigClockSource+0x11a>
 8008630:	2b60      	cmp	r3, #96	; 0x60
 8008632:	d877      	bhi.n	8008724 <HAL_TIM_ConfigClockSource+0x16c>
 8008634:	2b50      	cmp	r3, #80	; 0x50
 8008636:	d03c      	beq.n	80086b2 <HAL_TIM_ConfigClockSource+0xfa>
 8008638:	2b50      	cmp	r3, #80	; 0x50
 800863a:	d873      	bhi.n	8008724 <HAL_TIM_ConfigClockSource+0x16c>
 800863c:	2b40      	cmp	r3, #64	; 0x40
 800863e:	d058      	beq.n	80086f2 <HAL_TIM_ConfigClockSource+0x13a>
 8008640:	2b40      	cmp	r3, #64	; 0x40
 8008642:	d86f      	bhi.n	8008724 <HAL_TIM_ConfigClockSource+0x16c>
 8008644:	2b30      	cmp	r3, #48	; 0x30
 8008646:	d064      	beq.n	8008712 <HAL_TIM_ConfigClockSource+0x15a>
 8008648:	2b30      	cmp	r3, #48	; 0x30
 800864a:	d86b      	bhi.n	8008724 <HAL_TIM_ConfigClockSource+0x16c>
 800864c:	2b20      	cmp	r3, #32
 800864e:	d060      	beq.n	8008712 <HAL_TIM_ConfigClockSource+0x15a>
 8008650:	2b20      	cmp	r3, #32
 8008652:	d867      	bhi.n	8008724 <HAL_TIM_ConfigClockSource+0x16c>
 8008654:	2b00      	cmp	r3, #0
 8008656:	d05c      	beq.n	8008712 <HAL_TIM_ConfigClockSource+0x15a>
 8008658:	2b10      	cmp	r3, #16
 800865a:	d05a      	beq.n	8008712 <HAL_TIM_ConfigClockSource+0x15a>
 800865c:	e062      	b.n	8008724 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6818      	ldr	r0, [r3, #0]
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	6899      	ldr	r1, [r3, #8]
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	685a      	ldr	r2, [r3, #4]
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	68db      	ldr	r3, [r3, #12]
 800866e:	f000 f9b7 	bl	80089e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008680:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	68ba      	ldr	r2, [r7, #8]
 8008688:	609a      	str	r2, [r3, #8]
      break;
 800868a:	e04f      	b.n	800872c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6818      	ldr	r0, [r3, #0]
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	6899      	ldr	r1, [r3, #8]
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	685a      	ldr	r2, [r3, #4]
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	68db      	ldr	r3, [r3, #12]
 800869c:	f000 f9a0 	bl	80089e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	689a      	ldr	r2, [r3, #8]
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80086ae:	609a      	str	r2, [r3, #8]
      break;
 80086b0:	e03c      	b.n	800872c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6818      	ldr	r0, [r3, #0]
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	6859      	ldr	r1, [r3, #4]
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	68db      	ldr	r3, [r3, #12]
 80086be:	461a      	mov	r2, r3
 80086c0:	f000 f914 	bl	80088ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	2150      	movs	r1, #80	; 0x50
 80086ca:	4618      	mov	r0, r3
 80086cc:	f000 f96d 	bl	80089aa <TIM_ITRx_SetConfig>
      break;
 80086d0:	e02c      	b.n	800872c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6818      	ldr	r0, [r3, #0]
 80086d6:	683b      	ldr	r3, [r7, #0]
 80086d8:	6859      	ldr	r1, [r3, #4]
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	68db      	ldr	r3, [r3, #12]
 80086de:	461a      	mov	r2, r3
 80086e0:	f000 f933 	bl	800894a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	2160      	movs	r1, #96	; 0x60
 80086ea:	4618      	mov	r0, r3
 80086ec:	f000 f95d 	bl	80089aa <TIM_ITRx_SetConfig>
      break;
 80086f0:	e01c      	b.n	800872c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6818      	ldr	r0, [r3, #0]
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	6859      	ldr	r1, [r3, #4]
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	68db      	ldr	r3, [r3, #12]
 80086fe:	461a      	mov	r2, r3
 8008700:	f000 f8f4 	bl	80088ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	2140      	movs	r1, #64	; 0x40
 800870a:	4618      	mov	r0, r3
 800870c:	f000 f94d 	bl	80089aa <TIM_ITRx_SetConfig>
      break;
 8008710:	e00c      	b.n	800872c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681a      	ldr	r2, [r3, #0]
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	4619      	mov	r1, r3
 800871c:	4610      	mov	r0, r2
 800871e:	f000 f944 	bl	80089aa <TIM_ITRx_SetConfig>
      break;
 8008722:	e003      	b.n	800872c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008724:	2301      	movs	r3, #1
 8008726:	73fb      	strb	r3, [r7, #15]
      break;
 8008728:	e000      	b.n	800872c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800872a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2201      	movs	r2, #1
 8008730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2200      	movs	r2, #0
 8008738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800873c:	7bfb      	ldrb	r3, [r7, #15]
}
 800873e:	4618      	mov	r0, r3
 8008740:	3710      	adds	r7, #16
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}

08008746 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008746:	b480      	push	{r7}
 8008748:	b083      	sub	sp, #12
 800874a:	af00      	add	r7, sp, #0
 800874c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800874e:	bf00      	nop
 8008750:	370c      	adds	r7, #12
 8008752:	46bd      	mov	sp, r7
 8008754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008758:	4770      	bx	lr

0800875a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800875a:	b480      	push	{r7}
 800875c:	b083      	sub	sp, #12
 800875e:	af00      	add	r7, sp, #0
 8008760:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008762:	bf00      	nop
 8008764:	370c      	adds	r7, #12
 8008766:	46bd      	mov	sp, r7
 8008768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876c:	4770      	bx	lr

0800876e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800876e:	b480      	push	{r7}
 8008770:	b083      	sub	sp, #12
 8008772:	af00      	add	r7, sp, #0
 8008774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008776:	bf00      	nop
 8008778:	370c      	adds	r7, #12
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr

08008782 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008782:	b480      	push	{r7}
 8008784:	b083      	sub	sp, #12
 8008786:	af00      	add	r7, sp, #0
 8008788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800878a:	bf00      	nop
 800878c:	370c      	adds	r7, #12
 800878e:	46bd      	mov	sp, r7
 8008790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008794:	4770      	bx	lr

08008796 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008796:	b480      	push	{r7}
 8008798:	b083      	sub	sp, #12
 800879a:	af00      	add	r7, sp, #0
 800879c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800879e:	bf00      	nop
 80087a0:	370c      	adds	r7, #12
 80087a2:	46bd      	mov	sp, r7
 80087a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a8:	4770      	bx	lr
	...

080087ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80087ac:	b480      	push	{r7}
 80087ae:	b085      	sub	sp, #20
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
 80087b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	4a40      	ldr	r2, [pc, #256]	; (80088c0 <TIM_Base_SetConfig+0x114>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d013      	beq.n	80087ec <TIM_Base_SetConfig+0x40>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087ca:	d00f      	beq.n	80087ec <TIM_Base_SetConfig+0x40>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	4a3d      	ldr	r2, [pc, #244]	; (80088c4 <TIM_Base_SetConfig+0x118>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d00b      	beq.n	80087ec <TIM_Base_SetConfig+0x40>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	4a3c      	ldr	r2, [pc, #240]	; (80088c8 <TIM_Base_SetConfig+0x11c>)
 80087d8:	4293      	cmp	r3, r2
 80087da:	d007      	beq.n	80087ec <TIM_Base_SetConfig+0x40>
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	4a3b      	ldr	r2, [pc, #236]	; (80088cc <TIM_Base_SetConfig+0x120>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d003      	beq.n	80087ec <TIM_Base_SetConfig+0x40>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	4a3a      	ldr	r2, [pc, #232]	; (80088d0 <TIM_Base_SetConfig+0x124>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d108      	bne.n	80087fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	68fa      	ldr	r2, [r7, #12]
 80087fa:	4313      	orrs	r3, r2
 80087fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	4a2f      	ldr	r2, [pc, #188]	; (80088c0 <TIM_Base_SetConfig+0x114>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d02b      	beq.n	800885e <TIM_Base_SetConfig+0xb2>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800880c:	d027      	beq.n	800885e <TIM_Base_SetConfig+0xb2>
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	4a2c      	ldr	r2, [pc, #176]	; (80088c4 <TIM_Base_SetConfig+0x118>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d023      	beq.n	800885e <TIM_Base_SetConfig+0xb2>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	4a2b      	ldr	r2, [pc, #172]	; (80088c8 <TIM_Base_SetConfig+0x11c>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d01f      	beq.n	800885e <TIM_Base_SetConfig+0xb2>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	4a2a      	ldr	r2, [pc, #168]	; (80088cc <TIM_Base_SetConfig+0x120>)
 8008822:	4293      	cmp	r3, r2
 8008824:	d01b      	beq.n	800885e <TIM_Base_SetConfig+0xb2>
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	4a29      	ldr	r2, [pc, #164]	; (80088d0 <TIM_Base_SetConfig+0x124>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d017      	beq.n	800885e <TIM_Base_SetConfig+0xb2>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	4a28      	ldr	r2, [pc, #160]	; (80088d4 <TIM_Base_SetConfig+0x128>)
 8008832:	4293      	cmp	r3, r2
 8008834:	d013      	beq.n	800885e <TIM_Base_SetConfig+0xb2>
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	4a27      	ldr	r2, [pc, #156]	; (80088d8 <TIM_Base_SetConfig+0x12c>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d00f      	beq.n	800885e <TIM_Base_SetConfig+0xb2>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	4a26      	ldr	r2, [pc, #152]	; (80088dc <TIM_Base_SetConfig+0x130>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d00b      	beq.n	800885e <TIM_Base_SetConfig+0xb2>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	4a25      	ldr	r2, [pc, #148]	; (80088e0 <TIM_Base_SetConfig+0x134>)
 800884a:	4293      	cmp	r3, r2
 800884c:	d007      	beq.n	800885e <TIM_Base_SetConfig+0xb2>
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	4a24      	ldr	r2, [pc, #144]	; (80088e4 <TIM_Base_SetConfig+0x138>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d003      	beq.n	800885e <TIM_Base_SetConfig+0xb2>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	4a23      	ldr	r2, [pc, #140]	; (80088e8 <TIM_Base_SetConfig+0x13c>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d108      	bne.n	8008870 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008864:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	68fa      	ldr	r2, [r7, #12]
 800886c:	4313      	orrs	r3, r2
 800886e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	695b      	ldr	r3, [r3, #20]
 800887a:	4313      	orrs	r3, r2
 800887c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	68fa      	ldr	r2, [r7, #12]
 8008882:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	689a      	ldr	r2, [r3, #8]
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	681a      	ldr	r2, [r3, #0]
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	4a0a      	ldr	r2, [pc, #40]	; (80088c0 <TIM_Base_SetConfig+0x114>)
 8008898:	4293      	cmp	r3, r2
 800889a:	d003      	beq.n	80088a4 <TIM_Base_SetConfig+0xf8>
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	4a0c      	ldr	r2, [pc, #48]	; (80088d0 <TIM_Base_SetConfig+0x124>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d103      	bne.n	80088ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	691a      	ldr	r2, [r3, #16]
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2201      	movs	r2, #1
 80088b0:	615a      	str	r2, [r3, #20]
}
 80088b2:	bf00      	nop
 80088b4:	3714      	adds	r7, #20
 80088b6:	46bd      	mov	sp, r7
 80088b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088bc:	4770      	bx	lr
 80088be:	bf00      	nop
 80088c0:	40010000 	.word	0x40010000
 80088c4:	40000400 	.word	0x40000400
 80088c8:	40000800 	.word	0x40000800
 80088cc:	40000c00 	.word	0x40000c00
 80088d0:	40010400 	.word	0x40010400
 80088d4:	40014000 	.word	0x40014000
 80088d8:	40014400 	.word	0x40014400
 80088dc:	40014800 	.word	0x40014800
 80088e0:	40001800 	.word	0x40001800
 80088e4:	40001c00 	.word	0x40001c00
 80088e8:	40002000 	.word	0x40002000

080088ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80088ec:	b480      	push	{r7}
 80088ee:	b087      	sub	sp, #28
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	60f8      	str	r0, [r7, #12]
 80088f4:	60b9      	str	r1, [r7, #8]
 80088f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6a1b      	ldr	r3, [r3, #32]
 80088fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	6a1b      	ldr	r3, [r3, #32]
 8008902:	f023 0201 	bic.w	r2, r3, #1
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	699b      	ldr	r3, [r3, #24]
 800890e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008910:	693b      	ldr	r3, [r7, #16]
 8008912:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008916:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	011b      	lsls	r3, r3, #4
 800891c:	693a      	ldr	r2, [r7, #16]
 800891e:	4313      	orrs	r3, r2
 8008920:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	f023 030a 	bic.w	r3, r3, #10
 8008928:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800892a:	697a      	ldr	r2, [r7, #20]
 800892c:	68bb      	ldr	r3, [r7, #8]
 800892e:	4313      	orrs	r3, r2
 8008930:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	693a      	ldr	r2, [r7, #16]
 8008936:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	697a      	ldr	r2, [r7, #20]
 800893c:	621a      	str	r2, [r3, #32]
}
 800893e:	bf00      	nop
 8008940:	371c      	adds	r7, #28
 8008942:	46bd      	mov	sp, r7
 8008944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008948:	4770      	bx	lr

0800894a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800894a:	b480      	push	{r7}
 800894c:	b087      	sub	sp, #28
 800894e:	af00      	add	r7, sp, #0
 8008950:	60f8      	str	r0, [r7, #12]
 8008952:	60b9      	str	r1, [r7, #8]
 8008954:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	6a1b      	ldr	r3, [r3, #32]
 800895a:	f023 0210 	bic.w	r2, r3, #16
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	699b      	ldr	r3, [r3, #24]
 8008966:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	6a1b      	ldr	r3, [r3, #32]
 800896c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800896e:	697b      	ldr	r3, [r7, #20]
 8008970:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008974:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	031b      	lsls	r3, r3, #12
 800897a:	697a      	ldr	r2, [r7, #20]
 800897c:	4313      	orrs	r3, r2
 800897e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008986:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	011b      	lsls	r3, r3, #4
 800898c:	693a      	ldr	r2, [r7, #16]
 800898e:	4313      	orrs	r3, r2
 8008990:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	697a      	ldr	r2, [r7, #20]
 8008996:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	693a      	ldr	r2, [r7, #16]
 800899c:	621a      	str	r2, [r3, #32]
}
 800899e:	bf00      	nop
 80089a0:	371c      	adds	r7, #28
 80089a2:	46bd      	mov	sp, r7
 80089a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a8:	4770      	bx	lr

080089aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80089aa:	b480      	push	{r7}
 80089ac:	b085      	sub	sp, #20
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	6078      	str	r0, [r7, #4]
 80089b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	689b      	ldr	r3, [r3, #8]
 80089b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80089c2:	683a      	ldr	r2, [r7, #0]
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	4313      	orrs	r3, r2
 80089c8:	f043 0307 	orr.w	r3, r3, #7
 80089cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	68fa      	ldr	r2, [r7, #12]
 80089d2:	609a      	str	r2, [r3, #8]
}
 80089d4:	bf00      	nop
 80089d6:	3714      	adds	r7, #20
 80089d8:	46bd      	mov	sp, r7
 80089da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089de:	4770      	bx	lr

080089e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b087      	sub	sp, #28
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	60f8      	str	r0, [r7, #12]
 80089e8:	60b9      	str	r1, [r7, #8]
 80089ea:	607a      	str	r2, [r7, #4]
 80089ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	689b      	ldr	r3, [r3, #8]
 80089f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80089fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	021a      	lsls	r2, r3, #8
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	431a      	orrs	r2, r3
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	4313      	orrs	r3, r2
 8008a08:	697a      	ldr	r2, [r7, #20]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	697a      	ldr	r2, [r7, #20]
 8008a12:	609a      	str	r2, [r3, #8]
}
 8008a14:	bf00      	nop
 8008a16:	371c      	adds	r7, #28
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1e:	4770      	bx	lr

08008a20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b085      	sub	sp, #20
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
 8008a28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d101      	bne.n	8008a38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008a34:	2302      	movs	r3, #2
 8008a36:	e05a      	b.n	8008aee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2202      	movs	r2, #2
 8008a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	689b      	ldr	r3, [r3, #8]
 8008a56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	68fa      	ldr	r2, [r7, #12]
 8008a66:	4313      	orrs	r3, r2
 8008a68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	68fa      	ldr	r2, [r7, #12]
 8008a70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a21      	ldr	r2, [pc, #132]	; (8008afc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d022      	beq.n	8008ac2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a84:	d01d      	beq.n	8008ac2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4a1d      	ldr	r2, [pc, #116]	; (8008b00 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d018      	beq.n	8008ac2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4a1b      	ldr	r2, [pc, #108]	; (8008b04 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d013      	beq.n	8008ac2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4a1a      	ldr	r2, [pc, #104]	; (8008b08 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d00e      	beq.n	8008ac2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a18      	ldr	r2, [pc, #96]	; (8008b0c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d009      	beq.n	8008ac2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4a17      	ldr	r2, [pc, #92]	; (8008b10 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d004      	beq.n	8008ac2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	4a15      	ldr	r2, [pc, #84]	; (8008b14 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d10c      	bne.n	8008adc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ac8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	68ba      	ldr	r2, [r7, #8]
 8008ad0:	4313      	orrs	r3, r2
 8008ad2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	68ba      	ldr	r2, [r7, #8]
 8008ada:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2201      	movs	r2, #1
 8008ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008aec:	2300      	movs	r3, #0
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	3714      	adds	r7, #20
 8008af2:	46bd      	mov	sp, r7
 8008af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af8:	4770      	bx	lr
 8008afa:	bf00      	nop
 8008afc:	40010000 	.word	0x40010000
 8008b00:	40000400 	.word	0x40000400
 8008b04:	40000800 	.word	0x40000800
 8008b08:	40000c00 	.word	0x40000c00
 8008b0c:	40010400 	.word	0x40010400
 8008b10:	40014000 	.word	0x40014000
 8008b14:	40001800 	.word	0x40001800

08008b18 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008b18:	b480      	push	{r7}
 8008b1a:	b083      	sub	sp, #12
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008b20:	bf00      	nop
 8008b22:	370c      	adds	r7, #12
 8008b24:	46bd      	mov	sp, r7
 8008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2a:	4770      	bx	lr

08008b2c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b083      	sub	sp, #12
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008b34:	bf00      	nop
 8008b36:	370c      	adds	r7, #12
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3e:	4770      	bx	lr

08008b40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b082      	sub	sp, #8
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d101      	bne.n	8008b52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b4e:	2301      	movs	r3, #1
 8008b50:	e03f      	b.n	8008bd2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b58:	b2db      	uxtb	r3, r3
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d106      	bne.n	8008b6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2200      	movs	r2, #0
 8008b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f7fa fa2c 	bl	8002fc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2224      	movs	r2, #36	; 0x24
 8008b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	68da      	ldr	r2, [r3, #12]
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008b82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f000 fddf 	bl	8009748 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	691a      	ldr	r2, [r3, #16]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008b98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	695a      	ldr	r2, [r3, #20]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008ba8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	68da      	ldr	r2, [r3, #12]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008bb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2220      	movs	r2, #32
 8008bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2220      	movs	r2, #32
 8008bcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008bd0:	2300      	movs	r3, #0
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3708      	adds	r7, #8
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}

08008bda <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008bda:	b580      	push	{r7, lr}
 8008bdc:	b08a      	sub	sp, #40	; 0x28
 8008bde:	af02      	add	r7, sp, #8
 8008be0:	60f8      	str	r0, [r7, #12]
 8008be2:	60b9      	str	r1, [r7, #8]
 8008be4:	603b      	str	r3, [r7, #0]
 8008be6:	4613      	mov	r3, r2
 8008be8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008bea:	2300      	movs	r3, #0
 8008bec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bf4:	b2db      	uxtb	r3, r3
 8008bf6:	2b20      	cmp	r3, #32
 8008bf8:	d17c      	bne.n	8008cf4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d002      	beq.n	8008c06 <HAL_UART_Transmit+0x2c>
 8008c00:	88fb      	ldrh	r3, [r7, #6]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d101      	bne.n	8008c0a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008c06:	2301      	movs	r3, #1
 8008c08:	e075      	b.n	8008cf6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c10:	2b01      	cmp	r3, #1
 8008c12:	d101      	bne.n	8008c18 <HAL_UART_Transmit+0x3e>
 8008c14:	2302      	movs	r3, #2
 8008c16:	e06e      	b.n	8008cf6 <HAL_UART_Transmit+0x11c>
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	2200      	movs	r2, #0
 8008c24:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	2221      	movs	r2, #33	; 0x21
 8008c2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008c2e:	f7fc fc9d 	bl	800556c <HAL_GetTick>
 8008c32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	88fa      	ldrh	r2, [r7, #6]
 8008c38:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	88fa      	ldrh	r2, [r7, #6]
 8008c3e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	689b      	ldr	r3, [r3, #8]
 8008c44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c48:	d108      	bne.n	8008c5c <HAL_UART_Transmit+0x82>
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	691b      	ldr	r3, [r3, #16]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d104      	bne.n	8008c5c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008c52:	2300      	movs	r3, #0
 8008c54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	61bb      	str	r3, [r7, #24]
 8008c5a:	e003      	b.n	8008c64 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008c60:	2300      	movs	r3, #0
 8008c62:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	2200      	movs	r2, #0
 8008c68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008c6c:	e02a      	b.n	8008cc4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	9300      	str	r3, [sp, #0]
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	2200      	movs	r2, #0
 8008c76:	2180      	movs	r1, #128	; 0x80
 8008c78:	68f8      	ldr	r0, [r7, #12]
 8008c7a:	f000 fb1f 	bl	80092bc <UART_WaitOnFlagUntilTimeout>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d001      	beq.n	8008c88 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008c84:	2303      	movs	r3, #3
 8008c86:	e036      	b.n	8008cf6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008c88:	69fb      	ldr	r3, [r7, #28]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d10b      	bne.n	8008ca6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008c8e:	69bb      	ldr	r3, [r7, #24]
 8008c90:	881b      	ldrh	r3, [r3, #0]
 8008c92:	461a      	mov	r2, r3
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008c9e:	69bb      	ldr	r3, [r7, #24]
 8008ca0:	3302      	adds	r3, #2
 8008ca2:	61bb      	str	r3, [r7, #24]
 8008ca4:	e007      	b.n	8008cb6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008ca6:	69fb      	ldr	r3, [r7, #28]
 8008ca8:	781a      	ldrb	r2, [r3, #0]
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008cb0:	69fb      	ldr	r3, [r7, #28]
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008cba:	b29b      	uxth	r3, r3
 8008cbc:	3b01      	subs	r3, #1
 8008cbe:	b29a      	uxth	r2, r3
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008cc8:	b29b      	uxth	r3, r3
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d1cf      	bne.n	8008c6e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	9300      	str	r3, [sp, #0]
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	2140      	movs	r1, #64	; 0x40
 8008cd8:	68f8      	ldr	r0, [r7, #12]
 8008cda:	f000 faef 	bl	80092bc <UART_WaitOnFlagUntilTimeout>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d001      	beq.n	8008ce8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008ce4:	2303      	movs	r3, #3
 8008ce6:	e006      	b.n	8008cf6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	2220      	movs	r2, #32
 8008cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	e000      	b.n	8008cf6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008cf4:	2302      	movs	r3, #2
  }
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	3720      	adds	r7, #32
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}

08008cfe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008cfe:	b580      	push	{r7, lr}
 8008d00:	b084      	sub	sp, #16
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	60f8      	str	r0, [r7, #12]
 8008d06:	60b9      	str	r1, [r7, #8]
 8008d08:	4613      	mov	r3, r2
 8008d0a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	2b20      	cmp	r3, #32
 8008d16:	d11d      	bne.n	8008d54 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d002      	beq.n	8008d24 <HAL_UART_Receive_IT+0x26>
 8008d1e:	88fb      	ldrh	r3, [r7, #6]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d101      	bne.n	8008d28 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008d24:	2301      	movs	r3, #1
 8008d26:	e016      	b.n	8008d56 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	d101      	bne.n	8008d36 <HAL_UART_Receive_IT+0x38>
 8008d32:	2302      	movs	r3, #2
 8008d34:	e00f      	b.n	8008d56 <HAL_UART_Receive_IT+0x58>
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2201      	movs	r2, #1
 8008d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	2200      	movs	r2, #0
 8008d42:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008d44:	88fb      	ldrh	r3, [r7, #6]
 8008d46:	461a      	mov	r2, r3
 8008d48:	68b9      	ldr	r1, [r7, #8]
 8008d4a:	68f8      	ldr	r0, [r7, #12]
 8008d4c:	f000 fb24 	bl	8009398 <UART_Start_Receive_IT>
 8008d50:	4603      	mov	r3, r0
 8008d52:	e000      	b.n	8008d56 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008d54:	2302      	movs	r3, #2
  }
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	3710      	adds	r7, #16
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	bd80      	pop	{r7, pc}
	...

08008d60 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b0ba      	sub	sp, #232	; 0xe8
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	68db      	ldr	r3, [r3, #12]
 8008d78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	695b      	ldr	r3, [r3, #20]
 8008d82:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008d86:	2300      	movs	r3, #0
 8008d88:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d96:	f003 030f 	and.w	r3, r3, #15
 8008d9a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008d9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d10f      	bne.n	8008dc6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008daa:	f003 0320 	and.w	r3, r3, #32
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d009      	beq.n	8008dc6 <HAL_UART_IRQHandler+0x66>
 8008db2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008db6:	f003 0320 	and.w	r3, r3, #32
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d003      	beq.n	8008dc6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f000 fc07 	bl	80095d2 <UART_Receive_IT>
      return;
 8008dc4:	e256      	b.n	8009274 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008dc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	f000 80de 	beq.w	8008f8c <HAL_UART_IRQHandler+0x22c>
 8008dd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008dd4:	f003 0301 	and.w	r3, r3, #1
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d106      	bne.n	8008dea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008de0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	f000 80d1 	beq.w	8008f8c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008dee:	f003 0301 	and.w	r3, r3, #1
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d00b      	beq.n	8008e0e <HAL_UART_IRQHandler+0xae>
 8008df6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d005      	beq.n	8008e0e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e06:	f043 0201 	orr.w	r2, r3, #1
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008e0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e12:	f003 0304 	and.w	r3, r3, #4
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d00b      	beq.n	8008e32 <HAL_UART_IRQHandler+0xd2>
 8008e1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008e1e:	f003 0301 	and.w	r3, r3, #1
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d005      	beq.n	8008e32 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e2a:	f043 0202 	orr.w	r2, r3, #2
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e36:	f003 0302 	and.w	r3, r3, #2
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d00b      	beq.n	8008e56 <HAL_UART_IRQHandler+0xf6>
 8008e3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008e42:	f003 0301 	and.w	r3, r3, #1
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d005      	beq.n	8008e56 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e4e:	f043 0204 	orr.w	r2, r3, #4
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e5a:	f003 0308 	and.w	r3, r3, #8
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d011      	beq.n	8008e86 <HAL_UART_IRQHandler+0x126>
 8008e62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008e66:	f003 0320 	and.w	r3, r3, #32
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d105      	bne.n	8008e7a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008e6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008e72:	f003 0301 	and.w	r3, r3, #1
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d005      	beq.n	8008e86 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e7e:	f043 0208 	orr.w	r2, r3, #8
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	f000 81ed 	beq.w	800926a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008e90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e94:	f003 0320 	and.w	r3, r3, #32
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d008      	beq.n	8008eae <HAL_UART_IRQHandler+0x14e>
 8008e9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ea0:	f003 0320 	and.w	r3, r3, #32
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d002      	beq.n	8008eae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f000 fb92 	bl	80095d2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	695b      	ldr	r3, [r3, #20]
 8008eb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008eb8:	2b40      	cmp	r3, #64	; 0x40
 8008eba:	bf0c      	ite	eq
 8008ebc:	2301      	moveq	r3, #1
 8008ebe:	2300      	movne	r3, #0
 8008ec0:	b2db      	uxtb	r3, r3
 8008ec2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eca:	f003 0308 	and.w	r3, r3, #8
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d103      	bne.n	8008eda <HAL_UART_IRQHandler+0x17a>
 8008ed2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d04f      	beq.n	8008f7a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f000 fa9a 	bl	8009414 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	695b      	ldr	r3, [r3, #20]
 8008ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008eea:	2b40      	cmp	r3, #64	; 0x40
 8008eec:	d141      	bne.n	8008f72 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	3314      	adds	r3, #20
 8008ef4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008efc:	e853 3f00 	ldrex	r3, [r3]
 8008f00:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008f04:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008f08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f0c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	3314      	adds	r3, #20
 8008f16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008f1a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008f1e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008f26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008f2a:	e841 2300 	strex	r3, r2, [r1]
 8008f2e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008f32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d1d9      	bne.n	8008eee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d013      	beq.n	8008f6a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f46:	4a7d      	ldr	r2, [pc, #500]	; (800913c <HAL_UART_IRQHandler+0x3dc>)
 8008f48:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f7fd f9c8 	bl	80062e4 <HAL_DMA_Abort_IT>
 8008f54:	4603      	mov	r3, r0
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d016      	beq.n	8008f88 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f60:	687a      	ldr	r2, [r7, #4]
 8008f62:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008f64:	4610      	mov	r0, r2
 8008f66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f68:	e00e      	b.n	8008f88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f000 f990 	bl	8009290 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f70:	e00a      	b.n	8008f88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 f98c 	bl	8009290 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f78:	e006      	b.n	8008f88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f000 f988 	bl	8009290 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2200      	movs	r2, #0
 8008f84:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008f86:	e170      	b.n	800926a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f88:	bf00      	nop
    return;
 8008f8a:	e16e      	b.n	800926a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f90:	2b01      	cmp	r3, #1
 8008f92:	f040 814a 	bne.w	800922a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f9a:	f003 0310 	and.w	r3, r3, #16
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	f000 8143 	beq.w	800922a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008fa8:	f003 0310 	and.w	r3, r3, #16
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	f000 813c 	beq.w	800922a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	60bb      	str	r3, [r7, #8]
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	60bb      	str	r3, [r7, #8]
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	685b      	ldr	r3, [r3, #4]
 8008fc4:	60bb      	str	r3, [r7, #8]
 8008fc6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	695b      	ldr	r3, [r3, #20]
 8008fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fd2:	2b40      	cmp	r3, #64	; 0x40
 8008fd4:	f040 80b4 	bne.w	8009140 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008fe4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	f000 8140 	beq.w	800926e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008ff2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	f080 8139 	bcs.w	800926e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009002:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009008:	69db      	ldr	r3, [r3, #28]
 800900a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800900e:	f000 8088 	beq.w	8009122 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	330c      	adds	r3, #12
 8009018:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800901c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009020:	e853 3f00 	ldrex	r3, [r3]
 8009024:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009028:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800902c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009030:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	330c      	adds	r3, #12
 800903a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800903e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009042:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009046:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800904a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800904e:	e841 2300 	strex	r3, r2, [r1]
 8009052:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009056:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800905a:	2b00      	cmp	r3, #0
 800905c:	d1d9      	bne.n	8009012 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	3314      	adds	r3, #20
 8009064:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009066:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009068:	e853 3f00 	ldrex	r3, [r3]
 800906c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800906e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009070:	f023 0301 	bic.w	r3, r3, #1
 8009074:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	3314      	adds	r3, #20
 800907e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009082:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009086:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009088:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800908a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800908e:	e841 2300 	strex	r3, r2, [r1]
 8009092:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009094:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009096:	2b00      	cmp	r3, #0
 8009098:	d1e1      	bne.n	800905e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	3314      	adds	r3, #20
 80090a0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80090a4:	e853 3f00 	ldrex	r3, [r3]
 80090a8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80090aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80090ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	3314      	adds	r3, #20
 80090ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80090be:	66fa      	str	r2, [r7, #108]	; 0x6c
 80090c0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80090c4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80090c6:	e841 2300 	strex	r3, r2, [r1]
 80090ca:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80090cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d1e3      	bne.n	800909a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2220      	movs	r2, #32
 80090d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2200      	movs	r2, #0
 80090de:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	330c      	adds	r3, #12
 80090e6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090ea:	e853 3f00 	ldrex	r3, [r3]
 80090ee:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80090f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090f2:	f023 0310 	bic.w	r3, r3, #16
 80090f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	330c      	adds	r3, #12
 8009100:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009104:	65ba      	str	r2, [r7, #88]	; 0x58
 8009106:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009108:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800910a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800910c:	e841 2300 	strex	r3, r2, [r1]
 8009110:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009112:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009114:	2b00      	cmp	r3, #0
 8009116:	d1e3      	bne.n	80090e0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800911c:	4618      	mov	r0, r3
 800911e:	f7fd f871 	bl	8006204 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800912a:	b29b      	uxth	r3, r3
 800912c:	1ad3      	subs	r3, r2, r3
 800912e:	b29b      	uxth	r3, r3
 8009130:	4619      	mov	r1, r3
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	f000 f8b6 	bl	80092a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009138:	e099      	b.n	800926e <HAL_UART_IRQHandler+0x50e>
 800913a:	bf00      	nop
 800913c:	080094db 	.word	0x080094db
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009148:	b29b      	uxth	r3, r3
 800914a:	1ad3      	subs	r3, r2, r3
 800914c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009154:	b29b      	uxth	r3, r3
 8009156:	2b00      	cmp	r3, #0
 8009158:	f000 808b 	beq.w	8009272 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800915c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009160:	2b00      	cmp	r3, #0
 8009162:	f000 8086 	beq.w	8009272 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	330c      	adds	r3, #12
 800916c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800916e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009170:	e853 3f00 	ldrex	r3, [r3]
 8009174:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009176:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009178:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800917c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	330c      	adds	r3, #12
 8009186:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800918a:	647a      	str	r2, [r7, #68]	; 0x44
 800918c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800918e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009190:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009192:	e841 2300 	strex	r3, r2, [r1]
 8009196:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009198:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800919a:	2b00      	cmp	r3, #0
 800919c:	d1e3      	bne.n	8009166 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	3314      	adds	r3, #20
 80091a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091a8:	e853 3f00 	ldrex	r3, [r3]
 80091ac:	623b      	str	r3, [r7, #32]
   return(result);
 80091ae:	6a3b      	ldr	r3, [r7, #32]
 80091b0:	f023 0301 	bic.w	r3, r3, #1
 80091b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	3314      	adds	r3, #20
 80091be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80091c2:	633a      	str	r2, [r7, #48]	; 0x30
 80091c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80091c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80091ca:	e841 2300 	strex	r3, r2, [r1]
 80091ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80091d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d1e3      	bne.n	800919e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2220      	movs	r2, #32
 80091da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	2200      	movs	r2, #0
 80091e2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	330c      	adds	r3, #12
 80091ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	e853 3f00 	ldrex	r3, [r3]
 80091f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	f023 0310 	bic.w	r3, r3, #16
 80091fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	330c      	adds	r3, #12
 8009204:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009208:	61fa      	str	r2, [r7, #28]
 800920a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800920c:	69b9      	ldr	r1, [r7, #24]
 800920e:	69fa      	ldr	r2, [r7, #28]
 8009210:	e841 2300 	strex	r3, r2, [r1]
 8009214:	617b      	str	r3, [r7, #20]
   return(result);
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d1e3      	bne.n	80091e4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800921c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009220:	4619      	mov	r1, r3
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	f000 f83e 	bl	80092a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009228:	e023      	b.n	8009272 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800922a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800922e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009232:	2b00      	cmp	r3, #0
 8009234:	d009      	beq.n	800924a <HAL_UART_IRQHandler+0x4ea>
 8009236:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800923a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800923e:	2b00      	cmp	r3, #0
 8009240:	d003      	beq.n	800924a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009242:	6878      	ldr	r0, [r7, #4]
 8009244:	f000 f95d 	bl	8009502 <UART_Transmit_IT>
    return;
 8009248:	e014      	b.n	8009274 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800924a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800924e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009252:	2b00      	cmp	r3, #0
 8009254:	d00e      	beq.n	8009274 <HAL_UART_IRQHandler+0x514>
 8009256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800925a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800925e:	2b00      	cmp	r3, #0
 8009260:	d008      	beq.n	8009274 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 f99d 	bl	80095a2 <UART_EndTransmit_IT>
    return;
 8009268:	e004      	b.n	8009274 <HAL_UART_IRQHandler+0x514>
    return;
 800926a:	bf00      	nop
 800926c:	e002      	b.n	8009274 <HAL_UART_IRQHandler+0x514>
      return;
 800926e:	bf00      	nop
 8009270:	e000      	b.n	8009274 <HAL_UART_IRQHandler+0x514>
      return;
 8009272:	bf00      	nop
  }
}
 8009274:	37e8      	adds	r7, #232	; 0xe8
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
 800927a:	bf00      	nop

0800927c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800927c:	b480      	push	{r7}
 800927e:	b083      	sub	sp, #12
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009284:	bf00      	nop
 8009286:	370c      	adds	r7, #12
 8009288:	46bd      	mov	sp, r7
 800928a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928e:	4770      	bx	lr

08009290 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009290:	b480      	push	{r7}
 8009292:	b083      	sub	sp, #12
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009298:	bf00      	nop
 800929a:	370c      	adds	r7, #12
 800929c:	46bd      	mov	sp, r7
 800929e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a2:	4770      	bx	lr

080092a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80092a4:	b480      	push	{r7}
 80092a6:	b083      	sub	sp, #12
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
 80092ac:	460b      	mov	r3, r1
 80092ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80092b0:	bf00      	nop
 80092b2:	370c      	adds	r7, #12
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr

080092bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b090      	sub	sp, #64	; 0x40
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	60f8      	str	r0, [r7, #12]
 80092c4:	60b9      	str	r1, [r7, #8]
 80092c6:	603b      	str	r3, [r7, #0]
 80092c8:	4613      	mov	r3, r2
 80092ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092cc:	e050      	b.n	8009370 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092d4:	d04c      	beq.n	8009370 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80092d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d007      	beq.n	80092ec <UART_WaitOnFlagUntilTimeout+0x30>
 80092dc:	f7fc f946 	bl	800556c <HAL_GetTick>
 80092e0:	4602      	mov	r2, r0
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	1ad3      	subs	r3, r2, r3
 80092e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d241      	bcs.n	8009370 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	330c      	adds	r3, #12
 80092f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092f6:	e853 3f00 	ldrex	r3, [r3]
 80092fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80092fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092fe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009302:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	330c      	adds	r3, #12
 800930a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800930c:	637a      	str	r2, [r7, #52]	; 0x34
 800930e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009310:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009312:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009314:	e841 2300 	strex	r3, r2, [r1]
 8009318:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800931a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800931c:	2b00      	cmp	r3, #0
 800931e:	d1e5      	bne.n	80092ec <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	3314      	adds	r3, #20
 8009326:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009328:	697b      	ldr	r3, [r7, #20]
 800932a:	e853 3f00 	ldrex	r3, [r3]
 800932e:	613b      	str	r3, [r7, #16]
   return(result);
 8009330:	693b      	ldr	r3, [r7, #16]
 8009332:	f023 0301 	bic.w	r3, r3, #1
 8009336:	63bb      	str	r3, [r7, #56]	; 0x38
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	3314      	adds	r3, #20
 800933e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009340:	623a      	str	r2, [r7, #32]
 8009342:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009344:	69f9      	ldr	r1, [r7, #28]
 8009346:	6a3a      	ldr	r2, [r7, #32]
 8009348:	e841 2300 	strex	r3, r2, [r1]
 800934c:	61bb      	str	r3, [r7, #24]
   return(result);
 800934e:	69bb      	ldr	r3, [r7, #24]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d1e5      	bne.n	8009320 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	2220      	movs	r2, #32
 8009358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	2220      	movs	r2, #32
 8009360:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	2200      	movs	r2, #0
 8009368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800936c:	2303      	movs	r3, #3
 800936e:	e00f      	b.n	8009390 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	681a      	ldr	r2, [r3, #0]
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	4013      	ands	r3, r2
 800937a:	68ba      	ldr	r2, [r7, #8]
 800937c:	429a      	cmp	r2, r3
 800937e:	bf0c      	ite	eq
 8009380:	2301      	moveq	r3, #1
 8009382:	2300      	movne	r3, #0
 8009384:	b2db      	uxtb	r3, r3
 8009386:	461a      	mov	r2, r3
 8009388:	79fb      	ldrb	r3, [r7, #7]
 800938a:	429a      	cmp	r2, r3
 800938c:	d09f      	beq.n	80092ce <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800938e:	2300      	movs	r3, #0
}
 8009390:	4618      	mov	r0, r3
 8009392:	3740      	adds	r7, #64	; 0x40
 8009394:	46bd      	mov	sp, r7
 8009396:	bd80      	pop	{r7, pc}

08009398 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009398:	b480      	push	{r7}
 800939a:	b085      	sub	sp, #20
 800939c:	af00      	add	r7, sp, #0
 800939e:	60f8      	str	r0, [r7, #12]
 80093a0:	60b9      	str	r1, [r7, #8]
 80093a2:	4613      	mov	r3, r2
 80093a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	68ba      	ldr	r2, [r7, #8]
 80093aa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	88fa      	ldrh	r2, [r7, #6]
 80093b0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	88fa      	ldrh	r2, [r7, #6]
 80093b6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	2200      	movs	r2, #0
 80093bc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	2222      	movs	r2, #34	; 0x22
 80093c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	2200      	movs	r2, #0
 80093ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	691b      	ldr	r3, [r3, #16]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d007      	beq.n	80093e6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	68da      	ldr	r2, [r3, #12]
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80093e4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	695a      	ldr	r2, [r3, #20]
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	f042 0201 	orr.w	r2, r2, #1
 80093f4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	68da      	ldr	r2, [r3, #12]
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f042 0220 	orr.w	r2, r2, #32
 8009404:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009406:	2300      	movs	r3, #0
}
 8009408:	4618      	mov	r0, r3
 800940a:	3714      	adds	r7, #20
 800940c:	46bd      	mov	sp, r7
 800940e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009412:	4770      	bx	lr

08009414 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009414:	b480      	push	{r7}
 8009416:	b095      	sub	sp, #84	; 0x54
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	330c      	adds	r3, #12
 8009422:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009426:	e853 3f00 	ldrex	r3, [r3]
 800942a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800942c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800942e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009432:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	330c      	adds	r3, #12
 800943a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800943c:	643a      	str	r2, [r7, #64]	; 0x40
 800943e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009440:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009442:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009444:	e841 2300 	strex	r3, r2, [r1]
 8009448:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800944a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800944c:	2b00      	cmp	r3, #0
 800944e:	d1e5      	bne.n	800941c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	3314      	adds	r3, #20
 8009456:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009458:	6a3b      	ldr	r3, [r7, #32]
 800945a:	e853 3f00 	ldrex	r3, [r3]
 800945e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009460:	69fb      	ldr	r3, [r7, #28]
 8009462:	f023 0301 	bic.w	r3, r3, #1
 8009466:	64bb      	str	r3, [r7, #72]	; 0x48
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	3314      	adds	r3, #20
 800946e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009470:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009472:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009474:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009476:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009478:	e841 2300 	strex	r3, r2, [r1]
 800947c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800947e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009480:	2b00      	cmp	r3, #0
 8009482:	d1e5      	bne.n	8009450 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009488:	2b01      	cmp	r3, #1
 800948a:	d119      	bne.n	80094c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	330c      	adds	r3, #12
 8009492:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	e853 3f00 	ldrex	r3, [r3]
 800949a:	60bb      	str	r3, [r7, #8]
   return(result);
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	f023 0310 	bic.w	r3, r3, #16
 80094a2:	647b      	str	r3, [r7, #68]	; 0x44
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	330c      	adds	r3, #12
 80094aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80094ac:	61ba      	str	r2, [r7, #24]
 80094ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094b0:	6979      	ldr	r1, [r7, #20]
 80094b2:	69ba      	ldr	r2, [r7, #24]
 80094b4:	e841 2300 	strex	r3, r2, [r1]
 80094b8:	613b      	str	r3, [r7, #16]
   return(result);
 80094ba:	693b      	ldr	r3, [r7, #16]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d1e5      	bne.n	800948c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	2220      	movs	r2, #32
 80094c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	2200      	movs	r2, #0
 80094cc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80094ce:	bf00      	nop
 80094d0:	3754      	adds	r7, #84	; 0x54
 80094d2:	46bd      	mov	sp, r7
 80094d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d8:	4770      	bx	lr

080094da <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80094da:	b580      	push	{r7, lr}
 80094dc:	b084      	sub	sp, #16
 80094de:	af00      	add	r7, sp, #0
 80094e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2200      	movs	r2, #0
 80094ec:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	2200      	movs	r2, #0
 80094f2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80094f4:	68f8      	ldr	r0, [r7, #12]
 80094f6:	f7ff fecb 	bl	8009290 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094fa:	bf00      	nop
 80094fc:	3710      	adds	r7, #16
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}

08009502 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009502:	b480      	push	{r7}
 8009504:	b085      	sub	sp, #20
 8009506:	af00      	add	r7, sp, #0
 8009508:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009510:	b2db      	uxtb	r3, r3
 8009512:	2b21      	cmp	r3, #33	; 0x21
 8009514:	d13e      	bne.n	8009594 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	689b      	ldr	r3, [r3, #8]
 800951a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800951e:	d114      	bne.n	800954a <UART_Transmit_IT+0x48>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	691b      	ldr	r3, [r3, #16]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d110      	bne.n	800954a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	6a1b      	ldr	r3, [r3, #32]
 800952c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	881b      	ldrh	r3, [r3, #0]
 8009532:	461a      	mov	r2, r3
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800953c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6a1b      	ldr	r3, [r3, #32]
 8009542:	1c9a      	adds	r2, r3, #2
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	621a      	str	r2, [r3, #32]
 8009548:	e008      	b.n	800955c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6a1b      	ldr	r3, [r3, #32]
 800954e:	1c59      	adds	r1, r3, #1
 8009550:	687a      	ldr	r2, [r7, #4]
 8009552:	6211      	str	r1, [r2, #32]
 8009554:	781a      	ldrb	r2, [r3, #0]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009560:	b29b      	uxth	r3, r3
 8009562:	3b01      	subs	r3, #1
 8009564:	b29b      	uxth	r3, r3
 8009566:	687a      	ldr	r2, [r7, #4]
 8009568:	4619      	mov	r1, r3
 800956a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800956c:	2b00      	cmp	r3, #0
 800956e:	d10f      	bne.n	8009590 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	68da      	ldr	r2, [r3, #12]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800957e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	68da      	ldr	r2, [r3, #12]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800958e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009590:	2300      	movs	r3, #0
 8009592:	e000      	b.n	8009596 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009594:	2302      	movs	r3, #2
  }
}
 8009596:	4618      	mov	r0, r3
 8009598:	3714      	adds	r7, #20
 800959a:	46bd      	mov	sp, r7
 800959c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a0:	4770      	bx	lr

080095a2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80095a2:	b580      	push	{r7, lr}
 80095a4:	b082      	sub	sp, #8
 80095a6:	af00      	add	r7, sp, #0
 80095a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	68da      	ldr	r2, [r3, #12]
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80095b8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2220      	movs	r2, #32
 80095be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f7ff fe5a 	bl	800927c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80095c8:	2300      	movs	r3, #0
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3708      	adds	r7, #8
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}

080095d2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80095d2:	b580      	push	{r7, lr}
 80095d4:	b08c      	sub	sp, #48	; 0x30
 80095d6:	af00      	add	r7, sp, #0
 80095d8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80095e0:	b2db      	uxtb	r3, r3
 80095e2:	2b22      	cmp	r3, #34	; 0x22
 80095e4:	f040 80ab 	bne.w	800973e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	689b      	ldr	r3, [r3, #8]
 80095ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80095f0:	d117      	bne.n	8009622 <UART_Receive_IT+0x50>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	691b      	ldr	r3, [r3, #16]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d113      	bne.n	8009622 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80095fa:	2300      	movs	r3, #0
 80095fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009602:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	685b      	ldr	r3, [r3, #4]
 800960a:	b29b      	uxth	r3, r3
 800960c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009610:	b29a      	uxth	r2, r3
 8009612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009614:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800961a:	1c9a      	adds	r2, r3, #2
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	629a      	str	r2, [r3, #40]	; 0x28
 8009620:	e026      	b.n	8009670 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009626:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009628:	2300      	movs	r3, #0
 800962a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	689b      	ldr	r3, [r3, #8]
 8009630:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009634:	d007      	beq.n	8009646 <UART_Receive_IT+0x74>
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	689b      	ldr	r3, [r3, #8]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d10a      	bne.n	8009654 <UART_Receive_IT+0x82>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	691b      	ldr	r3, [r3, #16]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d106      	bne.n	8009654 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	685b      	ldr	r3, [r3, #4]
 800964c:	b2da      	uxtb	r2, r3
 800964e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009650:	701a      	strb	r2, [r3, #0]
 8009652:	e008      	b.n	8009666 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	685b      	ldr	r3, [r3, #4]
 800965a:	b2db      	uxtb	r3, r3
 800965c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009660:	b2da      	uxtb	r2, r3
 8009662:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009664:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800966a:	1c5a      	adds	r2, r3, #1
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009674:	b29b      	uxth	r3, r3
 8009676:	3b01      	subs	r3, #1
 8009678:	b29b      	uxth	r3, r3
 800967a:	687a      	ldr	r2, [r7, #4]
 800967c:	4619      	mov	r1, r3
 800967e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009680:	2b00      	cmp	r3, #0
 8009682:	d15a      	bne.n	800973a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	68da      	ldr	r2, [r3, #12]
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	f022 0220 	bic.w	r2, r2, #32
 8009692:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	68da      	ldr	r2, [r3, #12]
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80096a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	695a      	ldr	r2, [r3, #20]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f022 0201 	bic.w	r2, r2, #1
 80096b2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2220      	movs	r2, #32
 80096b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096c0:	2b01      	cmp	r3, #1
 80096c2:	d135      	bne.n	8009730 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2200      	movs	r2, #0
 80096c8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	330c      	adds	r3, #12
 80096d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	e853 3f00 	ldrex	r3, [r3]
 80096d8:	613b      	str	r3, [r7, #16]
   return(result);
 80096da:	693b      	ldr	r3, [r7, #16]
 80096dc:	f023 0310 	bic.w	r3, r3, #16
 80096e0:	627b      	str	r3, [r7, #36]	; 0x24
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	330c      	adds	r3, #12
 80096e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096ea:	623a      	str	r2, [r7, #32]
 80096ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ee:	69f9      	ldr	r1, [r7, #28]
 80096f0:	6a3a      	ldr	r2, [r7, #32]
 80096f2:	e841 2300 	strex	r3, r2, [r1]
 80096f6:	61bb      	str	r3, [r7, #24]
   return(result);
 80096f8:	69bb      	ldr	r3, [r7, #24]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d1e5      	bne.n	80096ca <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	f003 0310 	and.w	r3, r3, #16
 8009708:	2b10      	cmp	r3, #16
 800970a:	d10a      	bne.n	8009722 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800970c:	2300      	movs	r3, #0
 800970e:	60fb      	str	r3, [r7, #12]
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	60fb      	str	r3, [r7, #12]
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	685b      	ldr	r3, [r3, #4]
 800971e:	60fb      	str	r3, [r7, #12]
 8009720:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009726:	4619      	mov	r1, r3
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f7ff fdbb 	bl	80092a4 <HAL_UARTEx_RxEventCallback>
 800972e:	e002      	b.n	8009736 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009730:	6878      	ldr	r0, [r7, #4]
 8009732:	f7f9 f9f3 	bl	8002b1c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009736:	2300      	movs	r3, #0
 8009738:	e002      	b.n	8009740 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800973a:	2300      	movs	r3, #0
 800973c:	e000      	b.n	8009740 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800973e:	2302      	movs	r3, #2
  }
}
 8009740:	4618      	mov	r0, r3
 8009742:	3730      	adds	r7, #48	; 0x30
 8009744:	46bd      	mov	sp, r7
 8009746:	bd80      	pop	{r7, pc}

08009748 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009748:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800974c:	b0c0      	sub	sp, #256	; 0x100
 800974e:	af00      	add	r7, sp, #0
 8009750:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	691b      	ldr	r3, [r3, #16]
 800975c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009764:	68d9      	ldr	r1, [r3, #12]
 8009766:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800976a:	681a      	ldr	r2, [r3, #0]
 800976c:	ea40 0301 	orr.w	r3, r0, r1
 8009770:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009776:	689a      	ldr	r2, [r3, #8]
 8009778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800977c:	691b      	ldr	r3, [r3, #16]
 800977e:	431a      	orrs	r2, r3
 8009780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009784:	695b      	ldr	r3, [r3, #20]
 8009786:	431a      	orrs	r2, r3
 8009788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800978c:	69db      	ldr	r3, [r3, #28]
 800978e:	4313      	orrs	r3, r2
 8009790:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	68db      	ldr	r3, [r3, #12]
 800979c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80097a0:	f021 010c 	bic.w	r1, r1, #12
 80097a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097a8:	681a      	ldr	r2, [r3, #0]
 80097aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80097ae:	430b      	orrs	r3, r1
 80097b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80097b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	695b      	ldr	r3, [r3, #20]
 80097ba:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80097be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097c2:	6999      	ldr	r1, [r3, #24]
 80097c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097c8:	681a      	ldr	r2, [r3, #0]
 80097ca:	ea40 0301 	orr.w	r3, r0, r1
 80097ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80097d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097d4:	681a      	ldr	r2, [r3, #0]
 80097d6:	4b8f      	ldr	r3, [pc, #572]	; (8009a14 <UART_SetConfig+0x2cc>)
 80097d8:	429a      	cmp	r2, r3
 80097da:	d005      	beq.n	80097e8 <UART_SetConfig+0xa0>
 80097dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097e0:	681a      	ldr	r2, [r3, #0]
 80097e2:	4b8d      	ldr	r3, [pc, #564]	; (8009a18 <UART_SetConfig+0x2d0>)
 80097e4:	429a      	cmp	r2, r3
 80097e6:	d104      	bne.n	80097f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80097e8:	f7fd fb62 	bl	8006eb0 <HAL_RCC_GetPCLK2Freq>
 80097ec:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80097f0:	e003      	b.n	80097fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80097f2:	f7fd fb49 	bl	8006e88 <HAL_RCC_GetPCLK1Freq>
 80097f6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80097fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097fe:	69db      	ldr	r3, [r3, #28]
 8009800:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009804:	f040 810c 	bne.w	8009a20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009808:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800980c:	2200      	movs	r2, #0
 800980e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009812:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009816:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800981a:	4622      	mov	r2, r4
 800981c:	462b      	mov	r3, r5
 800981e:	1891      	adds	r1, r2, r2
 8009820:	65b9      	str	r1, [r7, #88]	; 0x58
 8009822:	415b      	adcs	r3, r3
 8009824:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009826:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800982a:	4621      	mov	r1, r4
 800982c:	eb12 0801 	adds.w	r8, r2, r1
 8009830:	4629      	mov	r1, r5
 8009832:	eb43 0901 	adc.w	r9, r3, r1
 8009836:	f04f 0200 	mov.w	r2, #0
 800983a:	f04f 0300 	mov.w	r3, #0
 800983e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009842:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009846:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800984a:	4690      	mov	r8, r2
 800984c:	4699      	mov	r9, r3
 800984e:	4623      	mov	r3, r4
 8009850:	eb18 0303 	adds.w	r3, r8, r3
 8009854:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009858:	462b      	mov	r3, r5
 800985a:	eb49 0303 	adc.w	r3, r9, r3
 800985e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009866:	685b      	ldr	r3, [r3, #4]
 8009868:	2200      	movs	r2, #0
 800986a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800986e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009872:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009876:	460b      	mov	r3, r1
 8009878:	18db      	adds	r3, r3, r3
 800987a:	653b      	str	r3, [r7, #80]	; 0x50
 800987c:	4613      	mov	r3, r2
 800987e:	eb42 0303 	adc.w	r3, r2, r3
 8009882:	657b      	str	r3, [r7, #84]	; 0x54
 8009884:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009888:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800988c:	f7f7 f9cc 	bl	8000c28 <__aeabi_uldivmod>
 8009890:	4602      	mov	r2, r0
 8009892:	460b      	mov	r3, r1
 8009894:	4b61      	ldr	r3, [pc, #388]	; (8009a1c <UART_SetConfig+0x2d4>)
 8009896:	fba3 2302 	umull	r2, r3, r3, r2
 800989a:	095b      	lsrs	r3, r3, #5
 800989c:	011c      	lsls	r4, r3, #4
 800989e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80098a2:	2200      	movs	r2, #0
 80098a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80098a8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80098ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80098b0:	4642      	mov	r2, r8
 80098b2:	464b      	mov	r3, r9
 80098b4:	1891      	adds	r1, r2, r2
 80098b6:	64b9      	str	r1, [r7, #72]	; 0x48
 80098b8:	415b      	adcs	r3, r3
 80098ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80098bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80098c0:	4641      	mov	r1, r8
 80098c2:	eb12 0a01 	adds.w	sl, r2, r1
 80098c6:	4649      	mov	r1, r9
 80098c8:	eb43 0b01 	adc.w	fp, r3, r1
 80098cc:	f04f 0200 	mov.w	r2, #0
 80098d0:	f04f 0300 	mov.w	r3, #0
 80098d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80098d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80098dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80098e0:	4692      	mov	sl, r2
 80098e2:	469b      	mov	fp, r3
 80098e4:	4643      	mov	r3, r8
 80098e6:	eb1a 0303 	adds.w	r3, sl, r3
 80098ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80098ee:	464b      	mov	r3, r9
 80098f0:	eb4b 0303 	adc.w	r3, fp, r3
 80098f4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80098f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80098fc:	685b      	ldr	r3, [r3, #4]
 80098fe:	2200      	movs	r2, #0
 8009900:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009904:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009908:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800990c:	460b      	mov	r3, r1
 800990e:	18db      	adds	r3, r3, r3
 8009910:	643b      	str	r3, [r7, #64]	; 0x40
 8009912:	4613      	mov	r3, r2
 8009914:	eb42 0303 	adc.w	r3, r2, r3
 8009918:	647b      	str	r3, [r7, #68]	; 0x44
 800991a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800991e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009922:	f7f7 f981 	bl	8000c28 <__aeabi_uldivmod>
 8009926:	4602      	mov	r2, r0
 8009928:	460b      	mov	r3, r1
 800992a:	4611      	mov	r1, r2
 800992c:	4b3b      	ldr	r3, [pc, #236]	; (8009a1c <UART_SetConfig+0x2d4>)
 800992e:	fba3 2301 	umull	r2, r3, r3, r1
 8009932:	095b      	lsrs	r3, r3, #5
 8009934:	2264      	movs	r2, #100	; 0x64
 8009936:	fb02 f303 	mul.w	r3, r2, r3
 800993a:	1acb      	subs	r3, r1, r3
 800993c:	00db      	lsls	r3, r3, #3
 800993e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009942:	4b36      	ldr	r3, [pc, #216]	; (8009a1c <UART_SetConfig+0x2d4>)
 8009944:	fba3 2302 	umull	r2, r3, r3, r2
 8009948:	095b      	lsrs	r3, r3, #5
 800994a:	005b      	lsls	r3, r3, #1
 800994c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009950:	441c      	add	r4, r3
 8009952:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009956:	2200      	movs	r2, #0
 8009958:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800995c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009960:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009964:	4642      	mov	r2, r8
 8009966:	464b      	mov	r3, r9
 8009968:	1891      	adds	r1, r2, r2
 800996a:	63b9      	str	r1, [r7, #56]	; 0x38
 800996c:	415b      	adcs	r3, r3
 800996e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009970:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009974:	4641      	mov	r1, r8
 8009976:	1851      	adds	r1, r2, r1
 8009978:	6339      	str	r1, [r7, #48]	; 0x30
 800997a:	4649      	mov	r1, r9
 800997c:	414b      	adcs	r3, r1
 800997e:	637b      	str	r3, [r7, #52]	; 0x34
 8009980:	f04f 0200 	mov.w	r2, #0
 8009984:	f04f 0300 	mov.w	r3, #0
 8009988:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800998c:	4659      	mov	r1, fp
 800998e:	00cb      	lsls	r3, r1, #3
 8009990:	4651      	mov	r1, sl
 8009992:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009996:	4651      	mov	r1, sl
 8009998:	00ca      	lsls	r2, r1, #3
 800999a:	4610      	mov	r0, r2
 800999c:	4619      	mov	r1, r3
 800999e:	4603      	mov	r3, r0
 80099a0:	4642      	mov	r2, r8
 80099a2:	189b      	adds	r3, r3, r2
 80099a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80099a8:	464b      	mov	r3, r9
 80099aa:	460a      	mov	r2, r1
 80099ac:	eb42 0303 	adc.w	r3, r2, r3
 80099b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80099b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80099b8:	685b      	ldr	r3, [r3, #4]
 80099ba:	2200      	movs	r2, #0
 80099bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80099c0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80099c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80099c8:	460b      	mov	r3, r1
 80099ca:	18db      	adds	r3, r3, r3
 80099cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80099ce:	4613      	mov	r3, r2
 80099d0:	eb42 0303 	adc.w	r3, r2, r3
 80099d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80099d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80099da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80099de:	f7f7 f923 	bl	8000c28 <__aeabi_uldivmod>
 80099e2:	4602      	mov	r2, r0
 80099e4:	460b      	mov	r3, r1
 80099e6:	4b0d      	ldr	r3, [pc, #52]	; (8009a1c <UART_SetConfig+0x2d4>)
 80099e8:	fba3 1302 	umull	r1, r3, r3, r2
 80099ec:	095b      	lsrs	r3, r3, #5
 80099ee:	2164      	movs	r1, #100	; 0x64
 80099f0:	fb01 f303 	mul.w	r3, r1, r3
 80099f4:	1ad3      	subs	r3, r2, r3
 80099f6:	00db      	lsls	r3, r3, #3
 80099f8:	3332      	adds	r3, #50	; 0x32
 80099fa:	4a08      	ldr	r2, [pc, #32]	; (8009a1c <UART_SetConfig+0x2d4>)
 80099fc:	fba2 2303 	umull	r2, r3, r2, r3
 8009a00:	095b      	lsrs	r3, r3, #5
 8009a02:	f003 0207 	and.w	r2, r3, #7
 8009a06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	4422      	add	r2, r4
 8009a0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009a10:	e106      	b.n	8009c20 <UART_SetConfig+0x4d8>
 8009a12:	bf00      	nop
 8009a14:	40011000 	.word	0x40011000
 8009a18:	40011400 	.word	0x40011400
 8009a1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009a20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009a24:	2200      	movs	r2, #0
 8009a26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009a2a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009a2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009a32:	4642      	mov	r2, r8
 8009a34:	464b      	mov	r3, r9
 8009a36:	1891      	adds	r1, r2, r2
 8009a38:	6239      	str	r1, [r7, #32]
 8009a3a:	415b      	adcs	r3, r3
 8009a3c:	627b      	str	r3, [r7, #36]	; 0x24
 8009a3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009a42:	4641      	mov	r1, r8
 8009a44:	1854      	adds	r4, r2, r1
 8009a46:	4649      	mov	r1, r9
 8009a48:	eb43 0501 	adc.w	r5, r3, r1
 8009a4c:	f04f 0200 	mov.w	r2, #0
 8009a50:	f04f 0300 	mov.w	r3, #0
 8009a54:	00eb      	lsls	r3, r5, #3
 8009a56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009a5a:	00e2      	lsls	r2, r4, #3
 8009a5c:	4614      	mov	r4, r2
 8009a5e:	461d      	mov	r5, r3
 8009a60:	4643      	mov	r3, r8
 8009a62:	18e3      	adds	r3, r4, r3
 8009a64:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009a68:	464b      	mov	r3, r9
 8009a6a:	eb45 0303 	adc.w	r3, r5, r3
 8009a6e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009a72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009a76:	685b      	ldr	r3, [r3, #4]
 8009a78:	2200      	movs	r2, #0
 8009a7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009a7e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009a82:	f04f 0200 	mov.w	r2, #0
 8009a86:	f04f 0300 	mov.w	r3, #0
 8009a8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009a8e:	4629      	mov	r1, r5
 8009a90:	008b      	lsls	r3, r1, #2
 8009a92:	4621      	mov	r1, r4
 8009a94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009a98:	4621      	mov	r1, r4
 8009a9a:	008a      	lsls	r2, r1, #2
 8009a9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009aa0:	f7f7 f8c2 	bl	8000c28 <__aeabi_uldivmod>
 8009aa4:	4602      	mov	r2, r0
 8009aa6:	460b      	mov	r3, r1
 8009aa8:	4b60      	ldr	r3, [pc, #384]	; (8009c2c <UART_SetConfig+0x4e4>)
 8009aaa:	fba3 2302 	umull	r2, r3, r3, r2
 8009aae:	095b      	lsrs	r3, r3, #5
 8009ab0:	011c      	lsls	r4, r3, #4
 8009ab2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009abc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009ac0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009ac4:	4642      	mov	r2, r8
 8009ac6:	464b      	mov	r3, r9
 8009ac8:	1891      	adds	r1, r2, r2
 8009aca:	61b9      	str	r1, [r7, #24]
 8009acc:	415b      	adcs	r3, r3
 8009ace:	61fb      	str	r3, [r7, #28]
 8009ad0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009ad4:	4641      	mov	r1, r8
 8009ad6:	1851      	adds	r1, r2, r1
 8009ad8:	6139      	str	r1, [r7, #16]
 8009ada:	4649      	mov	r1, r9
 8009adc:	414b      	adcs	r3, r1
 8009ade:	617b      	str	r3, [r7, #20]
 8009ae0:	f04f 0200 	mov.w	r2, #0
 8009ae4:	f04f 0300 	mov.w	r3, #0
 8009ae8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009aec:	4659      	mov	r1, fp
 8009aee:	00cb      	lsls	r3, r1, #3
 8009af0:	4651      	mov	r1, sl
 8009af2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009af6:	4651      	mov	r1, sl
 8009af8:	00ca      	lsls	r2, r1, #3
 8009afa:	4610      	mov	r0, r2
 8009afc:	4619      	mov	r1, r3
 8009afe:	4603      	mov	r3, r0
 8009b00:	4642      	mov	r2, r8
 8009b02:	189b      	adds	r3, r3, r2
 8009b04:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009b08:	464b      	mov	r3, r9
 8009b0a:	460a      	mov	r2, r1
 8009b0c:	eb42 0303 	adc.w	r3, r2, r3
 8009b10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b18:	685b      	ldr	r3, [r3, #4]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	67bb      	str	r3, [r7, #120]	; 0x78
 8009b1e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009b20:	f04f 0200 	mov.w	r2, #0
 8009b24:	f04f 0300 	mov.w	r3, #0
 8009b28:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009b2c:	4649      	mov	r1, r9
 8009b2e:	008b      	lsls	r3, r1, #2
 8009b30:	4641      	mov	r1, r8
 8009b32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009b36:	4641      	mov	r1, r8
 8009b38:	008a      	lsls	r2, r1, #2
 8009b3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009b3e:	f7f7 f873 	bl	8000c28 <__aeabi_uldivmod>
 8009b42:	4602      	mov	r2, r0
 8009b44:	460b      	mov	r3, r1
 8009b46:	4611      	mov	r1, r2
 8009b48:	4b38      	ldr	r3, [pc, #224]	; (8009c2c <UART_SetConfig+0x4e4>)
 8009b4a:	fba3 2301 	umull	r2, r3, r3, r1
 8009b4e:	095b      	lsrs	r3, r3, #5
 8009b50:	2264      	movs	r2, #100	; 0x64
 8009b52:	fb02 f303 	mul.w	r3, r2, r3
 8009b56:	1acb      	subs	r3, r1, r3
 8009b58:	011b      	lsls	r3, r3, #4
 8009b5a:	3332      	adds	r3, #50	; 0x32
 8009b5c:	4a33      	ldr	r2, [pc, #204]	; (8009c2c <UART_SetConfig+0x4e4>)
 8009b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8009b62:	095b      	lsrs	r3, r3, #5
 8009b64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009b68:	441c      	add	r4, r3
 8009b6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009b6e:	2200      	movs	r2, #0
 8009b70:	673b      	str	r3, [r7, #112]	; 0x70
 8009b72:	677a      	str	r2, [r7, #116]	; 0x74
 8009b74:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009b78:	4642      	mov	r2, r8
 8009b7a:	464b      	mov	r3, r9
 8009b7c:	1891      	adds	r1, r2, r2
 8009b7e:	60b9      	str	r1, [r7, #8]
 8009b80:	415b      	adcs	r3, r3
 8009b82:	60fb      	str	r3, [r7, #12]
 8009b84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009b88:	4641      	mov	r1, r8
 8009b8a:	1851      	adds	r1, r2, r1
 8009b8c:	6039      	str	r1, [r7, #0]
 8009b8e:	4649      	mov	r1, r9
 8009b90:	414b      	adcs	r3, r1
 8009b92:	607b      	str	r3, [r7, #4]
 8009b94:	f04f 0200 	mov.w	r2, #0
 8009b98:	f04f 0300 	mov.w	r3, #0
 8009b9c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009ba0:	4659      	mov	r1, fp
 8009ba2:	00cb      	lsls	r3, r1, #3
 8009ba4:	4651      	mov	r1, sl
 8009ba6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009baa:	4651      	mov	r1, sl
 8009bac:	00ca      	lsls	r2, r1, #3
 8009bae:	4610      	mov	r0, r2
 8009bb0:	4619      	mov	r1, r3
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	4642      	mov	r2, r8
 8009bb6:	189b      	adds	r3, r3, r2
 8009bb8:	66bb      	str	r3, [r7, #104]	; 0x68
 8009bba:	464b      	mov	r3, r9
 8009bbc:	460a      	mov	r2, r1
 8009bbe:	eb42 0303 	adc.w	r3, r2, r3
 8009bc2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bc8:	685b      	ldr	r3, [r3, #4]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	663b      	str	r3, [r7, #96]	; 0x60
 8009bce:	667a      	str	r2, [r7, #100]	; 0x64
 8009bd0:	f04f 0200 	mov.w	r2, #0
 8009bd4:	f04f 0300 	mov.w	r3, #0
 8009bd8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009bdc:	4649      	mov	r1, r9
 8009bde:	008b      	lsls	r3, r1, #2
 8009be0:	4641      	mov	r1, r8
 8009be2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009be6:	4641      	mov	r1, r8
 8009be8:	008a      	lsls	r2, r1, #2
 8009bea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009bee:	f7f7 f81b 	bl	8000c28 <__aeabi_uldivmod>
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	460b      	mov	r3, r1
 8009bf6:	4b0d      	ldr	r3, [pc, #52]	; (8009c2c <UART_SetConfig+0x4e4>)
 8009bf8:	fba3 1302 	umull	r1, r3, r3, r2
 8009bfc:	095b      	lsrs	r3, r3, #5
 8009bfe:	2164      	movs	r1, #100	; 0x64
 8009c00:	fb01 f303 	mul.w	r3, r1, r3
 8009c04:	1ad3      	subs	r3, r2, r3
 8009c06:	011b      	lsls	r3, r3, #4
 8009c08:	3332      	adds	r3, #50	; 0x32
 8009c0a:	4a08      	ldr	r2, [pc, #32]	; (8009c2c <UART_SetConfig+0x4e4>)
 8009c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8009c10:	095b      	lsrs	r3, r3, #5
 8009c12:	f003 020f 	and.w	r2, r3, #15
 8009c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	4422      	add	r2, r4
 8009c1e:	609a      	str	r2, [r3, #8]
}
 8009c20:	bf00      	nop
 8009c22:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009c26:	46bd      	mov	sp, r7
 8009c28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009c2c:	51eb851f 	.word	0x51eb851f

08009c30 <sniprintf>:
 8009c30:	b40c      	push	{r2, r3}
 8009c32:	b530      	push	{r4, r5, lr}
 8009c34:	4b17      	ldr	r3, [pc, #92]	; (8009c94 <sniprintf+0x64>)
 8009c36:	1e0c      	subs	r4, r1, #0
 8009c38:	681d      	ldr	r5, [r3, #0]
 8009c3a:	b09d      	sub	sp, #116	; 0x74
 8009c3c:	da08      	bge.n	8009c50 <sniprintf+0x20>
 8009c3e:	238b      	movs	r3, #139	; 0x8b
 8009c40:	602b      	str	r3, [r5, #0]
 8009c42:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009c46:	b01d      	add	sp, #116	; 0x74
 8009c48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009c4c:	b002      	add	sp, #8
 8009c4e:	4770      	bx	lr
 8009c50:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009c54:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009c58:	bf14      	ite	ne
 8009c5a:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8009c5e:	4623      	moveq	r3, r4
 8009c60:	9304      	str	r3, [sp, #16]
 8009c62:	9307      	str	r3, [sp, #28]
 8009c64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009c68:	9002      	str	r0, [sp, #8]
 8009c6a:	9006      	str	r0, [sp, #24]
 8009c6c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009c70:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009c72:	ab21      	add	r3, sp, #132	; 0x84
 8009c74:	a902      	add	r1, sp, #8
 8009c76:	4628      	mov	r0, r5
 8009c78:	9301      	str	r3, [sp, #4]
 8009c7a:	f000 f9ab 	bl	8009fd4 <_svfiprintf_r>
 8009c7e:	1c43      	adds	r3, r0, #1
 8009c80:	bfbc      	itt	lt
 8009c82:	238b      	movlt	r3, #139	; 0x8b
 8009c84:	602b      	strlt	r3, [r5, #0]
 8009c86:	2c00      	cmp	r4, #0
 8009c88:	d0dd      	beq.n	8009c46 <sniprintf+0x16>
 8009c8a:	9b02      	ldr	r3, [sp, #8]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	701a      	strb	r2, [r3, #0]
 8009c90:	e7d9      	b.n	8009c46 <sniprintf+0x16>
 8009c92:	bf00      	nop
 8009c94:	200000a4 	.word	0x200000a4

08009c98 <std>:
 8009c98:	2300      	movs	r3, #0
 8009c9a:	b510      	push	{r4, lr}
 8009c9c:	4604      	mov	r4, r0
 8009c9e:	e9c0 3300 	strd	r3, r3, [r0]
 8009ca2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009ca6:	6083      	str	r3, [r0, #8]
 8009ca8:	8181      	strh	r1, [r0, #12]
 8009caa:	6643      	str	r3, [r0, #100]	; 0x64
 8009cac:	81c2      	strh	r2, [r0, #14]
 8009cae:	6183      	str	r3, [r0, #24]
 8009cb0:	4619      	mov	r1, r3
 8009cb2:	2208      	movs	r2, #8
 8009cb4:	305c      	adds	r0, #92	; 0x5c
 8009cb6:	f000 f8fd 	bl	8009eb4 <memset>
 8009cba:	4b0d      	ldr	r3, [pc, #52]	; (8009cf0 <std+0x58>)
 8009cbc:	6263      	str	r3, [r4, #36]	; 0x24
 8009cbe:	4b0d      	ldr	r3, [pc, #52]	; (8009cf4 <std+0x5c>)
 8009cc0:	62a3      	str	r3, [r4, #40]	; 0x28
 8009cc2:	4b0d      	ldr	r3, [pc, #52]	; (8009cf8 <std+0x60>)
 8009cc4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009cc6:	4b0d      	ldr	r3, [pc, #52]	; (8009cfc <std+0x64>)
 8009cc8:	6323      	str	r3, [r4, #48]	; 0x30
 8009cca:	4b0d      	ldr	r3, [pc, #52]	; (8009d00 <std+0x68>)
 8009ccc:	6224      	str	r4, [r4, #32]
 8009cce:	429c      	cmp	r4, r3
 8009cd0:	d006      	beq.n	8009ce0 <std+0x48>
 8009cd2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009cd6:	4294      	cmp	r4, r2
 8009cd8:	d002      	beq.n	8009ce0 <std+0x48>
 8009cda:	33d0      	adds	r3, #208	; 0xd0
 8009cdc:	429c      	cmp	r4, r3
 8009cde:	d105      	bne.n	8009cec <std+0x54>
 8009ce0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009ce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ce8:	f000 b916 	b.w	8009f18 <__retarget_lock_init_recursive>
 8009cec:	bd10      	pop	{r4, pc}
 8009cee:	bf00      	nop
 8009cf0:	0800aa2d 	.word	0x0800aa2d
 8009cf4:	0800aa4f 	.word	0x0800aa4f
 8009cf8:	0800aa87 	.word	0x0800aa87
 8009cfc:	0800aaab 	.word	0x0800aaab
 8009d00:	20006fa8 	.word	0x20006fa8

08009d04 <stdio_exit_handler>:
 8009d04:	4a02      	ldr	r2, [pc, #8]	; (8009d10 <stdio_exit_handler+0xc>)
 8009d06:	4903      	ldr	r1, [pc, #12]	; (8009d14 <stdio_exit_handler+0x10>)
 8009d08:	4803      	ldr	r0, [pc, #12]	; (8009d18 <stdio_exit_handler+0x14>)
 8009d0a:	f000 b869 	b.w	8009de0 <_fwalk_sglue>
 8009d0e:	bf00      	nop
 8009d10:	2000004c 	.word	0x2000004c
 8009d14:	0800a9c5 	.word	0x0800a9c5
 8009d18:	20000058 	.word	0x20000058

08009d1c <cleanup_stdio>:
 8009d1c:	6841      	ldr	r1, [r0, #4]
 8009d1e:	4b0c      	ldr	r3, [pc, #48]	; (8009d50 <cleanup_stdio+0x34>)
 8009d20:	4299      	cmp	r1, r3
 8009d22:	b510      	push	{r4, lr}
 8009d24:	4604      	mov	r4, r0
 8009d26:	d001      	beq.n	8009d2c <cleanup_stdio+0x10>
 8009d28:	f000 fe4c 	bl	800a9c4 <_fflush_r>
 8009d2c:	68a1      	ldr	r1, [r4, #8]
 8009d2e:	4b09      	ldr	r3, [pc, #36]	; (8009d54 <cleanup_stdio+0x38>)
 8009d30:	4299      	cmp	r1, r3
 8009d32:	d002      	beq.n	8009d3a <cleanup_stdio+0x1e>
 8009d34:	4620      	mov	r0, r4
 8009d36:	f000 fe45 	bl	800a9c4 <_fflush_r>
 8009d3a:	68e1      	ldr	r1, [r4, #12]
 8009d3c:	4b06      	ldr	r3, [pc, #24]	; (8009d58 <cleanup_stdio+0x3c>)
 8009d3e:	4299      	cmp	r1, r3
 8009d40:	d004      	beq.n	8009d4c <cleanup_stdio+0x30>
 8009d42:	4620      	mov	r0, r4
 8009d44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d48:	f000 be3c 	b.w	800a9c4 <_fflush_r>
 8009d4c:	bd10      	pop	{r4, pc}
 8009d4e:	bf00      	nop
 8009d50:	20006fa8 	.word	0x20006fa8
 8009d54:	20007010 	.word	0x20007010
 8009d58:	20007078 	.word	0x20007078

08009d5c <global_stdio_init.part.0>:
 8009d5c:	b510      	push	{r4, lr}
 8009d5e:	4b0b      	ldr	r3, [pc, #44]	; (8009d8c <global_stdio_init.part.0+0x30>)
 8009d60:	4c0b      	ldr	r4, [pc, #44]	; (8009d90 <global_stdio_init.part.0+0x34>)
 8009d62:	4a0c      	ldr	r2, [pc, #48]	; (8009d94 <global_stdio_init.part.0+0x38>)
 8009d64:	601a      	str	r2, [r3, #0]
 8009d66:	4620      	mov	r0, r4
 8009d68:	2200      	movs	r2, #0
 8009d6a:	2104      	movs	r1, #4
 8009d6c:	f7ff ff94 	bl	8009c98 <std>
 8009d70:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009d74:	2201      	movs	r2, #1
 8009d76:	2109      	movs	r1, #9
 8009d78:	f7ff ff8e 	bl	8009c98 <std>
 8009d7c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009d80:	2202      	movs	r2, #2
 8009d82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d86:	2112      	movs	r1, #18
 8009d88:	f7ff bf86 	b.w	8009c98 <std>
 8009d8c:	200070e0 	.word	0x200070e0
 8009d90:	20006fa8 	.word	0x20006fa8
 8009d94:	08009d05 	.word	0x08009d05

08009d98 <__sfp_lock_acquire>:
 8009d98:	4801      	ldr	r0, [pc, #4]	; (8009da0 <__sfp_lock_acquire+0x8>)
 8009d9a:	f000 b8be 	b.w	8009f1a <__retarget_lock_acquire_recursive>
 8009d9e:	bf00      	nop
 8009da0:	200070e5 	.word	0x200070e5

08009da4 <__sfp_lock_release>:
 8009da4:	4801      	ldr	r0, [pc, #4]	; (8009dac <__sfp_lock_release+0x8>)
 8009da6:	f000 b8b9 	b.w	8009f1c <__retarget_lock_release_recursive>
 8009daa:	bf00      	nop
 8009dac:	200070e5 	.word	0x200070e5

08009db0 <__sinit>:
 8009db0:	b510      	push	{r4, lr}
 8009db2:	4604      	mov	r4, r0
 8009db4:	f7ff fff0 	bl	8009d98 <__sfp_lock_acquire>
 8009db8:	6a23      	ldr	r3, [r4, #32]
 8009dba:	b11b      	cbz	r3, 8009dc4 <__sinit+0x14>
 8009dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009dc0:	f7ff bff0 	b.w	8009da4 <__sfp_lock_release>
 8009dc4:	4b04      	ldr	r3, [pc, #16]	; (8009dd8 <__sinit+0x28>)
 8009dc6:	6223      	str	r3, [r4, #32]
 8009dc8:	4b04      	ldr	r3, [pc, #16]	; (8009ddc <__sinit+0x2c>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d1f5      	bne.n	8009dbc <__sinit+0xc>
 8009dd0:	f7ff ffc4 	bl	8009d5c <global_stdio_init.part.0>
 8009dd4:	e7f2      	b.n	8009dbc <__sinit+0xc>
 8009dd6:	bf00      	nop
 8009dd8:	08009d1d 	.word	0x08009d1d
 8009ddc:	200070e0 	.word	0x200070e0

08009de0 <_fwalk_sglue>:
 8009de0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009de4:	4607      	mov	r7, r0
 8009de6:	4688      	mov	r8, r1
 8009de8:	4614      	mov	r4, r2
 8009dea:	2600      	movs	r6, #0
 8009dec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009df0:	f1b9 0901 	subs.w	r9, r9, #1
 8009df4:	d505      	bpl.n	8009e02 <_fwalk_sglue+0x22>
 8009df6:	6824      	ldr	r4, [r4, #0]
 8009df8:	2c00      	cmp	r4, #0
 8009dfa:	d1f7      	bne.n	8009dec <_fwalk_sglue+0xc>
 8009dfc:	4630      	mov	r0, r6
 8009dfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e02:	89ab      	ldrh	r3, [r5, #12]
 8009e04:	2b01      	cmp	r3, #1
 8009e06:	d907      	bls.n	8009e18 <_fwalk_sglue+0x38>
 8009e08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009e0c:	3301      	adds	r3, #1
 8009e0e:	d003      	beq.n	8009e18 <_fwalk_sglue+0x38>
 8009e10:	4629      	mov	r1, r5
 8009e12:	4638      	mov	r0, r7
 8009e14:	47c0      	blx	r8
 8009e16:	4306      	orrs	r6, r0
 8009e18:	3568      	adds	r5, #104	; 0x68
 8009e1a:	e7e9      	b.n	8009df0 <_fwalk_sglue+0x10>

08009e1c <_vsniprintf_r>:
 8009e1c:	b530      	push	{r4, r5, lr}
 8009e1e:	4614      	mov	r4, r2
 8009e20:	2c00      	cmp	r4, #0
 8009e22:	b09b      	sub	sp, #108	; 0x6c
 8009e24:	4605      	mov	r5, r0
 8009e26:	461a      	mov	r2, r3
 8009e28:	da05      	bge.n	8009e36 <_vsniprintf_r+0x1a>
 8009e2a:	238b      	movs	r3, #139	; 0x8b
 8009e2c:	6003      	str	r3, [r0, #0]
 8009e2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009e32:	b01b      	add	sp, #108	; 0x6c
 8009e34:	bd30      	pop	{r4, r5, pc}
 8009e36:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009e3a:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009e3e:	bf14      	ite	ne
 8009e40:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8009e44:	4623      	moveq	r3, r4
 8009e46:	9302      	str	r3, [sp, #8]
 8009e48:	9305      	str	r3, [sp, #20]
 8009e4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009e4e:	9100      	str	r1, [sp, #0]
 8009e50:	9104      	str	r1, [sp, #16]
 8009e52:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009e56:	4669      	mov	r1, sp
 8009e58:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009e5a:	f000 f8bb 	bl	8009fd4 <_svfiprintf_r>
 8009e5e:	1c43      	adds	r3, r0, #1
 8009e60:	bfbc      	itt	lt
 8009e62:	238b      	movlt	r3, #139	; 0x8b
 8009e64:	602b      	strlt	r3, [r5, #0]
 8009e66:	2c00      	cmp	r4, #0
 8009e68:	d0e3      	beq.n	8009e32 <_vsniprintf_r+0x16>
 8009e6a:	9b00      	ldr	r3, [sp, #0]
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	701a      	strb	r2, [r3, #0]
 8009e70:	e7df      	b.n	8009e32 <_vsniprintf_r+0x16>
	...

08009e74 <vsniprintf>:
 8009e74:	b507      	push	{r0, r1, r2, lr}
 8009e76:	9300      	str	r3, [sp, #0]
 8009e78:	4613      	mov	r3, r2
 8009e7a:	460a      	mov	r2, r1
 8009e7c:	4601      	mov	r1, r0
 8009e7e:	4803      	ldr	r0, [pc, #12]	; (8009e8c <vsniprintf+0x18>)
 8009e80:	6800      	ldr	r0, [r0, #0]
 8009e82:	f7ff ffcb 	bl	8009e1c <_vsniprintf_r>
 8009e86:	b003      	add	sp, #12
 8009e88:	f85d fb04 	ldr.w	pc, [sp], #4
 8009e8c:	200000a4 	.word	0x200000a4

08009e90 <iprintf>:
 8009e90:	b40f      	push	{r0, r1, r2, r3}
 8009e92:	b507      	push	{r0, r1, r2, lr}
 8009e94:	4906      	ldr	r1, [pc, #24]	; (8009eb0 <iprintf+0x20>)
 8009e96:	ab04      	add	r3, sp, #16
 8009e98:	6808      	ldr	r0, [r1, #0]
 8009e9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e9e:	6881      	ldr	r1, [r0, #8]
 8009ea0:	9301      	str	r3, [sp, #4]
 8009ea2:	f000 f9bf 	bl	800a224 <_vfiprintf_r>
 8009ea6:	b003      	add	sp, #12
 8009ea8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009eac:	b004      	add	sp, #16
 8009eae:	4770      	bx	lr
 8009eb0:	200000a4 	.word	0x200000a4

08009eb4 <memset>:
 8009eb4:	4402      	add	r2, r0
 8009eb6:	4603      	mov	r3, r0
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d100      	bne.n	8009ebe <memset+0xa>
 8009ebc:	4770      	bx	lr
 8009ebe:	f803 1b01 	strb.w	r1, [r3], #1
 8009ec2:	e7f9      	b.n	8009eb8 <memset+0x4>

08009ec4 <__errno>:
 8009ec4:	4b01      	ldr	r3, [pc, #4]	; (8009ecc <__errno+0x8>)
 8009ec6:	6818      	ldr	r0, [r3, #0]
 8009ec8:	4770      	bx	lr
 8009eca:	bf00      	nop
 8009ecc:	200000a4 	.word	0x200000a4

08009ed0 <__libc_init_array>:
 8009ed0:	b570      	push	{r4, r5, r6, lr}
 8009ed2:	4d0d      	ldr	r5, [pc, #52]	; (8009f08 <__libc_init_array+0x38>)
 8009ed4:	4c0d      	ldr	r4, [pc, #52]	; (8009f0c <__libc_init_array+0x3c>)
 8009ed6:	1b64      	subs	r4, r4, r5
 8009ed8:	10a4      	asrs	r4, r4, #2
 8009eda:	2600      	movs	r6, #0
 8009edc:	42a6      	cmp	r6, r4
 8009ede:	d109      	bne.n	8009ef4 <__libc_init_array+0x24>
 8009ee0:	4d0b      	ldr	r5, [pc, #44]	; (8009f10 <__libc_init_array+0x40>)
 8009ee2:	4c0c      	ldr	r4, [pc, #48]	; (8009f14 <__libc_init_array+0x44>)
 8009ee4:	f001 f988 	bl	800b1f8 <_init>
 8009ee8:	1b64      	subs	r4, r4, r5
 8009eea:	10a4      	asrs	r4, r4, #2
 8009eec:	2600      	movs	r6, #0
 8009eee:	42a6      	cmp	r6, r4
 8009ef0:	d105      	bne.n	8009efe <__libc_init_array+0x2e>
 8009ef2:	bd70      	pop	{r4, r5, r6, pc}
 8009ef4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ef8:	4798      	blx	r3
 8009efa:	3601      	adds	r6, #1
 8009efc:	e7ee      	b.n	8009edc <__libc_init_array+0xc>
 8009efe:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f02:	4798      	blx	r3
 8009f04:	3601      	adds	r6, #1
 8009f06:	e7f2      	b.n	8009eee <__libc_init_array+0x1e>
 8009f08:	0800d130 	.word	0x0800d130
 8009f0c:	0800d130 	.word	0x0800d130
 8009f10:	0800d130 	.word	0x0800d130
 8009f14:	0800d134 	.word	0x0800d134

08009f18 <__retarget_lock_init_recursive>:
 8009f18:	4770      	bx	lr

08009f1a <__retarget_lock_acquire_recursive>:
 8009f1a:	4770      	bx	lr

08009f1c <__retarget_lock_release_recursive>:
 8009f1c:	4770      	bx	lr

08009f1e <__ssputs_r>:
 8009f1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f22:	688e      	ldr	r6, [r1, #8]
 8009f24:	461f      	mov	r7, r3
 8009f26:	42be      	cmp	r6, r7
 8009f28:	680b      	ldr	r3, [r1, #0]
 8009f2a:	4682      	mov	sl, r0
 8009f2c:	460c      	mov	r4, r1
 8009f2e:	4690      	mov	r8, r2
 8009f30:	d82c      	bhi.n	8009f8c <__ssputs_r+0x6e>
 8009f32:	898a      	ldrh	r2, [r1, #12]
 8009f34:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009f38:	d026      	beq.n	8009f88 <__ssputs_r+0x6a>
 8009f3a:	6965      	ldr	r5, [r4, #20]
 8009f3c:	6909      	ldr	r1, [r1, #16]
 8009f3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009f42:	eba3 0901 	sub.w	r9, r3, r1
 8009f46:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009f4a:	1c7b      	adds	r3, r7, #1
 8009f4c:	444b      	add	r3, r9
 8009f4e:	106d      	asrs	r5, r5, #1
 8009f50:	429d      	cmp	r5, r3
 8009f52:	bf38      	it	cc
 8009f54:	461d      	movcc	r5, r3
 8009f56:	0553      	lsls	r3, r2, #21
 8009f58:	d527      	bpl.n	8009faa <__ssputs_r+0x8c>
 8009f5a:	4629      	mov	r1, r5
 8009f5c:	f000 fa9c 	bl	800a498 <_malloc_r>
 8009f60:	4606      	mov	r6, r0
 8009f62:	b360      	cbz	r0, 8009fbe <__ssputs_r+0xa0>
 8009f64:	6921      	ldr	r1, [r4, #16]
 8009f66:	464a      	mov	r2, r9
 8009f68:	f000 ff5c 	bl	800ae24 <memcpy>
 8009f6c:	89a3      	ldrh	r3, [r4, #12]
 8009f6e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009f72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f76:	81a3      	strh	r3, [r4, #12]
 8009f78:	6126      	str	r6, [r4, #16]
 8009f7a:	6165      	str	r5, [r4, #20]
 8009f7c:	444e      	add	r6, r9
 8009f7e:	eba5 0509 	sub.w	r5, r5, r9
 8009f82:	6026      	str	r6, [r4, #0]
 8009f84:	60a5      	str	r5, [r4, #8]
 8009f86:	463e      	mov	r6, r7
 8009f88:	42be      	cmp	r6, r7
 8009f8a:	d900      	bls.n	8009f8e <__ssputs_r+0x70>
 8009f8c:	463e      	mov	r6, r7
 8009f8e:	6820      	ldr	r0, [r4, #0]
 8009f90:	4632      	mov	r2, r6
 8009f92:	4641      	mov	r1, r8
 8009f94:	f000 feb4 	bl	800ad00 <memmove>
 8009f98:	68a3      	ldr	r3, [r4, #8]
 8009f9a:	1b9b      	subs	r3, r3, r6
 8009f9c:	60a3      	str	r3, [r4, #8]
 8009f9e:	6823      	ldr	r3, [r4, #0]
 8009fa0:	4433      	add	r3, r6
 8009fa2:	6023      	str	r3, [r4, #0]
 8009fa4:	2000      	movs	r0, #0
 8009fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009faa:	462a      	mov	r2, r5
 8009fac:	f000 fd81 	bl	800aab2 <_realloc_r>
 8009fb0:	4606      	mov	r6, r0
 8009fb2:	2800      	cmp	r0, #0
 8009fb4:	d1e0      	bne.n	8009f78 <__ssputs_r+0x5a>
 8009fb6:	6921      	ldr	r1, [r4, #16]
 8009fb8:	4650      	mov	r0, sl
 8009fba:	f000 ff41 	bl	800ae40 <_free_r>
 8009fbe:	230c      	movs	r3, #12
 8009fc0:	f8ca 3000 	str.w	r3, [sl]
 8009fc4:	89a3      	ldrh	r3, [r4, #12]
 8009fc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009fca:	81a3      	strh	r3, [r4, #12]
 8009fcc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009fd0:	e7e9      	b.n	8009fa6 <__ssputs_r+0x88>
	...

08009fd4 <_svfiprintf_r>:
 8009fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fd8:	4698      	mov	r8, r3
 8009fda:	898b      	ldrh	r3, [r1, #12]
 8009fdc:	061b      	lsls	r3, r3, #24
 8009fde:	b09d      	sub	sp, #116	; 0x74
 8009fe0:	4607      	mov	r7, r0
 8009fe2:	460d      	mov	r5, r1
 8009fe4:	4614      	mov	r4, r2
 8009fe6:	d50e      	bpl.n	800a006 <_svfiprintf_r+0x32>
 8009fe8:	690b      	ldr	r3, [r1, #16]
 8009fea:	b963      	cbnz	r3, 800a006 <_svfiprintf_r+0x32>
 8009fec:	2140      	movs	r1, #64	; 0x40
 8009fee:	f000 fa53 	bl	800a498 <_malloc_r>
 8009ff2:	6028      	str	r0, [r5, #0]
 8009ff4:	6128      	str	r0, [r5, #16]
 8009ff6:	b920      	cbnz	r0, 800a002 <_svfiprintf_r+0x2e>
 8009ff8:	230c      	movs	r3, #12
 8009ffa:	603b      	str	r3, [r7, #0]
 8009ffc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a000:	e0d0      	b.n	800a1a4 <_svfiprintf_r+0x1d0>
 800a002:	2340      	movs	r3, #64	; 0x40
 800a004:	616b      	str	r3, [r5, #20]
 800a006:	2300      	movs	r3, #0
 800a008:	9309      	str	r3, [sp, #36]	; 0x24
 800a00a:	2320      	movs	r3, #32
 800a00c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a010:	f8cd 800c 	str.w	r8, [sp, #12]
 800a014:	2330      	movs	r3, #48	; 0x30
 800a016:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a1bc <_svfiprintf_r+0x1e8>
 800a01a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a01e:	f04f 0901 	mov.w	r9, #1
 800a022:	4623      	mov	r3, r4
 800a024:	469a      	mov	sl, r3
 800a026:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a02a:	b10a      	cbz	r2, 800a030 <_svfiprintf_r+0x5c>
 800a02c:	2a25      	cmp	r2, #37	; 0x25
 800a02e:	d1f9      	bne.n	800a024 <_svfiprintf_r+0x50>
 800a030:	ebba 0b04 	subs.w	fp, sl, r4
 800a034:	d00b      	beq.n	800a04e <_svfiprintf_r+0x7a>
 800a036:	465b      	mov	r3, fp
 800a038:	4622      	mov	r2, r4
 800a03a:	4629      	mov	r1, r5
 800a03c:	4638      	mov	r0, r7
 800a03e:	f7ff ff6e 	bl	8009f1e <__ssputs_r>
 800a042:	3001      	adds	r0, #1
 800a044:	f000 80a9 	beq.w	800a19a <_svfiprintf_r+0x1c6>
 800a048:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a04a:	445a      	add	r2, fp
 800a04c:	9209      	str	r2, [sp, #36]	; 0x24
 800a04e:	f89a 3000 	ldrb.w	r3, [sl]
 800a052:	2b00      	cmp	r3, #0
 800a054:	f000 80a1 	beq.w	800a19a <_svfiprintf_r+0x1c6>
 800a058:	2300      	movs	r3, #0
 800a05a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a05e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a062:	f10a 0a01 	add.w	sl, sl, #1
 800a066:	9304      	str	r3, [sp, #16]
 800a068:	9307      	str	r3, [sp, #28]
 800a06a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a06e:	931a      	str	r3, [sp, #104]	; 0x68
 800a070:	4654      	mov	r4, sl
 800a072:	2205      	movs	r2, #5
 800a074:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a078:	4850      	ldr	r0, [pc, #320]	; (800a1bc <_svfiprintf_r+0x1e8>)
 800a07a:	f7f6 f8d1 	bl	8000220 <memchr>
 800a07e:	9a04      	ldr	r2, [sp, #16]
 800a080:	b9d8      	cbnz	r0, 800a0ba <_svfiprintf_r+0xe6>
 800a082:	06d0      	lsls	r0, r2, #27
 800a084:	bf44      	itt	mi
 800a086:	2320      	movmi	r3, #32
 800a088:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a08c:	0711      	lsls	r1, r2, #28
 800a08e:	bf44      	itt	mi
 800a090:	232b      	movmi	r3, #43	; 0x2b
 800a092:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a096:	f89a 3000 	ldrb.w	r3, [sl]
 800a09a:	2b2a      	cmp	r3, #42	; 0x2a
 800a09c:	d015      	beq.n	800a0ca <_svfiprintf_r+0xf6>
 800a09e:	9a07      	ldr	r2, [sp, #28]
 800a0a0:	4654      	mov	r4, sl
 800a0a2:	2000      	movs	r0, #0
 800a0a4:	f04f 0c0a 	mov.w	ip, #10
 800a0a8:	4621      	mov	r1, r4
 800a0aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a0ae:	3b30      	subs	r3, #48	; 0x30
 800a0b0:	2b09      	cmp	r3, #9
 800a0b2:	d94d      	bls.n	800a150 <_svfiprintf_r+0x17c>
 800a0b4:	b1b0      	cbz	r0, 800a0e4 <_svfiprintf_r+0x110>
 800a0b6:	9207      	str	r2, [sp, #28]
 800a0b8:	e014      	b.n	800a0e4 <_svfiprintf_r+0x110>
 800a0ba:	eba0 0308 	sub.w	r3, r0, r8
 800a0be:	fa09 f303 	lsl.w	r3, r9, r3
 800a0c2:	4313      	orrs	r3, r2
 800a0c4:	9304      	str	r3, [sp, #16]
 800a0c6:	46a2      	mov	sl, r4
 800a0c8:	e7d2      	b.n	800a070 <_svfiprintf_r+0x9c>
 800a0ca:	9b03      	ldr	r3, [sp, #12]
 800a0cc:	1d19      	adds	r1, r3, #4
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	9103      	str	r1, [sp, #12]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	bfbb      	ittet	lt
 800a0d6:	425b      	neglt	r3, r3
 800a0d8:	f042 0202 	orrlt.w	r2, r2, #2
 800a0dc:	9307      	strge	r3, [sp, #28]
 800a0de:	9307      	strlt	r3, [sp, #28]
 800a0e0:	bfb8      	it	lt
 800a0e2:	9204      	strlt	r2, [sp, #16]
 800a0e4:	7823      	ldrb	r3, [r4, #0]
 800a0e6:	2b2e      	cmp	r3, #46	; 0x2e
 800a0e8:	d10c      	bne.n	800a104 <_svfiprintf_r+0x130>
 800a0ea:	7863      	ldrb	r3, [r4, #1]
 800a0ec:	2b2a      	cmp	r3, #42	; 0x2a
 800a0ee:	d134      	bne.n	800a15a <_svfiprintf_r+0x186>
 800a0f0:	9b03      	ldr	r3, [sp, #12]
 800a0f2:	1d1a      	adds	r2, r3, #4
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	9203      	str	r2, [sp, #12]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	bfb8      	it	lt
 800a0fc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a100:	3402      	adds	r4, #2
 800a102:	9305      	str	r3, [sp, #20]
 800a104:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a1cc <_svfiprintf_r+0x1f8>
 800a108:	7821      	ldrb	r1, [r4, #0]
 800a10a:	2203      	movs	r2, #3
 800a10c:	4650      	mov	r0, sl
 800a10e:	f7f6 f887 	bl	8000220 <memchr>
 800a112:	b138      	cbz	r0, 800a124 <_svfiprintf_r+0x150>
 800a114:	9b04      	ldr	r3, [sp, #16]
 800a116:	eba0 000a 	sub.w	r0, r0, sl
 800a11a:	2240      	movs	r2, #64	; 0x40
 800a11c:	4082      	lsls	r2, r0
 800a11e:	4313      	orrs	r3, r2
 800a120:	3401      	adds	r4, #1
 800a122:	9304      	str	r3, [sp, #16]
 800a124:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a128:	4825      	ldr	r0, [pc, #148]	; (800a1c0 <_svfiprintf_r+0x1ec>)
 800a12a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a12e:	2206      	movs	r2, #6
 800a130:	f7f6 f876 	bl	8000220 <memchr>
 800a134:	2800      	cmp	r0, #0
 800a136:	d038      	beq.n	800a1aa <_svfiprintf_r+0x1d6>
 800a138:	4b22      	ldr	r3, [pc, #136]	; (800a1c4 <_svfiprintf_r+0x1f0>)
 800a13a:	bb1b      	cbnz	r3, 800a184 <_svfiprintf_r+0x1b0>
 800a13c:	9b03      	ldr	r3, [sp, #12]
 800a13e:	3307      	adds	r3, #7
 800a140:	f023 0307 	bic.w	r3, r3, #7
 800a144:	3308      	adds	r3, #8
 800a146:	9303      	str	r3, [sp, #12]
 800a148:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a14a:	4433      	add	r3, r6
 800a14c:	9309      	str	r3, [sp, #36]	; 0x24
 800a14e:	e768      	b.n	800a022 <_svfiprintf_r+0x4e>
 800a150:	fb0c 3202 	mla	r2, ip, r2, r3
 800a154:	460c      	mov	r4, r1
 800a156:	2001      	movs	r0, #1
 800a158:	e7a6      	b.n	800a0a8 <_svfiprintf_r+0xd4>
 800a15a:	2300      	movs	r3, #0
 800a15c:	3401      	adds	r4, #1
 800a15e:	9305      	str	r3, [sp, #20]
 800a160:	4619      	mov	r1, r3
 800a162:	f04f 0c0a 	mov.w	ip, #10
 800a166:	4620      	mov	r0, r4
 800a168:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a16c:	3a30      	subs	r2, #48	; 0x30
 800a16e:	2a09      	cmp	r2, #9
 800a170:	d903      	bls.n	800a17a <_svfiprintf_r+0x1a6>
 800a172:	2b00      	cmp	r3, #0
 800a174:	d0c6      	beq.n	800a104 <_svfiprintf_r+0x130>
 800a176:	9105      	str	r1, [sp, #20]
 800a178:	e7c4      	b.n	800a104 <_svfiprintf_r+0x130>
 800a17a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a17e:	4604      	mov	r4, r0
 800a180:	2301      	movs	r3, #1
 800a182:	e7f0      	b.n	800a166 <_svfiprintf_r+0x192>
 800a184:	ab03      	add	r3, sp, #12
 800a186:	9300      	str	r3, [sp, #0]
 800a188:	462a      	mov	r2, r5
 800a18a:	4b0f      	ldr	r3, [pc, #60]	; (800a1c8 <_svfiprintf_r+0x1f4>)
 800a18c:	a904      	add	r1, sp, #16
 800a18e:	4638      	mov	r0, r7
 800a190:	f3af 8000 	nop.w
 800a194:	1c42      	adds	r2, r0, #1
 800a196:	4606      	mov	r6, r0
 800a198:	d1d6      	bne.n	800a148 <_svfiprintf_r+0x174>
 800a19a:	89ab      	ldrh	r3, [r5, #12]
 800a19c:	065b      	lsls	r3, r3, #25
 800a19e:	f53f af2d 	bmi.w	8009ffc <_svfiprintf_r+0x28>
 800a1a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a1a4:	b01d      	add	sp, #116	; 0x74
 800a1a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1aa:	ab03      	add	r3, sp, #12
 800a1ac:	9300      	str	r3, [sp, #0]
 800a1ae:	462a      	mov	r2, r5
 800a1b0:	4b05      	ldr	r3, [pc, #20]	; (800a1c8 <_svfiprintf_r+0x1f4>)
 800a1b2:	a904      	add	r1, sp, #16
 800a1b4:	4638      	mov	r0, r7
 800a1b6:	f000 fa5d 	bl	800a674 <_printf_i>
 800a1ba:	e7eb      	b.n	800a194 <_svfiprintf_r+0x1c0>
 800a1bc:	0800d0f4 	.word	0x0800d0f4
 800a1c0:	0800d0fe 	.word	0x0800d0fe
 800a1c4:	00000000 	.word	0x00000000
 800a1c8:	08009f1f 	.word	0x08009f1f
 800a1cc:	0800d0fa 	.word	0x0800d0fa

0800a1d0 <__sfputc_r>:
 800a1d0:	6893      	ldr	r3, [r2, #8]
 800a1d2:	3b01      	subs	r3, #1
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	b410      	push	{r4}
 800a1d8:	6093      	str	r3, [r2, #8]
 800a1da:	da08      	bge.n	800a1ee <__sfputc_r+0x1e>
 800a1dc:	6994      	ldr	r4, [r2, #24]
 800a1de:	42a3      	cmp	r3, r4
 800a1e0:	db01      	blt.n	800a1e6 <__sfputc_r+0x16>
 800a1e2:	290a      	cmp	r1, #10
 800a1e4:	d103      	bne.n	800a1ee <__sfputc_r+0x1e>
 800a1e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a1ea:	f000 bc91 	b.w	800ab10 <__swbuf_r>
 800a1ee:	6813      	ldr	r3, [r2, #0]
 800a1f0:	1c58      	adds	r0, r3, #1
 800a1f2:	6010      	str	r0, [r2, #0]
 800a1f4:	7019      	strb	r1, [r3, #0]
 800a1f6:	4608      	mov	r0, r1
 800a1f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a1fc:	4770      	bx	lr

0800a1fe <__sfputs_r>:
 800a1fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a200:	4606      	mov	r6, r0
 800a202:	460f      	mov	r7, r1
 800a204:	4614      	mov	r4, r2
 800a206:	18d5      	adds	r5, r2, r3
 800a208:	42ac      	cmp	r4, r5
 800a20a:	d101      	bne.n	800a210 <__sfputs_r+0x12>
 800a20c:	2000      	movs	r0, #0
 800a20e:	e007      	b.n	800a220 <__sfputs_r+0x22>
 800a210:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a214:	463a      	mov	r2, r7
 800a216:	4630      	mov	r0, r6
 800a218:	f7ff ffda 	bl	800a1d0 <__sfputc_r>
 800a21c:	1c43      	adds	r3, r0, #1
 800a21e:	d1f3      	bne.n	800a208 <__sfputs_r+0xa>
 800a220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a224 <_vfiprintf_r>:
 800a224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a228:	460d      	mov	r5, r1
 800a22a:	b09d      	sub	sp, #116	; 0x74
 800a22c:	4614      	mov	r4, r2
 800a22e:	4698      	mov	r8, r3
 800a230:	4606      	mov	r6, r0
 800a232:	b118      	cbz	r0, 800a23c <_vfiprintf_r+0x18>
 800a234:	6a03      	ldr	r3, [r0, #32]
 800a236:	b90b      	cbnz	r3, 800a23c <_vfiprintf_r+0x18>
 800a238:	f7ff fdba 	bl	8009db0 <__sinit>
 800a23c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a23e:	07d9      	lsls	r1, r3, #31
 800a240:	d405      	bmi.n	800a24e <_vfiprintf_r+0x2a>
 800a242:	89ab      	ldrh	r3, [r5, #12]
 800a244:	059a      	lsls	r2, r3, #22
 800a246:	d402      	bmi.n	800a24e <_vfiprintf_r+0x2a>
 800a248:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a24a:	f7ff fe66 	bl	8009f1a <__retarget_lock_acquire_recursive>
 800a24e:	89ab      	ldrh	r3, [r5, #12]
 800a250:	071b      	lsls	r3, r3, #28
 800a252:	d501      	bpl.n	800a258 <_vfiprintf_r+0x34>
 800a254:	692b      	ldr	r3, [r5, #16]
 800a256:	b99b      	cbnz	r3, 800a280 <_vfiprintf_r+0x5c>
 800a258:	4629      	mov	r1, r5
 800a25a:	4630      	mov	r0, r6
 800a25c:	f000 fc96 	bl	800ab8c <__swsetup_r>
 800a260:	b170      	cbz	r0, 800a280 <_vfiprintf_r+0x5c>
 800a262:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a264:	07dc      	lsls	r4, r3, #31
 800a266:	d504      	bpl.n	800a272 <_vfiprintf_r+0x4e>
 800a268:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a26c:	b01d      	add	sp, #116	; 0x74
 800a26e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a272:	89ab      	ldrh	r3, [r5, #12]
 800a274:	0598      	lsls	r0, r3, #22
 800a276:	d4f7      	bmi.n	800a268 <_vfiprintf_r+0x44>
 800a278:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a27a:	f7ff fe4f 	bl	8009f1c <__retarget_lock_release_recursive>
 800a27e:	e7f3      	b.n	800a268 <_vfiprintf_r+0x44>
 800a280:	2300      	movs	r3, #0
 800a282:	9309      	str	r3, [sp, #36]	; 0x24
 800a284:	2320      	movs	r3, #32
 800a286:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a28a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a28e:	2330      	movs	r3, #48	; 0x30
 800a290:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a444 <_vfiprintf_r+0x220>
 800a294:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a298:	f04f 0901 	mov.w	r9, #1
 800a29c:	4623      	mov	r3, r4
 800a29e:	469a      	mov	sl, r3
 800a2a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2a4:	b10a      	cbz	r2, 800a2aa <_vfiprintf_r+0x86>
 800a2a6:	2a25      	cmp	r2, #37	; 0x25
 800a2a8:	d1f9      	bne.n	800a29e <_vfiprintf_r+0x7a>
 800a2aa:	ebba 0b04 	subs.w	fp, sl, r4
 800a2ae:	d00b      	beq.n	800a2c8 <_vfiprintf_r+0xa4>
 800a2b0:	465b      	mov	r3, fp
 800a2b2:	4622      	mov	r2, r4
 800a2b4:	4629      	mov	r1, r5
 800a2b6:	4630      	mov	r0, r6
 800a2b8:	f7ff ffa1 	bl	800a1fe <__sfputs_r>
 800a2bc:	3001      	adds	r0, #1
 800a2be:	f000 80a9 	beq.w	800a414 <_vfiprintf_r+0x1f0>
 800a2c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2c4:	445a      	add	r2, fp
 800a2c6:	9209      	str	r2, [sp, #36]	; 0x24
 800a2c8:	f89a 3000 	ldrb.w	r3, [sl]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	f000 80a1 	beq.w	800a414 <_vfiprintf_r+0x1f0>
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a2d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2dc:	f10a 0a01 	add.w	sl, sl, #1
 800a2e0:	9304      	str	r3, [sp, #16]
 800a2e2:	9307      	str	r3, [sp, #28]
 800a2e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a2e8:	931a      	str	r3, [sp, #104]	; 0x68
 800a2ea:	4654      	mov	r4, sl
 800a2ec:	2205      	movs	r2, #5
 800a2ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2f2:	4854      	ldr	r0, [pc, #336]	; (800a444 <_vfiprintf_r+0x220>)
 800a2f4:	f7f5 ff94 	bl	8000220 <memchr>
 800a2f8:	9a04      	ldr	r2, [sp, #16]
 800a2fa:	b9d8      	cbnz	r0, 800a334 <_vfiprintf_r+0x110>
 800a2fc:	06d1      	lsls	r1, r2, #27
 800a2fe:	bf44      	itt	mi
 800a300:	2320      	movmi	r3, #32
 800a302:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a306:	0713      	lsls	r3, r2, #28
 800a308:	bf44      	itt	mi
 800a30a:	232b      	movmi	r3, #43	; 0x2b
 800a30c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a310:	f89a 3000 	ldrb.w	r3, [sl]
 800a314:	2b2a      	cmp	r3, #42	; 0x2a
 800a316:	d015      	beq.n	800a344 <_vfiprintf_r+0x120>
 800a318:	9a07      	ldr	r2, [sp, #28]
 800a31a:	4654      	mov	r4, sl
 800a31c:	2000      	movs	r0, #0
 800a31e:	f04f 0c0a 	mov.w	ip, #10
 800a322:	4621      	mov	r1, r4
 800a324:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a328:	3b30      	subs	r3, #48	; 0x30
 800a32a:	2b09      	cmp	r3, #9
 800a32c:	d94d      	bls.n	800a3ca <_vfiprintf_r+0x1a6>
 800a32e:	b1b0      	cbz	r0, 800a35e <_vfiprintf_r+0x13a>
 800a330:	9207      	str	r2, [sp, #28]
 800a332:	e014      	b.n	800a35e <_vfiprintf_r+0x13a>
 800a334:	eba0 0308 	sub.w	r3, r0, r8
 800a338:	fa09 f303 	lsl.w	r3, r9, r3
 800a33c:	4313      	orrs	r3, r2
 800a33e:	9304      	str	r3, [sp, #16]
 800a340:	46a2      	mov	sl, r4
 800a342:	e7d2      	b.n	800a2ea <_vfiprintf_r+0xc6>
 800a344:	9b03      	ldr	r3, [sp, #12]
 800a346:	1d19      	adds	r1, r3, #4
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	9103      	str	r1, [sp, #12]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	bfbb      	ittet	lt
 800a350:	425b      	neglt	r3, r3
 800a352:	f042 0202 	orrlt.w	r2, r2, #2
 800a356:	9307      	strge	r3, [sp, #28]
 800a358:	9307      	strlt	r3, [sp, #28]
 800a35a:	bfb8      	it	lt
 800a35c:	9204      	strlt	r2, [sp, #16]
 800a35e:	7823      	ldrb	r3, [r4, #0]
 800a360:	2b2e      	cmp	r3, #46	; 0x2e
 800a362:	d10c      	bne.n	800a37e <_vfiprintf_r+0x15a>
 800a364:	7863      	ldrb	r3, [r4, #1]
 800a366:	2b2a      	cmp	r3, #42	; 0x2a
 800a368:	d134      	bne.n	800a3d4 <_vfiprintf_r+0x1b0>
 800a36a:	9b03      	ldr	r3, [sp, #12]
 800a36c:	1d1a      	adds	r2, r3, #4
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	9203      	str	r2, [sp, #12]
 800a372:	2b00      	cmp	r3, #0
 800a374:	bfb8      	it	lt
 800a376:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a37a:	3402      	adds	r4, #2
 800a37c:	9305      	str	r3, [sp, #20]
 800a37e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a454 <_vfiprintf_r+0x230>
 800a382:	7821      	ldrb	r1, [r4, #0]
 800a384:	2203      	movs	r2, #3
 800a386:	4650      	mov	r0, sl
 800a388:	f7f5 ff4a 	bl	8000220 <memchr>
 800a38c:	b138      	cbz	r0, 800a39e <_vfiprintf_r+0x17a>
 800a38e:	9b04      	ldr	r3, [sp, #16]
 800a390:	eba0 000a 	sub.w	r0, r0, sl
 800a394:	2240      	movs	r2, #64	; 0x40
 800a396:	4082      	lsls	r2, r0
 800a398:	4313      	orrs	r3, r2
 800a39a:	3401      	adds	r4, #1
 800a39c:	9304      	str	r3, [sp, #16]
 800a39e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3a2:	4829      	ldr	r0, [pc, #164]	; (800a448 <_vfiprintf_r+0x224>)
 800a3a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a3a8:	2206      	movs	r2, #6
 800a3aa:	f7f5 ff39 	bl	8000220 <memchr>
 800a3ae:	2800      	cmp	r0, #0
 800a3b0:	d03f      	beq.n	800a432 <_vfiprintf_r+0x20e>
 800a3b2:	4b26      	ldr	r3, [pc, #152]	; (800a44c <_vfiprintf_r+0x228>)
 800a3b4:	bb1b      	cbnz	r3, 800a3fe <_vfiprintf_r+0x1da>
 800a3b6:	9b03      	ldr	r3, [sp, #12]
 800a3b8:	3307      	adds	r3, #7
 800a3ba:	f023 0307 	bic.w	r3, r3, #7
 800a3be:	3308      	adds	r3, #8
 800a3c0:	9303      	str	r3, [sp, #12]
 800a3c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3c4:	443b      	add	r3, r7
 800a3c6:	9309      	str	r3, [sp, #36]	; 0x24
 800a3c8:	e768      	b.n	800a29c <_vfiprintf_r+0x78>
 800a3ca:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3ce:	460c      	mov	r4, r1
 800a3d0:	2001      	movs	r0, #1
 800a3d2:	e7a6      	b.n	800a322 <_vfiprintf_r+0xfe>
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	3401      	adds	r4, #1
 800a3d8:	9305      	str	r3, [sp, #20]
 800a3da:	4619      	mov	r1, r3
 800a3dc:	f04f 0c0a 	mov.w	ip, #10
 800a3e0:	4620      	mov	r0, r4
 800a3e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3e6:	3a30      	subs	r2, #48	; 0x30
 800a3e8:	2a09      	cmp	r2, #9
 800a3ea:	d903      	bls.n	800a3f4 <_vfiprintf_r+0x1d0>
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d0c6      	beq.n	800a37e <_vfiprintf_r+0x15a>
 800a3f0:	9105      	str	r1, [sp, #20]
 800a3f2:	e7c4      	b.n	800a37e <_vfiprintf_r+0x15a>
 800a3f4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3f8:	4604      	mov	r4, r0
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	e7f0      	b.n	800a3e0 <_vfiprintf_r+0x1bc>
 800a3fe:	ab03      	add	r3, sp, #12
 800a400:	9300      	str	r3, [sp, #0]
 800a402:	462a      	mov	r2, r5
 800a404:	4b12      	ldr	r3, [pc, #72]	; (800a450 <_vfiprintf_r+0x22c>)
 800a406:	a904      	add	r1, sp, #16
 800a408:	4630      	mov	r0, r6
 800a40a:	f3af 8000 	nop.w
 800a40e:	4607      	mov	r7, r0
 800a410:	1c78      	adds	r0, r7, #1
 800a412:	d1d6      	bne.n	800a3c2 <_vfiprintf_r+0x19e>
 800a414:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a416:	07d9      	lsls	r1, r3, #31
 800a418:	d405      	bmi.n	800a426 <_vfiprintf_r+0x202>
 800a41a:	89ab      	ldrh	r3, [r5, #12]
 800a41c:	059a      	lsls	r2, r3, #22
 800a41e:	d402      	bmi.n	800a426 <_vfiprintf_r+0x202>
 800a420:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a422:	f7ff fd7b 	bl	8009f1c <__retarget_lock_release_recursive>
 800a426:	89ab      	ldrh	r3, [r5, #12]
 800a428:	065b      	lsls	r3, r3, #25
 800a42a:	f53f af1d 	bmi.w	800a268 <_vfiprintf_r+0x44>
 800a42e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a430:	e71c      	b.n	800a26c <_vfiprintf_r+0x48>
 800a432:	ab03      	add	r3, sp, #12
 800a434:	9300      	str	r3, [sp, #0]
 800a436:	462a      	mov	r2, r5
 800a438:	4b05      	ldr	r3, [pc, #20]	; (800a450 <_vfiprintf_r+0x22c>)
 800a43a:	a904      	add	r1, sp, #16
 800a43c:	4630      	mov	r0, r6
 800a43e:	f000 f919 	bl	800a674 <_printf_i>
 800a442:	e7e4      	b.n	800a40e <_vfiprintf_r+0x1ea>
 800a444:	0800d0f4 	.word	0x0800d0f4
 800a448:	0800d0fe 	.word	0x0800d0fe
 800a44c:	00000000 	.word	0x00000000
 800a450:	0800a1ff 	.word	0x0800a1ff
 800a454:	0800d0fa 	.word	0x0800d0fa

0800a458 <sbrk_aligned>:
 800a458:	b570      	push	{r4, r5, r6, lr}
 800a45a:	4e0e      	ldr	r6, [pc, #56]	; (800a494 <sbrk_aligned+0x3c>)
 800a45c:	460c      	mov	r4, r1
 800a45e:	6831      	ldr	r1, [r6, #0]
 800a460:	4605      	mov	r5, r0
 800a462:	b911      	cbnz	r1, 800a46a <sbrk_aligned+0x12>
 800a464:	f000 fcbc 	bl	800ade0 <_sbrk_r>
 800a468:	6030      	str	r0, [r6, #0]
 800a46a:	4621      	mov	r1, r4
 800a46c:	4628      	mov	r0, r5
 800a46e:	f000 fcb7 	bl	800ade0 <_sbrk_r>
 800a472:	1c43      	adds	r3, r0, #1
 800a474:	d00a      	beq.n	800a48c <sbrk_aligned+0x34>
 800a476:	1cc4      	adds	r4, r0, #3
 800a478:	f024 0403 	bic.w	r4, r4, #3
 800a47c:	42a0      	cmp	r0, r4
 800a47e:	d007      	beq.n	800a490 <sbrk_aligned+0x38>
 800a480:	1a21      	subs	r1, r4, r0
 800a482:	4628      	mov	r0, r5
 800a484:	f000 fcac 	bl	800ade0 <_sbrk_r>
 800a488:	3001      	adds	r0, #1
 800a48a:	d101      	bne.n	800a490 <sbrk_aligned+0x38>
 800a48c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800a490:	4620      	mov	r0, r4
 800a492:	bd70      	pop	{r4, r5, r6, pc}
 800a494:	200070ec 	.word	0x200070ec

0800a498 <_malloc_r>:
 800a498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a49c:	1ccd      	adds	r5, r1, #3
 800a49e:	f025 0503 	bic.w	r5, r5, #3
 800a4a2:	3508      	adds	r5, #8
 800a4a4:	2d0c      	cmp	r5, #12
 800a4a6:	bf38      	it	cc
 800a4a8:	250c      	movcc	r5, #12
 800a4aa:	2d00      	cmp	r5, #0
 800a4ac:	4607      	mov	r7, r0
 800a4ae:	db01      	blt.n	800a4b4 <_malloc_r+0x1c>
 800a4b0:	42a9      	cmp	r1, r5
 800a4b2:	d905      	bls.n	800a4c0 <_malloc_r+0x28>
 800a4b4:	230c      	movs	r3, #12
 800a4b6:	603b      	str	r3, [r7, #0]
 800a4b8:	2600      	movs	r6, #0
 800a4ba:	4630      	mov	r0, r6
 800a4bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4c0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a594 <_malloc_r+0xfc>
 800a4c4:	f000 faa6 	bl	800aa14 <__malloc_lock>
 800a4c8:	f8d8 3000 	ldr.w	r3, [r8]
 800a4cc:	461c      	mov	r4, r3
 800a4ce:	bb5c      	cbnz	r4, 800a528 <_malloc_r+0x90>
 800a4d0:	4629      	mov	r1, r5
 800a4d2:	4638      	mov	r0, r7
 800a4d4:	f7ff ffc0 	bl	800a458 <sbrk_aligned>
 800a4d8:	1c43      	adds	r3, r0, #1
 800a4da:	4604      	mov	r4, r0
 800a4dc:	d155      	bne.n	800a58a <_malloc_r+0xf2>
 800a4de:	f8d8 4000 	ldr.w	r4, [r8]
 800a4e2:	4626      	mov	r6, r4
 800a4e4:	2e00      	cmp	r6, #0
 800a4e6:	d145      	bne.n	800a574 <_malloc_r+0xdc>
 800a4e8:	2c00      	cmp	r4, #0
 800a4ea:	d048      	beq.n	800a57e <_malloc_r+0xe6>
 800a4ec:	6823      	ldr	r3, [r4, #0]
 800a4ee:	4631      	mov	r1, r6
 800a4f0:	4638      	mov	r0, r7
 800a4f2:	eb04 0903 	add.w	r9, r4, r3
 800a4f6:	f000 fc73 	bl	800ade0 <_sbrk_r>
 800a4fa:	4581      	cmp	r9, r0
 800a4fc:	d13f      	bne.n	800a57e <_malloc_r+0xe6>
 800a4fe:	6821      	ldr	r1, [r4, #0]
 800a500:	1a6d      	subs	r5, r5, r1
 800a502:	4629      	mov	r1, r5
 800a504:	4638      	mov	r0, r7
 800a506:	f7ff ffa7 	bl	800a458 <sbrk_aligned>
 800a50a:	3001      	adds	r0, #1
 800a50c:	d037      	beq.n	800a57e <_malloc_r+0xe6>
 800a50e:	6823      	ldr	r3, [r4, #0]
 800a510:	442b      	add	r3, r5
 800a512:	6023      	str	r3, [r4, #0]
 800a514:	f8d8 3000 	ldr.w	r3, [r8]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d038      	beq.n	800a58e <_malloc_r+0xf6>
 800a51c:	685a      	ldr	r2, [r3, #4]
 800a51e:	42a2      	cmp	r2, r4
 800a520:	d12b      	bne.n	800a57a <_malloc_r+0xe2>
 800a522:	2200      	movs	r2, #0
 800a524:	605a      	str	r2, [r3, #4]
 800a526:	e00f      	b.n	800a548 <_malloc_r+0xb0>
 800a528:	6822      	ldr	r2, [r4, #0]
 800a52a:	1b52      	subs	r2, r2, r5
 800a52c:	d41f      	bmi.n	800a56e <_malloc_r+0xd6>
 800a52e:	2a0b      	cmp	r2, #11
 800a530:	d917      	bls.n	800a562 <_malloc_r+0xca>
 800a532:	1961      	adds	r1, r4, r5
 800a534:	42a3      	cmp	r3, r4
 800a536:	6025      	str	r5, [r4, #0]
 800a538:	bf18      	it	ne
 800a53a:	6059      	strne	r1, [r3, #4]
 800a53c:	6863      	ldr	r3, [r4, #4]
 800a53e:	bf08      	it	eq
 800a540:	f8c8 1000 	streq.w	r1, [r8]
 800a544:	5162      	str	r2, [r4, r5]
 800a546:	604b      	str	r3, [r1, #4]
 800a548:	4638      	mov	r0, r7
 800a54a:	f104 060b 	add.w	r6, r4, #11
 800a54e:	f000 fa67 	bl	800aa20 <__malloc_unlock>
 800a552:	f026 0607 	bic.w	r6, r6, #7
 800a556:	1d23      	adds	r3, r4, #4
 800a558:	1af2      	subs	r2, r6, r3
 800a55a:	d0ae      	beq.n	800a4ba <_malloc_r+0x22>
 800a55c:	1b9b      	subs	r3, r3, r6
 800a55e:	50a3      	str	r3, [r4, r2]
 800a560:	e7ab      	b.n	800a4ba <_malloc_r+0x22>
 800a562:	42a3      	cmp	r3, r4
 800a564:	6862      	ldr	r2, [r4, #4]
 800a566:	d1dd      	bne.n	800a524 <_malloc_r+0x8c>
 800a568:	f8c8 2000 	str.w	r2, [r8]
 800a56c:	e7ec      	b.n	800a548 <_malloc_r+0xb0>
 800a56e:	4623      	mov	r3, r4
 800a570:	6864      	ldr	r4, [r4, #4]
 800a572:	e7ac      	b.n	800a4ce <_malloc_r+0x36>
 800a574:	4634      	mov	r4, r6
 800a576:	6876      	ldr	r6, [r6, #4]
 800a578:	e7b4      	b.n	800a4e4 <_malloc_r+0x4c>
 800a57a:	4613      	mov	r3, r2
 800a57c:	e7cc      	b.n	800a518 <_malloc_r+0x80>
 800a57e:	230c      	movs	r3, #12
 800a580:	603b      	str	r3, [r7, #0]
 800a582:	4638      	mov	r0, r7
 800a584:	f000 fa4c 	bl	800aa20 <__malloc_unlock>
 800a588:	e797      	b.n	800a4ba <_malloc_r+0x22>
 800a58a:	6025      	str	r5, [r4, #0]
 800a58c:	e7dc      	b.n	800a548 <_malloc_r+0xb0>
 800a58e:	605b      	str	r3, [r3, #4]
 800a590:	deff      	udf	#255	; 0xff
 800a592:	bf00      	nop
 800a594:	200070e8 	.word	0x200070e8

0800a598 <_printf_common>:
 800a598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a59c:	4616      	mov	r6, r2
 800a59e:	4699      	mov	r9, r3
 800a5a0:	688a      	ldr	r2, [r1, #8]
 800a5a2:	690b      	ldr	r3, [r1, #16]
 800a5a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	bfb8      	it	lt
 800a5ac:	4613      	movlt	r3, r2
 800a5ae:	6033      	str	r3, [r6, #0]
 800a5b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a5b4:	4607      	mov	r7, r0
 800a5b6:	460c      	mov	r4, r1
 800a5b8:	b10a      	cbz	r2, 800a5be <_printf_common+0x26>
 800a5ba:	3301      	adds	r3, #1
 800a5bc:	6033      	str	r3, [r6, #0]
 800a5be:	6823      	ldr	r3, [r4, #0]
 800a5c0:	0699      	lsls	r1, r3, #26
 800a5c2:	bf42      	ittt	mi
 800a5c4:	6833      	ldrmi	r3, [r6, #0]
 800a5c6:	3302      	addmi	r3, #2
 800a5c8:	6033      	strmi	r3, [r6, #0]
 800a5ca:	6825      	ldr	r5, [r4, #0]
 800a5cc:	f015 0506 	ands.w	r5, r5, #6
 800a5d0:	d106      	bne.n	800a5e0 <_printf_common+0x48>
 800a5d2:	f104 0a19 	add.w	sl, r4, #25
 800a5d6:	68e3      	ldr	r3, [r4, #12]
 800a5d8:	6832      	ldr	r2, [r6, #0]
 800a5da:	1a9b      	subs	r3, r3, r2
 800a5dc:	42ab      	cmp	r3, r5
 800a5de:	dc26      	bgt.n	800a62e <_printf_common+0x96>
 800a5e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a5e4:	1e13      	subs	r3, r2, #0
 800a5e6:	6822      	ldr	r2, [r4, #0]
 800a5e8:	bf18      	it	ne
 800a5ea:	2301      	movne	r3, #1
 800a5ec:	0692      	lsls	r2, r2, #26
 800a5ee:	d42b      	bmi.n	800a648 <_printf_common+0xb0>
 800a5f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a5f4:	4649      	mov	r1, r9
 800a5f6:	4638      	mov	r0, r7
 800a5f8:	47c0      	blx	r8
 800a5fa:	3001      	adds	r0, #1
 800a5fc:	d01e      	beq.n	800a63c <_printf_common+0xa4>
 800a5fe:	6823      	ldr	r3, [r4, #0]
 800a600:	6922      	ldr	r2, [r4, #16]
 800a602:	f003 0306 	and.w	r3, r3, #6
 800a606:	2b04      	cmp	r3, #4
 800a608:	bf02      	ittt	eq
 800a60a:	68e5      	ldreq	r5, [r4, #12]
 800a60c:	6833      	ldreq	r3, [r6, #0]
 800a60e:	1aed      	subeq	r5, r5, r3
 800a610:	68a3      	ldr	r3, [r4, #8]
 800a612:	bf0c      	ite	eq
 800a614:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a618:	2500      	movne	r5, #0
 800a61a:	4293      	cmp	r3, r2
 800a61c:	bfc4      	itt	gt
 800a61e:	1a9b      	subgt	r3, r3, r2
 800a620:	18ed      	addgt	r5, r5, r3
 800a622:	2600      	movs	r6, #0
 800a624:	341a      	adds	r4, #26
 800a626:	42b5      	cmp	r5, r6
 800a628:	d11a      	bne.n	800a660 <_printf_common+0xc8>
 800a62a:	2000      	movs	r0, #0
 800a62c:	e008      	b.n	800a640 <_printf_common+0xa8>
 800a62e:	2301      	movs	r3, #1
 800a630:	4652      	mov	r2, sl
 800a632:	4649      	mov	r1, r9
 800a634:	4638      	mov	r0, r7
 800a636:	47c0      	blx	r8
 800a638:	3001      	adds	r0, #1
 800a63a:	d103      	bne.n	800a644 <_printf_common+0xac>
 800a63c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a644:	3501      	adds	r5, #1
 800a646:	e7c6      	b.n	800a5d6 <_printf_common+0x3e>
 800a648:	18e1      	adds	r1, r4, r3
 800a64a:	1c5a      	adds	r2, r3, #1
 800a64c:	2030      	movs	r0, #48	; 0x30
 800a64e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a652:	4422      	add	r2, r4
 800a654:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a658:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a65c:	3302      	adds	r3, #2
 800a65e:	e7c7      	b.n	800a5f0 <_printf_common+0x58>
 800a660:	2301      	movs	r3, #1
 800a662:	4622      	mov	r2, r4
 800a664:	4649      	mov	r1, r9
 800a666:	4638      	mov	r0, r7
 800a668:	47c0      	blx	r8
 800a66a:	3001      	adds	r0, #1
 800a66c:	d0e6      	beq.n	800a63c <_printf_common+0xa4>
 800a66e:	3601      	adds	r6, #1
 800a670:	e7d9      	b.n	800a626 <_printf_common+0x8e>
	...

0800a674 <_printf_i>:
 800a674:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a678:	7e0f      	ldrb	r7, [r1, #24]
 800a67a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a67c:	2f78      	cmp	r7, #120	; 0x78
 800a67e:	4691      	mov	r9, r2
 800a680:	4680      	mov	r8, r0
 800a682:	460c      	mov	r4, r1
 800a684:	469a      	mov	sl, r3
 800a686:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a68a:	d807      	bhi.n	800a69c <_printf_i+0x28>
 800a68c:	2f62      	cmp	r7, #98	; 0x62
 800a68e:	d80a      	bhi.n	800a6a6 <_printf_i+0x32>
 800a690:	2f00      	cmp	r7, #0
 800a692:	f000 80d4 	beq.w	800a83e <_printf_i+0x1ca>
 800a696:	2f58      	cmp	r7, #88	; 0x58
 800a698:	f000 80c0 	beq.w	800a81c <_printf_i+0x1a8>
 800a69c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a6a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a6a4:	e03a      	b.n	800a71c <_printf_i+0xa8>
 800a6a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a6aa:	2b15      	cmp	r3, #21
 800a6ac:	d8f6      	bhi.n	800a69c <_printf_i+0x28>
 800a6ae:	a101      	add	r1, pc, #4	; (adr r1, 800a6b4 <_printf_i+0x40>)
 800a6b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a6b4:	0800a70d 	.word	0x0800a70d
 800a6b8:	0800a721 	.word	0x0800a721
 800a6bc:	0800a69d 	.word	0x0800a69d
 800a6c0:	0800a69d 	.word	0x0800a69d
 800a6c4:	0800a69d 	.word	0x0800a69d
 800a6c8:	0800a69d 	.word	0x0800a69d
 800a6cc:	0800a721 	.word	0x0800a721
 800a6d0:	0800a69d 	.word	0x0800a69d
 800a6d4:	0800a69d 	.word	0x0800a69d
 800a6d8:	0800a69d 	.word	0x0800a69d
 800a6dc:	0800a69d 	.word	0x0800a69d
 800a6e0:	0800a825 	.word	0x0800a825
 800a6e4:	0800a74d 	.word	0x0800a74d
 800a6e8:	0800a7df 	.word	0x0800a7df
 800a6ec:	0800a69d 	.word	0x0800a69d
 800a6f0:	0800a69d 	.word	0x0800a69d
 800a6f4:	0800a847 	.word	0x0800a847
 800a6f8:	0800a69d 	.word	0x0800a69d
 800a6fc:	0800a74d 	.word	0x0800a74d
 800a700:	0800a69d 	.word	0x0800a69d
 800a704:	0800a69d 	.word	0x0800a69d
 800a708:	0800a7e7 	.word	0x0800a7e7
 800a70c:	682b      	ldr	r3, [r5, #0]
 800a70e:	1d1a      	adds	r2, r3, #4
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	602a      	str	r2, [r5, #0]
 800a714:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a718:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a71c:	2301      	movs	r3, #1
 800a71e:	e09f      	b.n	800a860 <_printf_i+0x1ec>
 800a720:	6820      	ldr	r0, [r4, #0]
 800a722:	682b      	ldr	r3, [r5, #0]
 800a724:	0607      	lsls	r7, r0, #24
 800a726:	f103 0104 	add.w	r1, r3, #4
 800a72a:	6029      	str	r1, [r5, #0]
 800a72c:	d501      	bpl.n	800a732 <_printf_i+0xbe>
 800a72e:	681e      	ldr	r6, [r3, #0]
 800a730:	e003      	b.n	800a73a <_printf_i+0xc6>
 800a732:	0646      	lsls	r6, r0, #25
 800a734:	d5fb      	bpl.n	800a72e <_printf_i+0xba>
 800a736:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a73a:	2e00      	cmp	r6, #0
 800a73c:	da03      	bge.n	800a746 <_printf_i+0xd2>
 800a73e:	232d      	movs	r3, #45	; 0x2d
 800a740:	4276      	negs	r6, r6
 800a742:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a746:	485a      	ldr	r0, [pc, #360]	; (800a8b0 <_printf_i+0x23c>)
 800a748:	230a      	movs	r3, #10
 800a74a:	e012      	b.n	800a772 <_printf_i+0xfe>
 800a74c:	682b      	ldr	r3, [r5, #0]
 800a74e:	6820      	ldr	r0, [r4, #0]
 800a750:	1d19      	adds	r1, r3, #4
 800a752:	6029      	str	r1, [r5, #0]
 800a754:	0605      	lsls	r5, r0, #24
 800a756:	d501      	bpl.n	800a75c <_printf_i+0xe8>
 800a758:	681e      	ldr	r6, [r3, #0]
 800a75a:	e002      	b.n	800a762 <_printf_i+0xee>
 800a75c:	0641      	lsls	r1, r0, #25
 800a75e:	d5fb      	bpl.n	800a758 <_printf_i+0xe4>
 800a760:	881e      	ldrh	r6, [r3, #0]
 800a762:	4853      	ldr	r0, [pc, #332]	; (800a8b0 <_printf_i+0x23c>)
 800a764:	2f6f      	cmp	r7, #111	; 0x6f
 800a766:	bf0c      	ite	eq
 800a768:	2308      	moveq	r3, #8
 800a76a:	230a      	movne	r3, #10
 800a76c:	2100      	movs	r1, #0
 800a76e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a772:	6865      	ldr	r5, [r4, #4]
 800a774:	60a5      	str	r5, [r4, #8]
 800a776:	2d00      	cmp	r5, #0
 800a778:	bfa2      	ittt	ge
 800a77a:	6821      	ldrge	r1, [r4, #0]
 800a77c:	f021 0104 	bicge.w	r1, r1, #4
 800a780:	6021      	strge	r1, [r4, #0]
 800a782:	b90e      	cbnz	r6, 800a788 <_printf_i+0x114>
 800a784:	2d00      	cmp	r5, #0
 800a786:	d04b      	beq.n	800a820 <_printf_i+0x1ac>
 800a788:	4615      	mov	r5, r2
 800a78a:	fbb6 f1f3 	udiv	r1, r6, r3
 800a78e:	fb03 6711 	mls	r7, r3, r1, r6
 800a792:	5dc7      	ldrb	r7, [r0, r7]
 800a794:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a798:	4637      	mov	r7, r6
 800a79a:	42bb      	cmp	r3, r7
 800a79c:	460e      	mov	r6, r1
 800a79e:	d9f4      	bls.n	800a78a <_printf_i+0x116>
 800a7a0:	2b08      	cmp	r3, #8
 800a7a2:	d10b      	bne.n	800a7bc <_printf_i+0x148>
 800a7a4:	6823      	ldr	r3, [r4, #0]
 800a7a6:	07de      	lsls	r6, r3, #31
 800a7a8:	d508      	bpl.n	800a7bc <_printf_i+0x148>
 800a7aa:	6923      	ldr	r3, [r4, #16]
 800a7ac:	6861      	ldr	r1, [r4, #4]
 800a7ae:	4299      	cmp	r1, r3
 800a7b0:	bfde      	ittt	le
 800a7b2:	2330      	movle	r3, #48	; 0x30
 800a7b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a7b8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a7bc:	1b52      	subs	r2, r2, r5
 800a7be:	6122      	str	r2, [r4, #16]
 800a7c0:	f8cd a000 	str.w	sl, [sp]
 800a7c4:	464b      	mov	r3, r9
 800a7c6:	aa03      	add	r2, sp, #12
 800a7c8:	4621      	mov	r1, r4
 800a7ca:	4640      	mov	r0, r8
 800a7cc:	f7ff fee4 	bl	800a598 <_printf_common>
 800a7d0:	3001      	adds	r0, #1
 800a7d2:	d14a      	bne.n	800a86a <_printf_i+0x1f6>
 800a7d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a7d8:	b004      	add	sp, #16
 800a7da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7de:	6823      	ldr	r3, [r4, #0]
 800a7e0:	f043 0320 	orr.w	r3, r3, #32
 800a7e4:	6023      	str	r3, [r4, #0]
 800a7e6:	4833      	ldr	r0, [pc, #204]	; (800a8b4 <_printf_i+0x240>)
 800a7e8:	2778      	movs	r7, #120	; 0x78
 800a7ea:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a7ee:	6823      	ldr	r3, [r4, #0]
 800a7f0:	6829      	ldr	r1, [r5, #0]
 800a7f2:	061f      	lsls	r7, r3, #24
 800a7f4:	f851 6b04 	ldr.w	r6, [r1], #4
 800a7f8:	d402      	bmi.n	800a800 <_printf_i+0x18c>
 800a7fa:	065f      	lsls	r7, r3, #25
 800a7fc:	bf48      	it	mi
 800a7fe:	b2b6      	uxthmi	r6, r6
 800a800:	07df      	lsls	r7, r3, #31
 800a802:	bf48      	it	mi
 800a804:	f043 0320 	orrmi.w	r3, r3, #32
 800a808:	6029      	str	r1, [r5, #0]
 800a80a:	bf48      	it	mi
 800a80c:	6023      	strmi	r3, [r4, #0]
 800a80e:	b91e      	cbnz	r6, 800a818 <_printf_i+0x1a4>
 800a810:	6823      	ldr	r3, [r4, #0]
 800a812:	f023 0320 	bic.w	r3, r3, #32
 800a816:	6023      	str	r3, [r4, #0]
 800a818:	2310      	movs	r3, #16
 800a81a:	e7a7      	b.n	800a76c <_printf_i+0xf8>
 800a81c:	4824      	ldr	r0, [pc, #144]	; (800a8b0 <_printf_i+0x23c>)
 800a81e:	e7e4      	b.n	800a7ea <_printf_i+0x176>
 800a820:	4615      	mov	r5, r2
 800a822:	e7bd      	b.n	800a7a0 <_printf_i+0x12c>
 800a824:	682b      	ldr	r3, [r5, #0]
 800a826:	6826      	ldr	r6, [r4, #0]
 800a828:	6961      	ldr	r1, [r4, #20]
 800a82a:	1d18      	adds	r0, r3, #4
 800a82c:	6028      	str	r0, [r5, #0]
 800a82e:	0635      	lsls	r5, r6, #24
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	d501      	bpl.n	800a838 <_printf_i+0x1c4>
 800a834:	6019      	str	r1, [r3, #0]
 800a836:	e002      	b.n	800a83e <_printf_i+0x1ca>
 800a838:	0670      	lsls	r0, r6, #25
 800a83a:	d5fb      	bpl.n	800a834 <_printf_i+0x1c0>
 800a83c:	8019      	strh	r1, [r3, #0]
 800a83e:	2300      	movs	r3, #0
 800a840:	6123      	str	r3, [r4, #16]
 800a842:	4615      	mov	r5, r2
 800a844:	e7bc      	b.n	800a7c0 <_printf_i+0x14c>
 800a846:	682b      	ldr	r3, [r5, #0]
 800a848:	1d1a      	adds	r2, r3, #4
 800a84a:	602a      	str	r2, [r5, #0]
 800a84c:	681d      	ldr	r5, [r3, #0]
 800a84e:	6862      	ldr	r2, [r4, #4]
 800a850:	2100      	movs	r1, #0
 800a852:	4628      	mov	r0, r5
 800a854:	f7f5 fce4 	bl	8000220 <memchr>
 800a858:	b108      	cbz	r0, 800a85e <_printf_i+0x1ea>
 800a85a:	1b40      	subs	r0, r0, r5
 800a85c:	6060      	str	r0, [r4, #4]
 800a85e:	6863      	ldr	r3, [r4, #4]
 800a860:	6123      	str	r3, [r4, #16]
 800a862:	2300      	movs	r3, #0
 800a864:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a868:	e7aa      	b.n	800a7c0 <_printf_i+0x14c>
 800a86a:	6923      	ldr	r3, [r4, #16]
 800a86c:	462a      	mov	r2, r5
 800a86e:	4649      	mov	r1, r9
 800a870:	4640      	mov	r0, r8
 800a872:	47d0      	blx	sl
 800a874:	3001      	adds	r0, #1
 800a876:	d0ad      	beq.n	800a7d4 <_printf_i+0x160>
 800a878:	6823      	ldr	r3, [r4, #0]
 800a87a:	079b      	lsls	r3, r3, #30
 800a87c:	d413      	bmi.n	800a8a6 <_printf_i+0x232>
 800a87e:	68e0      	ldr	r0, [r4, #12]
 800a880:	9b03      	ldr	r3, [sp, #12]
 800a882:	4298      	cmp	r0, r3
 800a884:	bfb8      	it	lt
 800a886:	4618      	movlt	r0, r3
 800a888:	e7a6      	b.n	800a7d8 <_printf_i+0x164>
 800a88a:	2301      	movs	r3, #1
 800a88c:	4632      	mov	r2, r6
 800a88e:	4649      	mov	r1, r9
 800a890:	4640      	mov	r0, r8
 800a892:	47d0      	blx	sl
 800a894:	3001      	adds	r0, #1
 800a896:	d09d      	beq.n	800a7d4 <_printf_i+0x160>
 800a898:	3501      	adds	r5, #1
 800a89a:	68e3      	ldr	r3, [r4, #12]
 800a89c:	9903      	ldr	r1, [sp, #12]
 800a89e:	1a5b      	subs	r3, r3, r1
 800a8a0:	42ab      	cmp	r3, r5
 800a8a2:	dcf2      	bgt.n	800a88a <_printf_i+0x216>
 800a8a4:	e7eb      	b.n	800a87e <_printf_i+0x20a>
 800a8a6:	2500      	movs	r5, #0
 800a8a8:	f104 0619 	add.w	r6, r4, #25
 800a8ac:	e7f5      	b.n	800a89a <_printf_i+0x226>
 800a8ae:	bf00      	nop
 800a8b0:	0800d105 	.word	0x0800d105
 800a8b4:	0800d116 	.word	0x0800d116

0800a8b8 <__sflush_r>:
 800a8b8:	898a      	ldrh	r2, [r1, #12]
 800a8ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8be:	4605      	mov	r5, r0
 800a8c0:	0710      	lsls	r0, r2, #28
 800a8c2:	460c      	mov	r4, r1
 800a8c4:	d458      	bmi.n	800a978 <__sflush_r+0xc0>
 800a8c6:	684b      	ldr	r3, [r1, #4]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	dc05      	bgt.n	800a8d8 <__sflush_r+0x20>
 800a8cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	dc02      	bgt.n	800a8d8 <__sflush_r+0x20>
 800a8d2:	2000      	movs	r0, #0
 800a8d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a8da:	2e00      	cmp	r6, #0
 800a8dc:	d0f9      	beq.n	800a8d2 <__sflush_r+0x1a>
 800a8de:	2300      	movs	r3, #0
 800a8e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a8e4:	682f      	ldr	r7, [r5, #0]
 800a8e6:	6a21      	ldr	r1, [r4, #32]
 800a8e8:	602b      	str	r3, [r5, #0]
 800a8ea:	d032      	beq.n	800a952 <__sflush_r+0x9a>
 800a8ec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a8ee:	89a3      	ldrh	r3, [r4, #12]
 800a8f0:	075a      	lsls	r2, r3, #29
 800a8f2:	d505      	bpl.n	800a900 <__sflush_r+0x48>
 800a8f4:	6863      	ldr	r3, [r4, #4]
 800a8f6:	1ac0      	subs	r0, r0, r3
 800a8f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a8fa:	b10b      	cbz	r3, 800a900 <__sflush_r+0x48>
 800a8fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a8fe:	1ac0      	subs	r0, r0, r3
 800a900:	2300      	movs	r3, #0
 800a902:	4602      	mov	r2, r0
 800a904:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a906:	6a21      	ldr	r1, [r4, #32]
 800a908:	4628      	mov	r0, r5
 800a90a:	47b0      	blx	r6
 800a90c:	1c43      	adds	r3, r0, #1
 800a90e:	89a3      	ldrh	r3, [r4, #12]
 800a910:	d106      	bne.n	800a920 <__sflush_r+0x68>
 800a912:	6829      	ldr	r1, [r5, #0]
 800a914:	291d      	cmp	r1, #29
 800a916:	d82b      	bhi.n	800a970 <__sflush_r+0xb8>
 800a918:	4a29      	ldr	r2, [pc, #164]	; (800a9c0 <__sflush_r+0x108>)
 800a91a:	410a      	asrs	r2, r1
 800a91c:	07d6      	lsls	r6, r2, #31
 800a91e:	d427      	bmi.n	800a970 <__sflush_r+0xb8>
 800a920:	2200      	movs	r2, #0
 800a922:	6062      	str	r2, [r4, #4]
 800a924:	04d9      	lsls	r1, r3, #19
 800a926:	6922      	ldr	r2, [r4, #16]
 800a928:	6022      	str	r2, [r4, #0]
 800a92a:	d504      	bpl.n	800a936 <__sflush_r+0x7e>
 800a92c:	1c42      	adds	r2, r0, #1
 800a92e:	d101      	bne.n	800a934 <__sflush_r+0x7c>
 800a930:	682b      	ldr	r3, [r5, #0]
 800a932:	b903      	cbnz	r3, 800a936 <__sflush_r+0x7e>
 800a934:	6560      	str	r0, [r4, #84]	; 0x54
 800a936:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a938:	602f      	str	r7, [r5, #0]
 800a93a:	2900      	cmp	r1, #0
 800a93c:	d0c9      	beq.n	800a8d2 <__sflush_r+0x1a>
 800a93e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a942:	4299      	cmp	r1, r3
 800a944:	d002      	beq.n	800a94c <__sflush_r+0x94>
 800a946:	4628      	mov	r0, r5
 800a948:	f000 fa7a 	bl	800ae40 <_free_r>
 800a94c:	2000      	movs	r0, #0
 800a94e:	6360      	str	r0, [r4, #52]	; 0x34
 800a950:	e7c0      	b.n	800a8d4 <__sflush_r+0x1c>
 800a952:	2301      	movs	r3, #1
 800a954:	4628      	mov	r0, r5
 800a956:	47b0      	blx	r6
 800a958:	1c41      	adds	r1, r0, #1
 800a95a:	d1c8      	bne.n	800a8ee <__sflush_r+0x36>
 800a95c:	682b      	ldr	r3, [r5, #0]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d0c5      	beq.n	800a8ee <__sflush_r+0x36>
 800a962:	2b1d      	cmp	r3, #29
 800a964:	d001      	beq.n	800a96a <__sflush_r+0xb2>
 800a966:	2b16      	cmp	r3, #22
 800a968:	d101      	bne.n	800a96e <__sflush_r+0xb6>
 800a96a:	602f      	str	r7, [r5, #0]
 800a96c:	e7b1      	b.n	800a8d2 <__sflush_r+0x1a>
 800a96e:	89a3      	ldrh	r3, [r4, #12]
 800a970:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a974:	81a3      	strh	r3, [r4, #12]
 800a976:	e7ad      	b.n	800a8d4 <__sflush_r+0x1c>
 800a978:	690f      	ldr	r7, [r1, #16]
 800a97a:	2f00      	cmp	r7, #0
 800a97c:	d0a9      	beq.n	800a8d2 <__sflush_r+0x1a>
 800a97e:	0793      	lsls	r3, r2, #30
 800a980:	680e      	ldr	r6, [r1, #0]
 800a982:	bf08      	it	eq
 800a984:	694b      	ldreq	r3, [r1, #20]
 800a986:	600f      	str	r7, [r1, #0]
 800a988:	bf18      	it	ne
 800a98a:	2300      	movne	r3, #0
 800a98c:	eba6 0807 	sub.w	r8, r6, r7
 800a990:	608b      	str	r3, [r1, #8]
 800a992:	f1b8 0f00 	cmp.w	r8, #0
 800a996:	dd9c      	ble.n	800a8d2 <__sflush_r+0x1a>
 800a998:	6a21      	ldr	r1, [r4, #32]
 800a99a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a99c:	4643      	mov	r3, r8
 800a99e:	463a      	mov	r2, r7
 800a9a0:	4628      	mov	r0, r5
 800a9a2:	47b0      	blx	r6
 800a9a4:	2800      	cmp	r0, #0
 800a9a6:	dc06      	bgt.n	800a9b6 <__sflush_r+0xfe>
 800a9a8:	89a3      	ldrh	r3, [r4, #12]
 800a9aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9ae:	81a3      	strh	r3, [r4, #12]
 800a9b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a9b4:	e78e      	b.n	800a8d4 <__sflush_r+0x1c>
 800a9b6:	4407      	add	r7, r0
 800a9b8:	eba8 0800 	sub.w	r8, r8, r0
 800a9bc:	e7e9      	b.n	800a992 <__sflush_r+0xda>
 800a9be:	bf00      	nop
 800a9c0:	dfbffffe 	.word	0xdfbffffe

0800a9c4 <_fflush_r>:
 800a9c4:	b538      	push	{r3, r4, r5, lr}
 800a9c6:	690b      	ldr	r3, [r1, #16]
 800a9c8:	4605      	mov	r5, r0
 800a9ca:	460c      	mov	r4, r1
 800a9cc:	b913      	cbnz	r3, 800a9d4 <_fflush_r+0x10>
 800a9ce:	2500      	movs	r5, #0
 800a9d0:	4628      	mov	r0, r5
 800a9d2:	bd38      	pop	{r3, r4, r5, pc}
 800a9d4:	b118      	cbz	r0, 800a9de <_fflush_r+0x1a>
 800a9d6:	6a03      	ldr	r3, [r0, #32]
 800a9d8:	b90b      	cbnz	r3, 800a9de <_fflush_r+0x1a>
 800a9da:	f7ff f9e9 	bl	8009db0 <__sinit>
 800a9de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d0f3      	beq.n	800a9ce <_fflush_r+0xa>
 800a9e6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a9e8:	07d0      	lsls	r0, r2, #31
 800a9ea:	d404      	bmi.n	800a9f6 <_fflush_r+0x32>
 800a9ec:	0599      	lsls	r1, r3, #22
 800a9ee:	d402      	bmi.n	800a9f6 <_fflush_r+0x32>
 800a9f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a9f2:	f7ff fa92 	bl	8009f1a <__retarget_lock_acquire_recursive>
 800a9f6:	4628      	mov	r0, r5
 800a9f8:	4621      	mov	r1, r4
 800a9fa:	f7ff ff5d 	bl	800a8b8 <__sflush_r>
 800a9fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa00:	07da      	lsls	r2, r3, #31
 800aa02:	4605      	mov	r5, r0
 800aa04:	d4e4      	bmi.n	800a9d0 <_fflush_r+0xc>
 800aa06:	89a3      	ldrh	r3, [r4, #12]
 800aa08:	059b      	lsls	r3, r3, #22
 800aa0a:	d4e1      	bmi.n	800a9d0 <_fflush_r+0xc>
 800aa0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa0e:	f7ff fa85 	bl	8009f1c <__retarget_lock_release_recursive>
 800aa12:	e7dd      	b.n	800a9d0 <_fflush_r+0xc>

0800aa14 <__malloc_lock>:
 800aa14:	4801      	ldr	r0, [pc, #4]	; (800aa1c <__malloc_lock+0x8>)
 800aa16:	f7ff ba80 	b.w	8009f1a <__retarget_lock_acquire_recursive>
 800aa1a:	bf00      	nop
 800aa1c:	200070e4 	.word	0x200070e4

0800aa20 <__malloc_unlock>:
 800aa20:	4801      	ldr	r0, [pc, #4]	; (800aa28 <__malloc_unlock+0x8>)
 800aa22:	f7ff ba7b 	b.w	8009f1c <__retarget_lock_release_recursive>
 800aa26:	bf00      	nop
 800aa28:	200070e4 	.word	0x200070e4

0800aa2c <__sread>:
 800aa2c:	b510      	push	{r4, lr}
 800aa2e:	460c      	mov	r4, r1
 800aa30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa34:	f000 f9c2 	bl	800adbc <_read_r>
 800aa38:	2800      	cmp	r0, #0
 800aa3a:	bfab      	itete	ge
 800aa3c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aa3e:	89a3      	ldrhlt	r3, [r4, #12]
 800aa40:	181b      	addge	r3, r3, r0
 800aa42:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aa46:	bfac      	ite	ge
 800aa48:	6563      	strge	r3, [r4, #84]	; 0x54
 800aa4a:	81a3      	strhlt	r3, [r4, #12]
 800aa4c:	bd10      	pop	{r4, pc}

0800aa4e <__swrite>:
 800aa4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa52:	461f      	mov	r7, r3
 800aa54:	898b      	ldrh	r3, [r1, #12]
 800aa56:	05db      	lsls	r3, r3, #23
 800aa58:	4605      	mov	r5, r0
 800aa5a:	460c      	mov	r4, r1
 800aa5c:	4616      	mov	r6, r2
 800aa5e:	d505      	bpl.n	800aa6c <__swrite+0x1e>
 800aa60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa64:	2302      	movs	r3, #2
 800aa66:	2200      	movs	r2, #0
 800aa68:	f000 f996 	bl	800ad98 <_lseek_r>
 800aa6c:	89a3      	ldrh	r3, [r4, #12]
 800aa6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa72:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aa76:	81a3      	strh	r3, [r4, #12]
 800aa78:	4632      	mov	r2, r6
 800aa7a:	463b      	mov	r3, r7
 800aa7c:	4628      	mov	r0, r5
 800aa7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa82:	f000 b9bd 	b.w	800ae00 <_write_r>

0800aa86 <__sseek>:
 800aa86:	b510      	push	{r4, lr}
 800aa88:	460c      	mov	r4, r1
 800aa8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa8e:	f000 f983 	bl	800ad98 <_lseek_r>
 800aa92:	1c43      	adds	r3, r0, #1
 800aa94:	89a3      	ldrh	r3, [r4, #12]
 800aa96:	bf15      	itete	ne
 800aa98:	6560      	strne	r0, [r4, #84]	; 0x54
 800aa9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aa9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aaa2:	81a3      	strheq	r3, [r4, #12]
 800aaa4:	bf18      	it	ne
 800aaa6:	81a3      	strhne	r3, [r4, #12]
 800aaa8:	bd10      	pop	{r4, pc}

0800aaaa <__sclose>:
 800aaaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaae:	f000 b941 	b.w	800ad34 <_close_r>

0800aab2 <_realloc_r>:
 800aab2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aab6:	4680      	mov	r8, r0
 800aab8:	4614      	mov	r4, r2
 800aaba:	460e      	mov	r6, r1
 800aabc:	b921      	cbnz	r1, 800aac8 <_realloc_r+0x16>
 800aabe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aac2:	4611      	mov	r1, r2
 800aac4:	f7ff bce8 	b.w	800a498 <_malloc_r>
 800aac8:	b92a      	cbnz	r2, 800aad6 <_realloc_r+0x24>
 800aaca:	f000 f9b9 	bl	800ae40 <_free_r>
 800aace:	4625      	mov	r5, r4
 800aad0:	4628      	mov	r0, r5
 800aad2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aad6:	f000 f9ff 	bl	800aed8 <_malloc_usable_size_r>
 800aada:	4284      	cmp	r4, r0
 800aadc:	4607      	mov	r7, r0
 800aade:	d802      	bhi.n	800aae6 <_realloc_r+0x34>
 800aae0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aae4:	d812      	bhi.n	800ab0c <_realloc_r+0x5a>
 800aae6:	4621      	mov	r1, r4
 800aae8:	4640      	mov	r0, r8
 800aaea:	f7ff fcd5 	bl	800a498 <_malloc_r>
 800aaee:	4605      	mov	r5, r0
 800aaf0:	2800      	cmp	r0, #0
 800aaf2:	d0ed      	beq.n	800aad0 <_realloc_r+0x1e>
 800aaf4:	42bc      	cmp	r4, r7
 800aaf6:	4622      	mov	r2, r4
 800aaf8:	4631      	mov	r1, r6
 800aafa:	bf28      	it	cs
 800aafc:	463a      	movcs	r2, r7
 800aafe:	f000 f991 	bl	800ae24 <memcpy>
 800ab02:	4631      	mov	r1, r6
 800ab04:	4640      	mov	r0, r8
 800ab06:	f000 f99b 	bl	800ae40 <_free_r>
 800ab0a:	e7e1      	b.n	800aad0 <_realloc_r+0x1e>
 800ab0c:	4635      	mov	r5, r6
 800ab0e:	e7df      	b.n	800aad0 <_realloc_r+0x1e>

0800ab10 <__swbuf_r>:
 800ab10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab12:	460e      	mov	r6, r1
 800ab14:	4614      	mov	r4, r2
 800ab16:	4605      	mov	r5, r0
 800ab18:	b118      	cbz	r0, 800ab22 <__swbuf_r+0x12>
 800ab1a:	6a03      	ldr	r3, [r0, #32]
 800ab1c:	b90b      	cbnz	r3, 800ab22 <__swbuf_r+0x12>
 800ab1e:	f7ff f947 	bl	8009db0 <__sinit>
 800ab22:	69a3      	ldr	r3, [r4, #24]
 800ab24:	60a3      	str	r3, [r4, #8]
 800ab26:	89a3      	ldrh	r3, [r4, #12]
 800ab28:	071a      	lsls	r2, r3, #28
 800ab2a:	d525      	bpl.n	800ab78 <__swbuf_r+0x68>
 800ab2c:	6923      	ldr	r3, [r4, #16]
 800ab2e:	b31b      	cbz	r3, 800ab78 <__swbuf_r+0x68>
 800ab30:	6823      	ldr	r3, [r4, #0]
 800ab32:	6922      	ldr	r2, [r4, #16]
 800ab34:	1a98      	subs	r0, r3, r2
 800ab36:	6963      	ldr	r3, [r4, #20]
 800ab38:	b2f6      	uxtb	r6, r6
 800ab3a:	4283      	cmp	r3, r0
 800ab3c:	4637      	mov	r7, r6
 800ab3e:	dc04      	bgt.n	800ab4a <__swbuf_r+0x3a>
 800ab40:	4621      	mov	r1, r4
 800ab42:	4628      	mov	r0, r5
 800ab44:	f7ff ff3e 	bl	800a9c4 <_fflush_r>
 800ab48:	b9e0      	cbnz	r0, 800ab84 <__swbuf_r+0x74>
 800ab4a:	68a3      	ldr	r3, [r4, #8]
 800ab4c:	3b01      	subs	r3, #1
 800ab4e:	60a3      	str	r3, [r4, #8]
 800ab50:	6823      	ldr	r3, [r4, #0]
 800ab52:	1c5a      	adds	r2, r3, #1
 800ab54:	6022      	str	r2, [r4, #0]
 800ab56:	701e      	strb	r6, [r3, #0]
 800ab58:	6962      	ldr	r2, [r4, #20]
 800ab5a:	1c43      	adds	r3, r0, #1
 800ab5c:	429a      	cmp	r2, r3
 800ab5e:	d004      	beq.n	800ab6a <__swbuf_r+0x5a>
 800ab60:	89a3      	ldrh	r3, [r4, #12]
 800ab62:	07db      	lsls	r3, r3, #31
 800ab64:	d506      	bpl.n	800ab74 <__swbuf_r+0x64>
 800ab66:	2e0a      	cmp	r6, #10
 800ab68:	d104      	bne.n	800ab74 <__swbuf_r+0x64>
 800ab6a:	4621      	mov	r1, r4
 800ab6c:	4628      	mov	r0, r5
 800ab6e:	f7ff ff29 	bl	800a9c4 <_fflush_r>
 800ab72:	b938      	cbnz	r0, 800ab84 <__swbuf_r+0x74>
 800ab74:	4638      	mov	r0, r7
 800ab76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab78:	4621      	mov	r1, r4
 800ab7a:	4628      	mov	r0, r5
 800ab7c:	f000 f806 	bl	800ab8c <__swsetup_r>
 800ab80:	2800      	cmp	r0, #0
 800ab82:	d0d5      	beq.n	800ab30 <__swbuf_r+0x20>
 800ab84:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800ab88:	e7f4      	b.n	800ab74 <__swbuf_r+0x64>
	...

0800ab8c <__swsetup_r>:
 800ab8c:	b538      	push	{r3, r4, r5, lr}
 800ab8e:	4b2a      	ldr	r3, [pc, #168]	; (800ac38 <__swsetup_r+0xac>)
 800ab90:	4605      	mov	r5, r0
 800ab92:	6818      	ldr	r0, [r3, #0]
 800ab94:	460c      	mov	r4, r1
 800ab96:	b118      	cbz	r0, 800aba0 <__swsetup_r+0x14>
 800ab98:	6a03      	ldr	r3, [r0, #32]
 800ab9a:	b90b      	cbnz	r3, 800aba0 <__swsetup_r+0x14>
 800ab9c:	f7ff f908 	bl	8009db0 <__sinit>
 800aba0:	89a3      	ldrh	r3, [r4, #12]
 800aba2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aba6:	0718      	lsls	r0, r3, #28
 800aba8:	d422      	bmi.n	800abf0 <__swsetup_r+0x64>
 800abaa:	06d9      	lsls	r1, r3, #27
 800abac:	d407      	bmi.n	800abbe <__swsetup_r+0x32>
 800abae:	2309      	movs	r3, #9
 800abb0:	602b      	str	r3, [r5, #0]
 800abb2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800abb6:	81a3      	strh	r3, [r4, #12]
 800abb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800abbc:	e034      	b.n	800ac28 <__swsetup_r+0x9c>
 800abbe:	0758      	lsls	r0, r3, #29
 800abc0:	d512      	bpl.n	800abe8 <__swsetup_r+0x5c>
 800abc2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800abc4:	b141      	cbz	r1, 800abd8 <__swsetup_r+0x4c>
 800abc6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800abca:	4299      	cmp	r1, r3
 800abcc:	d002      	beq.n	800abd4 <__swsetup_r+0x48>
 800abce:	4628      	mov	r0, r5
 800abd0:	f000 f936 	bl	800ae40 <_free_r>
 800abd4:	2300      	movs	r3, #0
 800abd6:	6363      	str	r3, [r4, #52]	; 0x34
 800abd8:	89a3      	ldrh	r3, [r4, #12]
 800abda:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800abde:	81a3      	strh	r3, [r4, #12]
 800abe0:	2300      	movs	r3, #0
 800abe2:	6063      	str	r3, [r4, #4]
 800abe4:	6923      	ldr	r3, [r4, #16]
 800abe6:	6023      	str	r3, [r4, #0]
 800abe8:	89a3      	ldrh	r3, [r4, #12]
 800abea:	f043 0308 	orr.w	r3, r3, #8
 800abee:	81a3      	strh	r3, [r4, #12]
 800abf0:	6923      	ldr	r3, [r4, #16]
 800abf2:	b94b      	cbnz	r3, 800ac08 <__swsetup_r+0x7c>
 800abf4:	89a3      	ldrh	r3, [r4, #12]
 800abf6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800abfa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800abfe:	d003      	beq.n	800ac08 <__swsetup_r+0x7c>
 800ac00:	4621      	mov	r1, r4
 800ac02:	4628      	mov	r0, r5
 800ac04:	f000 f840 	bl	800ac88 <__smakebuf_r>
 800ac08:	89a0      	ldrh	r0, [r4, #12]
 800ac0a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac0e:	f010 0301 	ands.w	r3, r0, #1
 800ac12:	d00a      	beq.n	800ac2a <__swsetup_r+0x9e>
 800ac14:	2300      	movs	r3, #0
 800ac16:	60a3      	str	r3, [r4, #8]
 800ac18:	6963      	ldr	r3, [r4, #20]
 800ac1a:	425b      	negs	r3, r3
 800ac1c:	61a3      	str	r3, [r4, #24]
 800ac1e:	6923      	ldr	r3, [r4, #16]
 800ac20:	b943      	cbnz	r3, 800ac34 <__swsetup_r+0xa8>
 800ac22:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ac26:	d1c4      	bne.n	800abb2 <__swsetup_r+0x26>
 800ac28:	bd38      	pop	{r3, r4, r5, pc}
 800ac2a:	0781      	lsls	r1, r0, #30
 800ac2c:	bf58      	it	pl
 800ac2e:	6963      	ldrpl	r3, [r4, #20]
 800ac30:	60a3      	str	r3, [r4, #8]
 800ac32:	e7f4      	b.n	800ac1e <__swsetup_r+0x92>
 800ac34:	2000      	movs	r0, #0
 800ac36:	e7f7      	b.n	800ac28 <__swsetup_r+0x9c>
 800ac38:	200000a4 	.word	0x200000a4

0800ac3c <__swhatbuf_r>:
 800ac3c:	b570      	push	{r4, r5, r6, lr}
 800ac3e:	460c      	mov	r4, r1
 800ac40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac44:	2900      	cmp	r1, #0
 800ac46:	b096      	sub	sp, #88	; 0x58
 800ac48:	4615      	mov	r5, r2
 800ac4a:	461e      	mov	r6, r3
 800ac4c:	da0d      	bge.n	800ac6a <__swhatbuf_r+0x2e>
 800ac4e:	89a3      	ldrh	r3, [r4, #12]
 800ac50:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ac54:	f04f 0100 	mov.w	r1, #0
 800ac58:	bf0c      	ite	eq
 800ac5a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ac5e:	2340      	movne	r3, #64	; 0x40
 800ac60:	2000      	movs	r0, #0
 800ac62:	6031      	str	r1, [r6, #0]
 800ac64:	602b      	str	r3, [r5, #0]
 800ac66:	b016      	add	sp, #88	; 0x58
 800ac68:	bd70      	pop	{r4, r5, r6, pc}
 800ac6a:	466a      	mov	r2, sp
 800ac6c:	f000 f872 	bl	800ad54 <_fstat_r>
 800ac70:	2800      	cmp	r0, #0
 800ac72:	dbec      	blt.n	800ac4e <__swhatbuf_r+0x12>
 800ac74:	9901      	ldr	r1, [sp, #4]
 800ac76:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ac7a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ac7e:	4259      	negs	r1, r3
 800ac80:	4159      	adcs	r1, r3
 800ac82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac86:	e7eb      	b.n	800ac60 <__swhatbuf_r+0x24>

0800ac88 <__smakebuf_r>:
 800ac88:	898b      	ldrh	r3, [r1, #12]
 800ac8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ac8c:	079d      	lsls	r5, r3, #30
 800ac8e:	4606      	mov	r6, r0
 800ac90:	460c      	mov	r4, r1
 800ac92:	d507      	bpl.n	800aca4 <__smakebuf_r+0x1c>
 800ac94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ac98:	6023      	str	r3, [r4, #0]
 800ac9a:	6123      	str	r3, [r4, #16]
 800ac9c:	2301      	movs	r3, #1
 800ac9e:	6163      	str	r3, [r4, #20]
 800aca0:	b002      	add	sp, #8
 800aca2:	bd70      	pop	{r4, r5, r6, pc}
 800aca4:	ab01      	add	r3, sp, #4
 800aca6:	466a      	mov	r2, sp
 800aca8:	f7ff ffc8 	bl	800ac3c <__swhatbuf_r>
 800acac:	9900      	ldr	r1, [sp, #0]
 800acae:	4605      	mov	r5, r0
 800acb0:	4630      	mov	r0, r6
 800acb2:	f7ff fbf1 	bl	800a498 <_malloc_r>
 800acb6:	b948      	cbnz	r0, 800accc <__smakebuf_r+0x44>
 800acb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acbc:	059a      	lsls	r2, r3, #22
 800acbe:	d4ef      	bmi.n	800aca0 <__smakebuf_r+0x18>
 800acc0:	f023 0303 	bic.w	r3, r3, #3
 800acc4:	f043 0302 	orr.w	r3, r3, #2
 800acc8:	81a3      	strh	r3, [r4, #12]
 800acca:	e7e3      	b.n	800ac94 <__smakebuf_r+0xc>
 800accc:	89a3      	ldrh	r3, [r4, #12]
 800acce:	6020      	str	r0, [r4, #0]
 800acd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800acd4:	81a3      	strh	r3, [r4, #12]
 800acd6:	9b00      	ldr	r3, [sp, #0]
 800acd8:	6163      	str	r3, [r4, #20]
 800acda:	9b01      	ldr	r3, [sp, #4]
 800acdc:	6120      	str	r0, [r4, #16]
 800acde:	b15b      	cbz	r3, 800acf8 <__smakebuf_r+0x70>
 800ace0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ace4:	4630      	mov	r0, r6
 800ace6:	f000 f847 	bl	800ad78 <_isatty_r>
 800acea:	b128      	cbz	r0, 800acf8 <__smakebuf_r+0x70>
 800acec:	89a3      	ldrh	r3, [r4, #12]
 800acee:	f023 0303 	bic.w	r3, r3, #3
 800acf2:	f043 0301 	orr.w	r3, r3, #1
 800acf6:	81a3      	strh	r3, [r4, #12]
 800acf8:	89a3      	ldrh	r3, [r4, #12]
 800acfa:	431d      	orrs	r5, r3
 800acfc:	81a5      	strh	r5, [r4, #12]
 800acfe:	e7cf      	b.n	800aca0 <__smakebuf_r+0x18>

0800ad00 <memmove>:
 800ad00:	4288      	cmp	r0, r1
 800ad02:	b510      	push	{r4, lr}
 800ad04:	eb01 0402 	add.w	r4, r1, r2
 800ad08:	d902      	bls.n	800ad10 <memmove+0x10>
 800ad0a:	4284      	cmp	r4, r0
 800ad0c:	4623      	mov	r3, r4
 800ad0e:	d807      	bhi.n	800ad20 <memmove+0x20>
 800ad10:	1e43      	subs	r3, r0, #1
 800ad12:	42a1      	cmp	r1, r4
 800ad14:	d008      	beq.n	800ad28 <memmove+0x28>
 800ad16:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad1e:	e7f8      	b.n	800ad12 <memmove+0x12>
 800ad20:	4402      	add	r2, r0
 800ad22:	4601      	mov	r1, r0
 800ad24:	428a      	cmp	r2, r1
 800ad26:	d100      	bne.n	800ad2a <memmove+0x2a>
 800ad28:	bd10      	pop	{r4, pc}
 800ad2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad32:	e7f7      	b.n	800ad24 <memmove+0x24>

0800ad34 <_close_r>:
 800ad34:	b538      	push	{r3, r4, r5, lr}
 800ad36:	4d06      	ldr	r5, [pc, #24]	; (800ad50 <_close_r+0x1c>)
 800ad38:	2300      	movs	r3, #0
 800ad3a:	4604      	mov	r4, r0
 800ad3c:	4608      	mov	r0, r1
 800ad3e:	602b      	str	r3, [r5, #0]
 800ad40:	f7f8 fa3d 	bl	80031be <_close>
 800ad44:	1c43      	adds	r3, r0, #1
 800ad46:	d102      	bne.n	800ad4e <_close_r+0x1a>
 800ad48:	682b      	ldr	r3, [r5, #0]
 800ad4a:	b103      	cbz	r3, 800ad4e <_close_r+0x1a>
 800ad4c:	6023      	str	r3, [r4, #0]
 800ad4e:	bd38      	pop	{r3, r4, r5, pc}
 800ad50:	200070f0 	.word	0x200070f0

0800ad54 <_fstat_r>:
 800ad54:	b538      	push	{r3, r4, r5, lr}
 800ad56:	4d07      	ldr	r5, [pc, #28]	; (800ad74 <_fstat_r+0x20>)
 800ad58:	2300      	movs	r3, #0
 800ad5a:	4604      	mov	r4, r0
 800ad5c:	4608      	mov	r0, r1
 800ad5e:	4611      	mov	r1, r2
 800ad60:	602b      	str	r3, [r5, #0]
 800ad62:	f7f8 fa38 	bl	80031d6 <_fstat>
 800ad66:	1c43      	adds	r3, r0, #1
 800ad68:	d102      	bne.n	800ad70 <_fstat_r+0x1c>
 800ad6a:	682b      	ldr	r3, [r5, #0]
 800ad6c:	b103      	cbz	r3, 800ad70 <_fstat_r+0x1c>
 800ad6e:	6023      	str	r3, [r4, #0]
 800ad70:	bd38      	pop	{r3, r4, r5, pc}
 800ad72:	bf00      	nop
 800ad74:	200070f0 	.word	0x200070f0

0800ad78 <_isatty_r>:
 800ad78:	b538      	push	{r3, r4, r5, lr}
 800ad7a:	4d06      	ldr	r5, [pc, #24]	; (800ad94 <_isatty_r+0x1c>)
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	4604      	mov	r4, r0
 800ad80:	4608      	mov	r0, r1
 800ad82:	602b      	str	r3, [r5, #0]
 800ad84:	f7f8 fa37 	bl	80031f6 <_isatty>
 800ad88:	1c43      	adds	r3, r0, #1
 800ad8a:	d102      	bne.n	800ad92 <_isatty_r+0x1a>
 800ad8c:	682b      	ldr	r3, [r5, #0]
 800ad8e:	b103      	cbz	r3, 800ad92 <_isatty_r+0x1a>
 800ad90:	6023      	str	r3, [r4, #0]
 800ad92:	bd38      	pop	{r3, r4, r5, pc}
 800ad94:	200070f0 	.word	0x200070f0

0800ad98 <_lseek_r>:
 800ad98:	b538      	push	{r3, r4, r5, lr}
 800ad9a:	4d07      	ldr	r5, [pc, #28]	; (800adb8 <_lseek_r+0x20>)
 800ad9c:	4604      	mov	r4, r0
 800ad9e:	4608      	mov	r0, r1
 800ada0:	4611      	mov	r1, r2
 800ada2:	2200      	movs	r2, #0
 800ada4:	602a      	str	r2, [r5, #0]
 800ada6:	461a      	mov	r2, r3
 800ada8:	f7f8 fa30 	bl	800320c <_lseek>
 800adac:	1c43      	adds	r3, r0, #1
 800adae:	d102      	bne.n	800adb6 <_lseek_r+0x1e>
 800adb0:	682b      	ldr	r3, [r5, #0]
 800adb2:	b103      	cbz	r3, 800adb6 <_lseek_r+0x1e>
 800adb4:	6023      	str	r3, [r4, #0]
 800adb6:	bd38      	pop	{r3, r4, r5, pc}
 800adb8:	200070f0 	.word	0x200070f0

0800adbc <_read_r>:
 800adbc:	b538      	push	{r3, r4, r5, lr}
 800adbe:	4d07      	ldr	r5, [pc, #28]	; (800addc <_read_r+0x20>)
 800adc0:	4604      	mov	r4, r0
 800adc2:	4608      	mov	r0, r1
 800adc4:	4611      	mov	r1, r2
 800adc6:	2200      	movs	r2, #0
 800adc8:	602a      	str	r2, [r5, #0]
 800adca:	461a      	mov	r2, r3
 800adcc:	f7f8 f9be 	bl	800314c <_read>
 800add0:	1c43      	adds	r3, r0, #1
 800add2:	d102      	bne.n	800adda <_read_r+0x1e>
 800add4:	682b      	ldr	r3, [r5, #0]
 800add6:	b103      	cbz	r3, 800adda <_read_r+0x1e>
 800add8:	6023      	str	r3, [r4, #0]
 800adda:	bd38      	pop	{r3, r4, r5, pc}
 800addc:	200070f0 	.word	0x200070f0

0800ade0 <_sbrk_r>:
 800ade0:	b538      	push	{r3, r4, r5, lr}
 800ade2:	4d06      	ldr	r5, [pc, #24]	; (800adfc <_sbrk_r+0x1c>)
 800ade4:	2300      	movs	r3, #0
 800ade6:	4604      	mov	r4, r0
 800ade8:	4608      	mov	r0, r1
 800adea:	602b      	str	r3, [r5, #0]
 800adec:	f7f8 fa1c 	bl	8003228 <_sbrk>
 800adf0:	1c43      	adds	r3, r0, #1
 800adf2:	d102      	bne.n	800adfa <_sbrk_r+0x1a>
 800adf4:	682b      	ldr	r3, [r5, #0]
 800adf6:	b103      	cbz	r3, 800adfa <_sbrk_r+0x1a>
 800adf8:	6023      	str	r3, [r4, #0]
 800adfa:	bd38      	pop	{r3, r4, r5, pc}
 800adfc:	200070f0 	.word	0x200070f0

0800ae00 <_write_r>:
 800ae00:	b538      	push	{r3, r4, r5, lr}
 800ae02:	4d07      	ldr	r5, [pc, #28]	; (800ae20 <_write_r+0x20>)
 800ae04:	4604      	mov	r4, r0
 800ae06:	4608      	mov	r0, r1
 800ae08:	4611      	mov	r1, r2
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	602a      	str	r2, [r5, #0]
 800ae0e:	461a      	mov	r2, r3
 800ae10:	f7f8 f9b9 	bl	8003186 <_write>
 800ae14:	1c43      	adds	r3, r0, #1
 800ae16:	d102      	bne.n	800ae1e <_write_r+0x1e>
 800ae18:	682b      	ldr	r3, [r5, #0]
 800ae1a:	b103      	cbz	r3, 800ae1e <_write_r+0x1e>
 800ae1c:	6023      	str	r3, [r4, #0]
 800ae1e:	bd38      	pop	{r3, r4, r5, pc}
 800ae20:	200070f0 	.word	0x200070f0

0800ae24 <memcpy>:
 800ae24:	440a      	add	r2, r1
 800ae26:	4291      	cmp	r1, r2
 800ae28:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800ae2c:	d100      	bne.n	800ae30 <memcpy+0xc>
 800ae2e:	4770      	bx	lr
 800ae30:	b510      	push	{r4, lr}
 800ae32:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae36:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae3a:	4291      	cmp	r1, r2
 800ae3c:	d1f9      	bne.n	800ae32 <memcpy+0xe>
 800ae3e:	bd10      	pop	{r4, pc}

0800ae40 <_free_r>:
 800ae40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ae42:	2900      	cmp	r1, #0
 800ae44:	d044      	beq.n	800aed0 <_free_r+0x90>
 800ae46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae4a:	9001      	str	r0, [sp, #4]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	f1a1 0404 	sub.w	r4, r1, #4
 800ae52:	bfb8      	it	lt
 800ae54:	18e4      	addlt	r4, r4, r3
 800ae56:	f7ff fddd 	bl	800aa14 <__malloc_lock>
 800ae5a:	4a1e      	ldr	r2, [pc, #120]	; (800aed4 <_free_r+0x94>)
 800ae5c:	9801      	ldr	r0, [sp, #4]
 800ae5e:	6813      	ldr	r3, [r2, #0]
 800ae60:	b933      	cbnz	r3, 800ae70 <_free_r+0x30>
 800ae62:	6063      	str	r3, [r4, #4]
 800ae64:	6014      	str	r4, [r2, #0]
 800ae66:	b003      	add	sp, #12
 800ae68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae6c:	f7ff bdd8 	b.w	800aa20 <__malloc_unlock>
 800ae70:	42a3      	cmp	r3, r4
 800ae72:	d908      	bls.n	800ae86 <_free_r+0x46>
 800ae74:	6825      	ldr	r5, [r4, #0]
 800ae76:	1961      	adds	r1, r4, r5
 800ae78:	428b      	cmp	r3, r1
 800ae7a:	bf01      	itttt	eq
 800ae7c:	6819      	ldreq	r1, [r3, #0]
 800ae7e:	685b      	ldreq	r3, [r3, #4]
 800ae80:	1949      	addeq	r1, r1, r5
 800ae82:	6021      	streq	r1, [r4, #0]
 800ae84:	e7ed      	b.n	800ae62 <_free_r+0x22>
 800ae86:	461a      	mov	r2, r3
 800ae88:	685b      	ldr	r3, [r3, #4]
 800ae8a:	b10b      	cbz	r3, 800ae90 <_free_r+0x50>
 800ae8c:	42a3      	cmp	r3, r4
 800ae8e:	d9fa      	bls.n	800ae86 <_free_r+0x46>
 800ae90:	6811      	ldr	r1, [r2, #0]
 800ae92:	1855      	adds	r5, r2, r1
 800ae94:	42a5      	cmp	r5, r4
 800ae96:	d10b      	bne.n	800aeb0 <_free_r+0x70>
 800ae98:	6824      	ldr	r4, [r4, #0]
 800ae9a:	4421      	add	r1, r4
 800ae9c:	1854      	adds	r4, r2, r1
 800ae9e:	42a3      	cmp	r3, r4
 800aea0:	6011      	str	r1, [r2, #0]
 800aea2:	d1e0      	bne.n	800ae66 <_free_r+0x26>
 800aea4:	681c      	ldr	r4, [r3, #0]
 800aea6:	685b      	ldr	r3, [r3, #4]
 800aea8:	6053      	str	r3, [r2, #4]
 800aeaa:	440c      	add	r4, r1
 800aeac:	6014      	str	r4, [r2, #0]
 800aeae:	e7da      	b.n	800ae66 <_free_r+0x26>
 800aeb0:	d902      	bls.n	800aeb8 <_free_r+0x78>
 800aeb2:	230c      	movs	r3, #12
 800aeb4:	6003      	str	r3, [r0, #0]
 800aeb6:	e7d6      	b.n	800ae66 <_free_r+0x26>
 800aeb8:	6825      	ldr	r5, [r4, #0]
 800aeba:	1961      	adds	r1, r4, r5
 800aebc:	428b      	cmp	r3, r1
 800aebe:	bf04      	itt	eq
 800aec0:	6819      	ldreq	r1, [r3, #0]
 800aec2:	685b      	ldreq	r3, [r3, #4]
 800aec4:	6063      	str	r3, [r4, #4]
 800aec6:	bf04      	itt	eq
 800aec8:	1949      	addeq	r1, r1, r5
 800aeca:	6021      	streq	r1, [r4, #0]
 800aecc:	6054      	str	r4, [r2, #4]
 800aece:	e7ca      	b.n	800ae66 <_free_r+0x26>
 800aed0:	b003      	add	sp, #12
 800aed2:	bd30      	pop	{r4, r5, pc}
 800aed4:	200070e8 	.word	0x200070e8

0800aed8 <_malloc_usable_size_r>:
 800aed8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aedc:	1f18      	subs	r0, r3, #4
 800aede:	2b00      	cmp	r3, #0
 800aee0:	bfbc      	itt	lt
 800aee2:	580b      	ldrlt	r3, [r1, r0]
 800aee4:	18c0      	addlt	r0, r0, r3
 800aee6:	4770      	bx	lr

0800aee8 <sqrt>:
 800aee8:	b538      	push	{r3, r4, r5, lr}
 800aeea:	ed2d 8b02 	vpush	{d8}
 800aeee:	ec55 4b10 	vmov	r4, r5, d0
 800aef2:	f000 f825 	bl	800af40 <__ieee754_sqrt>
 800aef6:	4622      	mov	r2, r4
 800aef8:	462b      	mov	r3, r5
 800aefa:	4620      	mov	r0, r4
 800aefc:	4629      	mov	r1, r5
 800aefe:	eeb0 8a40 	vmov.f32	s16, s0
 800af02:	eef0 8a60 	vmov.f32	s17, s1
 800af06:	f7f5 fe31 	bl	8000b6c <__aeabi_dcmpun>
 800af0a:	b990      	cbnz	r0, 800af32 <sqrt+0x4a>
 800af0c:	2200      	movs	r2, #0
 800af0e:	2300      	movs	r3, #0
 800af10:	4620      	mov	r0, r4
 800af12:	4629      	mov	r1, r5
 800af14:	f7f5 fe02 	bl	8000b1c <__aeabi_dcmplt>
 800af18:	b158      	cbz	r0, 800af32 <sqrt+0x4a>
 800af1a:	f7fe ffd3 	bl	8009ec4 <__errno>
 800af1e:	2321      	movs	r3, #33	; 0x21
 800af20:	6003      	str	r3, [r0, #0]
 800af22:	2200      	movs	r2, #0
 800af24:	2300      	movs	r3, #0
 800af26:	4610      	mov	r0, r2
 800af28:	4619      	mov	r1, r3
 800af2a:	f7f5 fcaf 	bl	800088c <__aeabi_ddiv>
 800af2e:	ec41 0b18 	vmov	d8, r0, r1
 800af32:	eeb0 0a48 	vmov.f32	s0, s16
 800af36:	eef0 0a68 	vmov.f32	s1, s17
 800af3a:	ecbd 8b02 	vpop	{d8}
 800af3e:	bd38      	pop	{r3, r4, r5, pc}

0800af40 <__ieee754_sqrt>:
 800af40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af44:	ec55 4b10 	vmov	r4, r5, d0
 800af48:	4e67      	ldr	r6, [pc, #412]	; (800b0e8 <__ieee754_sqrt+0x1a8>)
 800af4a:	43ae      	bics	r6, r5
 800af4c:	ee10 0a10 	vmov	r0, s0
 800af50:	ee10 2a10 	vmov	r2, s0
 800af54:	4629      	mov	r1, r5
 800af56:	462b      	mov	r3, r5
 800af58:	d10d      	bne.n	800af76 <__ieee754_sqrt+0x36>
 800af5a:	f7f5 fb6d 	bl	8000638 <__aeabi_dmul>
 800af5e:	4602      	mov	r2, r0
 800af60:	460b      	mov	r3, r1
 800af62:	4620      	mov	r0, r4
 800af64:	4629      	mov	r1, r5
 800af66:	f7f5 f9b1 	bl	80002cc <__adddf3>
 800af6a:	4604      	mov	r4, r0
 800af6c:	460d      	mov	r5, r1
 800af6e:	ec45 4b10 	vmov	d0, r4, r5
 800af72:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af76:	2d00      	cmp	r5, #0
 800af78:	dc0b      	bgt.n	800af92 <__ieee754_sqrt+0x52>
 800af7a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800af7e:	4326      	orrs	r6, r4
 800af80:	d0f5      	beq.n	800af6e <__ieee754_sqrt+0x2e>
 800af82:	b135      	cbz	r5, 800af92 <__ieee754_sqrt+0x52>
 800af84:	f7f5 f9a0 	bl	80002c8 <__aeabi_dsub>
 800af88:	4602      	mov	r2, r0
 800af8a:	460b      	mov	r3, r1
 800af8c:	f7f5 fc7e 	bl	800088c <__aeabi_ddiv>
 800af90:	e7eb      	b.n	800af6a <__ieee754_sqrt+0x2a>
 800af92:	1509      	asrs	r1, r1, #20
 800af94:	f000 808d 	beq.w	800b0b2 <__ieee754_sqrt+0x172>
 800af98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af9c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800afa0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800afa4:	07c9      	lsls	r1, r1, #31
 800afa6:	bf5c      	itt	pl
 800afa8:	005b      	lslpl	r3, r3, #1
 800afaa:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800afae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800afb2:	bf58      	it	pl
 800afb4:	0052      	lslpl	r2, r2, #1
 800afb6:	2500      	movs	r5, #0
 800afb8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800afbc:	1076      	asrs	r6, r6, #1
 800afbe:	0052      	lsls	r2, r2, #1
 800afc0:	f04f 0e16 	mov.w	lr, #22
 800afc4:	46ac      	mov	ip, r5
 800afc6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800afca:	eb0c 0001 	add.w	r0, ip, r1
 800afce:	4298      	cmp	r0, r3
 800afd0:	bfde      	ittt	le
 800afd2:	1a1b      	suble	r3, r3, r0
 800afd4:	eb00 0c01 	addle.w	ip, r0, r1
 800afd8:	186d      	addle	r5, r5, r1
 800afda:	005b      	lsls	r3, r3, #1
 800afdc:	f1be 0e01 	subs.w	lr, lr, #1
 800afe0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800afe4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800afe8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800afec:	d1ed      	bne.n	800afca <__ieee754_sqrt+0x8a>
 800afee:	4674      	mov	r4, lr
 800aff0:	2720      	movs	r7, #32
 800aff2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800aff6:	4563      	cmp	r3, ip
 800aff8:	eb01 000e 	add.w	r0, r1, lr
 800affc:	dc02      	bgt.n	800b004 <__ieee754_sqrt+0xc4>
 800affe:	d113      	bne.n	800b028 <__ieee754_sqrt+0xe8>
 800b000:	4290      	cmp	r0, r2
 800b002:	d811      	bhi.n	800b028 <__ieee754_sqrt+0xe8>
 800b004:	2800      	cmp	r0, #0
 800b006:	eb00 0e01 	add.w	lr, r0, r1
 800b00a:	da57      	bge.n	800b0bc <__ieee754_sqrt+0x17c>
 800b00c:	f1be 0f00 	cmp.w	lr, #0
 800b010:	db54      	blt.n	800b0bc <__ieee754_sqrt+0x17c>
 800b012:	f10c 0801 	add.w	r8, ip, #1
 800b016:	eba3 030c 	sub.w	r3, r3, ip
 800b01a:	4290      	cmp	r0, r2
 800b01c:	bf88      	it	hi
 800b01e:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 800b022:	1a12      	subs	r2, r2, r0
 800b024:	440c      	add	r4, r1
 800b026:	46c4      	mov	ip, r8
 800b028:	005b      	lsls	r3, r3, #1
 800b02a:	3f01      	subs	r7, #1
 800b02c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b030:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800b034:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b038:	d1dd      	bne.n	800aff6 <__ieee754_sqrt+0xb6>
 800b03a:	4313      	orrs	r3, r2
 800b03c:	d01b      	beq.n	800b076 <__ieee754_sqrt+0x136>
 800b03e:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800b0ec <__ieee754_sqrt+0x1ac>
 800b042:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800b0f0 <__ieee754_sqrt+0x1b0>
 800b046:	e9da 0100 	ldrd	r0, r1, [sl]
 800b04a:	e9db 2300 	ldrd	r2, r3, [fp]
 800b04e:	f7f5 f93b 	bl	80002c8 <__aeabi_dsub>
 800b052:	e9da 8900 	ldrd	r8, r9, [sl]
 800b056:	4602      	mov	r2, r0
 800b058:	460b      	mov	r3, r1
 800b05a:	4640      	mov	r0, r8
 800b05c:	4649      	mov	r1, r9
 800b05e:	f7f5 fd67 	bl	8000b30 <__aeabi_dcmple>
 800b062:	b140      	cbz	r0, 800b076 <__ieee754_sqrt+0x136>
 800b064:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800b068:	e9da 0100 	ldrd	r0, r1, [sl]
 800b06c:	e9db 2300 	ldrd	r2, r3, [fp]
 800b070:	d126      	bne.n	800b0c0 <__ieee754_sqrt+0x180>
 800b072:	3501      	adds	r5, #1
 800b074:	463c      	mov	r4, r7
 800b076:	106a      	asrs	r2, r5, #1
 800b078:	0863      	lsrs	r3, r4, #1
 800b07a:	07e9      	lsls	r1, r5, #31
 800b07c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800b080:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800b084:	bf48      	it	mi
 800b086:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800b08a:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800b08e:	461c      	mov	r4, r3
 800b090:	e76d      	b.n	800af6e <__ieee754_sqrt+0x2e>
 800b092:	0ad3      	lsrs	r3, r2, #11
 800b094:	3815      	subs	r0, #21
 800b096:	0552      	lsls	r2, r2, #21
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d0fa      	beq.n	800b092 <__ieee754_sqrt+0x152>
 800b09c:	02dc      	lsls	r4, r3, #11
 800b09e:	d50a      	bpl.n	800b0b6 <__ieee754_sqrt+0x176>
 800b0a0:	f1c1 0420 	rsb	r4, r1, #32
 800b0a4:	fa22 f404 	lsr.w	r4, r2, r4
 800b0a8:	1e4d      	subs	r5, r1, #1
 800b0aa:	408a      	lsls	r2, r1
 800b0ac:	4323      	orrs	r3, r4
 800b0ae:	1b41      	subs	r1, r0, r5
 800b0b0:	e772      	b.n	800af98 <__ieee754_sqrt+0x58>
 800b0b2:	4608      	mov	r0, r1
 800b0b4:	e7f0      	b.n	800b098 <__ieee754_sqrt+0x158>
 800b0b6:	005b      	lsls	r3, r3, #1
 800b0b8:	3101      	adds	r1, #1
 800b0ba:	e7ef      	b.n	800b09c <__ieee754_sqrt+0x15c>
 800b0bc:	46e0      	mov	r8, ip
 800b0be:	e7aa      	b.n	800b016 <__ieee754_sqrt+0xd6>
 800b0c0:	f7f5 f904 	bl	80002cc <__adddf3>
 800b0c4:	e9da 8900 	ldrd	r8, r9, [sl]
 800b0c8:	4602      	mov	r2, r0
 800b0ca:	460b      	mov	r3, r1
 800b0cc:	4640      	mov	r0, r8
 800b0ce:	4649      	mov	r1, r9
 800b0d0:	f7f5 fd24 	bl	8000b1c <__aeabi_dcmplt>
 800b0d4:	b120      	cbz	r0, 800b0e0 <__ieee754_sqrt+0x1a0>
 800b0d6:	1ca0      	adds	r0, r4, #2
 800b0d8:	bf08      	it	eq
 800b0da:	3501      	addeq	r5, #1
 800b0dc:	3402      	adds	r4, #2
 800b0de:	e7ca      	b.n	800b076 <__ieee754_sqrt+0x136>
 800b0e0:	3401      	adds	r4, #1
 800b0e2:	f024 0401 	bic.w	r4, r4, #1
 800b0e6:	e7c6      	b.n	800b076 <__ieee754_sqrt+0x136>
 800b0e8:	7ff00000 	.word	0x7ff00000
 800b0ec:	200000a8 	.word	0x200000a8
 800b0f0:	200000b0 	.word	0x200000b0

0800b0f4 <round>:
 800b0f4:	ec53 2b10 	vmov	r2, r3, d0
 800b0f8:	b570      	push	{r4, r5, r6, lr}
 800b0fa:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800b0fe:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 800b102:	2813      	cmp	r0, #19
 800b104:	ee10 5a10 	vmov	r5, s0
 800b108:	4619      	mov	r1, r3
 800b10a:	dc18      	bgt.n	800b13e <round+0x4a>
 800b10c:	2800      	cmp	r0, #0
 800b10e:	da09      	bge.n	800b124 <round+0x30>
 800b110:	3001      	adds	r0, #1
 800b112:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 800b116:	d103      	bne.n	800b120 <round+0x2c>
 800b118:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800b11c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800b120:	2300      	movs	r3, #0
 800b122:	e02a      	b.n	800b17a <round+0x86>
 800b124:	4c16      	ldr	r4, [pc, #88]	; (800b180 <round+0x8c>)
 800b126:	4104      	asrs	r4, r0
 800b128:	ea03 0604 	and.w	r6, r3, r4
 800b12c:	4316      	orrs	r6, r2
 800b12e:	d011      	beq.n	800b154 <round+0x60>
 800b130:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b134:	4103      	asrs	r3, r0
 800b136:	440b      	add	r3, r1
 800b138:	ea23 0104 	bic.w	r1, r3, r4
 800b13c:	e7f0      	b.n	800b120 <round+0x2c>
 800b13e:	2833      	cmp	r0, #51	; 0x33
 800b140:	dd0b      	ble.n	800b15a <round+0x66>
 800b142:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800b146:	d105      	bne.n	800b154 <round+0x60>
 800b148:	ee10 0a10 	vmov	r0, s0
 800b14c:	f7f5 f8be 	bl	80002cc <__adddf3>
 800b150:	4602      	mov	r2, r0
 800b152:	460b      	mov	r3, r1
 800b154:	ec43 2b10 	vmov	d0, r2, r3
 800b158:	bd70      	pop	{r4, r5, r6, pc}
 800b15a:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800b15e:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b162:	40f4      	lsrs	r4, r6
 800b164:	4214      	tst	r4, r2
 800b166:	d0f5      	beq.n	800b154 <round+0x60>
 800b168:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 800b16c:	2301      	movs	r3, #1
 800b16e:	4083      	lsls	r3, r0
 800b170:	195b      	adds	r3, r3, r5
 800b172:	bf28      	it	cs
 800b174:	3101      	addcs	r1, #1
 800b176:	ea23 0304 	bic.w	r3, r3, r4
 800b17a:	461a      	mov	r2, r3
 800b17c:	460b      	mov	r3, r1
 800b17e:	e7e9      	b.n	800b154 <round+0x60>
 800b180:	000fffff 	.word	0x000fffff

0800b184 <trunc>:
 800b184:	e92d 48d8 	stmdb	sp!, {r3, r4, r6, r7, fp, lr}
 800b188:	ec5c bb10 	vmov	fp, ip, d0
 800b18c:	f3cc 500a 	ubfx	r0, ip, #20, #11
 800b190:	f2a0 31ff 	subw	r1, r0, #1023	; 0x3ff
 800b194:	2913      	cmp	r1, #19
 800b196:	4664      	mov	r4, ip
 800b198:	dc11      	bgt.n	800b1be <trunc+0x3a>
 800b19a:	2900      	cmp	r1, #0
 800b19c:	bfa7      	ittee	ge
 800b19e:	4b15      	ldrge	r3, [pc, #84]	; (800b1f4 <trunc+0x70>)
 800b1a0:	fa43 f101 	asrge.w	r1, r3, r1
 800b1a4:	2200      	movlt	r2, #0
 800b1a6:	f00c 4300 	andlt.w	r3, ip, #2147483648	; 0x80000000
 800b1aa:	bfa4      	itt	ge
 800b1ac:	2200      	movge	r2, #0
 800b1ae:	ea01 030c 	andge.w	r3, r1, ip
 800b1b2:	4693      	mov	fp, r2
 800b1b4:	469c      	mov	ip, r3
 800b1b6:	ec4c bb10 	vmov	d0, fp, ip
 800b1ba:	e8bd 88d8 	ldmia.w	sp!, {r3, r4, r6, r7, fp, pc}
 800b1be:	2933      	cmp	r1, #51	; 0x33
 800b1c0:	dd0d      	ble.n	800b1de <trunc+0x5a>
 800b1c2:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b1c6:	d1f6      	bne.n	800b1b6 <trunc+0x32>
 800b1c8:	4663      	mov	r3, ip
 800b1ca:	ee10 2a10 	vmov	r2, s0
 800b1ce:	ee10 0a10 	vmov	r0, s0
 800b1d2:	4621      	mov	r1, r4
 800b1d4:	f7f5 f87a 	bl	80002cc <__adddf3>
 800b1d8:	4683      	mov	fp, r0
 800b1da:	468c      	mov	ip, r1
 800b1dc:	e7eb      	b.n	800b1b6 <trunc+0x32>
 800b1de:	f2a0 4013 	subw	r0, r0, #1043	; 0x413
 800b1e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b1e6:	40c3      	lsrs	r3, r0
 800b1e8:	ea2b 0603 	bic.w	r6, fp, r3
 800b1ec:	46b3      	mov	fp, r6
 800b1ee:	46a4      	mov	ip, r4
 800b1f0:	e7e1      	b.n	800b1b6 <trunc+0x32>
 800b1f2:	bf00      	nop
 800b1f4:	fff00000 	.word	0xfff00000

0800b1f8 <_init>:
 800b1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1fa:	bf00      	nop
 800b1fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1fe:	bc08      	pop	{r3}
 800b200:	469e      	mov	lr, r3
 800b202:	4770      	bx	lr

0800b204 <_fini>:
 800b204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b206:	bf00      	nop
 800b208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b20a:	bc08      	pop	{r3}
 800b20c:	469e      	mov	lr, r3
 800b20e:	4770      	bx	lr
