Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/41-openroad-repairantennas/1-diodeinsertion/tiny_tonegen.odb'…
Reading library file at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4

Units:                2000
Number of layers:     11
Number of macros:     229
Number of vias:       59
Number of viarulegen: 16

[INFO DRT-0150] Reading design.

Design:                   tiny_tonegen
Die area:                 ( 0 0 ) ( 320000 200000 )
Number of track patterns: 10
Number of DEF vias:       0
Number of components:     302
Number of terminals:      15
Number of snets:          2
Number of nets:           180

[INFO DRT-0167] List of default vias:
  Layer Via2
    default via: Via2_VH
  Layer Via3
    default via: Via3_HV
  Layer Via4
    default via: Via4_VH
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 76.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Poly2.
[INFO DRT-0024]   Complete CON.
[INFO DRT-0024]   Complete Metal1.
[INFO DRT-0024]   Complete Via1.
[INFO DRT-0024]   Complete Metal2.
[INFO DRT-0024]   Complete Via2.
[INFO DRT-0024]   Complete Metal3.
[INFO DRT-0024]   Complete Via3.
[INFO DRT-0024]   Complete Metal4.
[INFO DRT-0024]   Complete Via4.
[INFO DRT-0024]   Complete Metal5.
[INFO DRT-0033] Poly2 shape region query size = 0.
[INFO DRT-0033] CON shape region query size = 0.
[INFO DRT-0033] Metal1 shape region query size = 4950.
[INFO DRT-0033] Via1 shape region query size = 288.
[INFO DRT-0033] Metal2 shape region query size = 199.
[INFO DRT-0033] Via2 shape region query size = 288.
[INFO DRT-0033] Metal3 shape region query size = 198.
[INFO DRT-0033] Via3 shape region query size = 288.
[INFO DRT-0033] Metal4 shape region query size = 112.
[INFO DRT-0033] Via4 shape region query size = 0.
[INFO DRT-0033] Metal5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 233 pins.
[INFO DRT-0081]   Complete 70 unique inst patterns.
[INFO DRT-0084]   Complete 112 groups.
#scanned instances     = 302
#unique  instances     = 76
#stdCellGenAp          = 1483
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1245
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 520
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:00, memory = 143.00 (MB), peak = 143.00 (MB)

[INFO DRT-0157] Number of guides:     1172

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 19 STEP 16800 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 11 STEP 16800 ;
[INFO DRT-0028]   Complete Poly2.
[INFO DRT-0028]   Complete CON.
[INFO DRT-0028]   Complete Metal1.
[INFO DRT-0028]   Complete Via1.
[INFO DRT-0028]   Complete Metal2.
[INFO DRT-0028]   Complete Via2.
[INFO DRT-0028]   Complete Metal3.
[INFO DRT-0028]   Complete Via3.
[INFO DRT-0028]   Complete Metal4.
[INFO DRT-0028]   Complete Via4.
[INFO DRT-0028]   Complete Metal5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Poly2 (guide).
[INFO DRT-0035]   Complete CON (guide).
[INFO DRT-0035]   Complete Metal1 (guide).
[INFO DRT-0035]   Complete Via1 (guide).
[INFO DRT-0035]   Complete Metal2 (guide).
[INFO DRT-0035]   Complete Via2 (guide).
[INFO DRT-0035]   Complete Metal3 (guide).
[INFO DRT-0035]   Complete Via3 (guide).
[INFO DRT-0035]   Complete Metal4 (guide).
[INFO DRT-0035]   Complete Via4 (guide).
[INFO DRT-0035]   Complete Metal5 (guide).
[INFO DRT-0036] Poly2 guide region query size = 0.
[INFO DRT-0036] CON guide region query size = 0.
[INFO DRT-0036] Metal1 guide region query size = 436.
[INFO DRT-0036] Via1 guide region query size = 0.
[INFO DRT-0036] Metal2 guide region query size = 345.
[INFO DRT-0036] Via2 guide region query size = 0.
[INFO DRT-0036] Metal3 guide region query size = 169.
[INFO DRT-0036] Via3 guide region query size = 0.
[INFO DRT-0036] Metal4 guide region query size = 0.
[INFO DRT-0036] Via4 guide region query size = 0.
[INFO DRT-0036] Metal5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 345 vertical wires in 1 frboxes and 605 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 57 vertical wires in 1 frboxes and 59 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.20 (MB), peak = 146.20 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.20 (MB), peak = 146.20 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 152.30 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 151.11 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 155.11 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 155.36 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 158.94 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 162.69 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer      Metal2 Metal3
Metal Spacing        7      1
Short                4      0
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 431.33 (MB), peak = 473.31 (MB)
Total wire length = 4089 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 2061 um.
Total wire length on LAYER Metal3 = 2020 um.
Total wire length on LAYER Metal4 = 6 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 898.
Up-via summary (total 898):

--------------
  Poly2      0
 Metal1    530
 Metal2    366
 Metal3      2
 Metal4      0
--------------
           898


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 435.45 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 435.95 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 440.45 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 441.58 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 445.70 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 449.08 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      Metal2
Metal Spacing        2
Short                6
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 491.95 (MB), peak = 491.95 (MB)
Total wire length = 4049 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 2039 um.
Total wire length on LAYER Metal3 = 2005 um.
Total wire length on LAYER Metal4 = 5 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 905.
Up-via summary (total 905):

--------------
  Poly2      0
 Metal1    530
 Metal2    371
 Metal3      4
 Metal4      0
--------------
           905


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 491.95 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 491.95 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 491.95 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 491.95 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 496.33 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 496.33 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 496.33 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 496.33 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 496.33 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 496.70 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 441.71 (MB), peak = 496.70 (MB)
Total wire length = 4068 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 2063 um.
Total wire length on LAYER Metal3 = 2005 um.
Total wire length on LAYER Metal4 = 0 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 893.
Up-via summary (total 893):

--------------
  Poly2      0
 Metal1    530
 Metal2    363
 Metal3      0
 Metal4      0
--------------
           893


[INFO DRT-0198] Complete detail routing.
Total wire length = 4068 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 2063 um.
Total wire length on LAYER Metal3 = 2005 um.
Total wire length on LAYER Metal4 = 0 um.
Total wire length on LAYER Metal5 = 0 um.
Total number of vias = 893.
Up-via summary (total 893):

--------------
  Poly2      0
 Metal1    530
 Metal2    363
 Metal3      0
 Metal4      0
--------------
           893


[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 441.71 (MB), peak = 496.70 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Endcap cell                              46     201.96
  Tap cell                                 87     381.96
  Tie cell                                 10      87.81
  Clock buffer                              4     346.84
  Timing Repair Buffer                     17     263.42
  Inverter                                 25     219.52
  Sequential cell                          32    2399.35
  Multi-Input combinational cell           81    1767.14
  Total                                   302    5668.01
Writing OpenROAD database to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/43-openroad-detailedrouting/tiny_tonegen.odb'…
Writing netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/43-openroad-detailedrouting/tiny_tonegen.nl.v'…
Writing powered netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/43-openroad-detailedrouting/tiny_tonegen.pnl.v'…
Writing layout to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/43-openroad-detailedrouting/tiny_tonegen.def'…
Writing timing constraints to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/43-openroad-detailedrouting/tiny_tonegen.sdc'…
