#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr  8 11:22:59 2019
# Process ID: 2523
# Current directory: /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1
# Command line: vivado -log ZynqBF_2t_ip.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZynqBF_2t_ip.tcl
# Log file: /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/ZynqBF_2t_ip.vds
# Journal file: /home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ZynqBF_2t_ip.tcl -notrace
Command: synth_design -top ZynqBF_2t_ip -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-1540] The version limit for your license is '2018.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2537 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1313.973 ; gain = 87.961 ; free physical = 4880 ; free virtual = 14377
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip.vhd:63]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_axi_lite' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_axi_lite.vhd:22' bound to instance 'u_ZynqBF_2t_ip_axi_lite_inst' of component 'ZynqBF_2t_ip_axi_lite' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip.vhd:186]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_axi_lite' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_axi_lite.vhd:60]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_addr_decoder' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_addr_decoder.vhd:22' bound to instance 'u_ZynqBF_2t_ip_addr_decoder_inst' of component 'ZynqBF_2t_ip_addr_decoder' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_axi_lite.vhd:134]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_addr_decoder' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_addr_decoder.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element read_reg_ch2_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_addr_decoder.vhd:224]
WARNING: [Synth 8-6014] Unused sequential element read_reg_ch2_q_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_addr_decoder.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element read_reg_ch3_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_addr_decoder.vhd:262]
WARNING: [Synth 8-6014] Unused sequential element read_reg_ch3_q_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_addr_decoder.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_addr_decoder' (1#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_addr_decoder.vhd:46]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_axi_lite_module' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_axi_lite_module.vhd:22' bound to instance 'u_ZynqBF_2t_ip_axi_lite_module_inst' of component 'ZynqBF_2t_ip_axi_lite_module' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_axi_lite.vhd:156]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_axi_lite_module' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_axi_lite_module' (2#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_axi_lite' (3#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_axi_lite.vhd:60]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_dut' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_dut.vhd:22' bound to instance 'u_ZynqBF_2t_ip_dut_inst' of component 'ZynqBF_2t_ip_dut' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip.vhd:222]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_dut' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_dut.vhd:57]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_ZynqBF_2tx_fpga' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd:55' bound to instance 'u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga' of component 'ZynqBF_2t_ip_src_ZynqBF_2tx_fpga' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_dut.vhd:125]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_ZynqBF_2tx_fpga' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd:90]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_channel_estimator' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:23' bound to instance 'u_channel_estimator' of component 'ZynqBF_2t_ip_src_channel_estimator' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd:193]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_channel_estimator' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:58]
	Parameter NCHAN bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_correlators' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:51]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter NCORR bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:263]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:265]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:266]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:267]
	Parameter NDSP bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_rx_bram' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_bram.vhd:23' bound to instance 'u_rx_bram' of component 'ZynqBF_2t_ip_src_rx_bram' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:311]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_rx_bram' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_bram.vhd:42]
	Parameter NDSP bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'rx_ram_core' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/rx_ram_core_stub.v:6' bound to instance 'rxi_ram1' of component 'rx_ram_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_bram.vhd:104]
INFO: [Synth 8-638] synthesizing module 'rx_ram_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/rx_ram_core_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rx_ram_core' (4#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/rx_ram_core_stub.v:6]
INFO: [Synth 8-3491] module 'rx_ram_core' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/rx_ram_core_stub.v:6' bound to instance 'rxq_ram1' of component 'rx_ram_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_bram.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_d1_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_bram.vhd:167]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_d2_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_bram.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element rd_addr_d3_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_bram.vhd:169]
WARNING: [Synth 8-6014] Unused sequential element we_d1_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_bram.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_rx_bram' (5#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_bram.vhd:42]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_goldSeq' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq.vhd:23' bound to instance 'u_gs' of component 'ZynqBF_2t_ip_src_goldSeq' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:328]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_goldSeq' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq.vhd:40]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter N bound to: 5 - type: integer 
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_goldSeq_ram' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:23' bound to instance 'u_gs_ram_i' of component 'ZynqBF_2t_ip_src_goldSeq_ram' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gsram1' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/gsram1_stub.v:6' bound to instance 'u_gsram1' of component 'gsram1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:114]
INFO: [Synth 8-638] synthesizing module 'gsram1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/gsram1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gsram1' (6#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/gsram1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram' (7#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_goldSeq_ram' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:23' bound to instance 'u_gs_ram_i' of component 'ZynqBF_2t_ip_src_goldSeq_ram' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram__parameterized1' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'gsram2' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/gsram2_stub.v:6' bound to instance 'u_gsram2' of component 'gsram2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:123]
INFO: [Synth 8-638] synthesizing module 'gsram2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/gsram2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gsram2' (8#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/gsram2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram__parameterized1' (8#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_goldSeq_ram' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:23' bound to instance 'u_gs_ram_i' of component 'ZynqBF_2t_ip_src_goldSeq_ram' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram__parameterized3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'gsram3' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/gsram3_stub.v:6' bound to instance 'u_gsram3' of component 'gsram3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'gsram3' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/gsram3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gsram3' (9#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/gsram3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram__parameterized3' (9#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_goldSeq_ram' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:23' bound to instance 'u_gs_ram_i' of component 'ZynqBF_2t_ip_src_goldSeq_ram' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram__parameterized5' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'gsram4' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/gsram4_stub.v:6' bound to instance 'u_gsram4' of component 'gsram4' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:141]
INFO: [Synth 8-638] synthesizing module 'gsram4' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/gsram4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gsram4' (10#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/gsram4_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram__parameterized5' (10#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_goldSeq_ram' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:23' bound to instance 'u_gs_ram_i' of component 'ZynqBF_2t_ip_src_goldSeq_ram' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram__parameterized7' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter CHANNEL bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'gsram5' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/gsram5_stub.v:6' bound to instance 'u_gsram5' of component 'gsram5' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:150]
INFO: [Synth 8-638] synthesizing module 'gsram5' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/gsram5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gsram5' (11#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/realtime/gsram5_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_goldSeq_ram__parameterized7' (11#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq_ram.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_goldSeq' (12#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_goldSeq.vhd:40]
	Parameter NDSP bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_shift_rx' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_shift_rx.vhd:23' bound to instance 'u_shift_rxi' of component 'ZynqBF_2t_ip_src_shift_rx' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:340]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_shift_rx' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_shift_rx.vhd:36]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter NSHIFT bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_shift_rx.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_shift_rx' (13#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_shift_rx.vhd:36]
	Parameter NDSP bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_shift_rx' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_shift_rx.vhd:23' bound to instance 'u_shift_rxq' of component 'ZynqBF_2t_ip_src_shift_rx' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:349]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_rx_gs_mult' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult.vhd:31' bound to instance 'u_rx_gs_mult' of component 'ZynqBF_2t_ip_src_rx_gs_mult' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:358]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_rx_gs_mult' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult.vhd:50]
	Parameter N bound to: 5 - type: integer 
	Parameter NDSP bound to: 32 - type: integer 
	Parameter NSUM bound to: 4 - type: integer 
	Parameter NDSP bound to: 32 - type: integer 
	Parameter SCNT_END bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_rx_gs_mult_core' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:29' bound to instance 'rx_gs_mult_core_i' of component 'ZynqBF_2t_ip_src_rx_gs_mult_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult.vhd:110]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_rx_gs_mult_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:48]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter SCNT_END bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element sum_macc1_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element sum_macc2_i_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_rx_gs_mult_core' (14#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:48]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter SCNT_END bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_rx_gs_mult_core' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:29' bound to instance 'rx_gs_mult_core_i' of component 'ZynqBF_2t_ip_src_rx_gs_mult_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult.vhd:110]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter SCNT_END bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_rx_gs_mult_core' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:29' bound to instance 'rx_gs_mult_core_i' of component 'ZynqBF_2t_ip_src_rx_gs_mult_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult.vhd:110]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter SCNT_END bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_rx_gs_mult_core' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:29' bound to instance 'rx_gs_mult_core_i' of component 'ZynqBF_2t_ip_src_rx_gs_mult_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult.vhd:110]
	Parameter NDSP bound to: 32 - type: integer 
	Parameter SCNT_END bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_rx_gs_mult_core' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:29' bound to instance 'rx_gs_mult_core_i' of component 'ZynqBF_2t_ip_src_rx_gs_mult_core' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_rx_gs_mult' (15#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult.vhd:50]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_running_max' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_running_max.vhd:22' bound to instance 'u_running_max_i' of component 'ZynqBF_2t_ip_src_running_max' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:374]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_running_max' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_running_max.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_running_max' (16#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_running_max.vhd:35]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_running_max' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_running_max.vhd:22' bound to instance 'u_running_max_i' of component 'ZynqBF_2t_ip_src_running_max' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:374]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_running_max' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_running_max.vhd:22' bound to instance 'u_running_max_i' of component 'ZynqBF_2t_ip_src_running_max' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:374]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_running_max' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_running_max.vhd:22' bound to instance 'u_running_max_i' of component 'ZynqBF_2t_ip_src_running_max' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:374]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_running_max' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_running_max.vhd:22' bound to instance 'u_running_max_i' of component 'ZynqBF_2t_ip_src_running_max' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:374]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_ch_est2' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:23' bound to instance 'u_ch_est_i' of component 'ZynqBF_2t_ip_src_ch_est2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:387]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_ch_est2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:43]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_ch_est_mac' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est_mac.vhd:23' bound to instance 'ac_macc_inst' of component 'ZynqBF_2t_ip_src_ch_est_mac' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:129]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_ch_est_mac' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est_mac.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_ch_est_mac' (17#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est_mac.vhd:38]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_ch_est_mac' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est_mac.vhd:23' bound to instance 'ad_macc_inst' of component 'ZynqBF_2t_ip_src_ch_est_mac' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:155]
WARNING: [Synth 8-6014] Unused sequential element dp_count_dreg_reg[5] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element dp_count_dreg_reg[4] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:273]
WARNING: [Synth 8-6014] Unused sequential element dp_count_dreg_reg[3] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:273]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_ch_est2' (18#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:43]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_ch_est2' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:23' bound to instance 'u_ch_est_i' of component 'ZynqBF_2t_ip_src_ch_est2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:387]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_ch_est2' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:23' bound to instance 'u_ch_est_i' of component 'ZynqBF_2t_ip_src_ch_est2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:387]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_ch_est2' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:23' bound to instance 'u_ch_est_i' of component 'ZynqBF_2t_ip_src_ch_est2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:387]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_ch_est2' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ch_est2.vhd:23' bound to instance 'u_ch_est_i' of component 'ZynqBF_2t_ip_src_ch_est2' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:387]
WARNING: [Synth 8-2897] clock signal used as data [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:789]
WARNING: [Synth 8-2897] clock signal used as data [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:789]
WARNING: [Synth 8-2897] clock signal used as data [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:789]
WARNING: [Synth 8-2897] clock signal used as data [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:789]
WARNING: [Synth 8-6014] Unused sequential element ptrack_ind_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:553]
WARNING: [Synth 8-3848] Net index in module/entity ZynqBF_2t_ip_src_correlators does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:39]
WARNING: [Synth 8-3848] Net step in module/entity ZynqBF_2t_ip_src_correlators does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:40]
WARNING: [Synth 8-3848] Net peak_found in module/entity ZynqBF_2t_ip_src_correlators does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:41]
WARNING: [Synth 8-3848] Net est_val in module/entity ZynqBF_2t_ip_src_correlators does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:42]
WARNING: [Synth 8-3848] Net probe in module/entity ZynqBF_2t_ip_src_correlators does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_correlators' (19#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_correlators.vhd:51]
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_in_fifo' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_in_fifo.vhd:28' bound to instance 'u_in_fifo' of component 'ZynqBF_2t_ip_src_in_fifo' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:492]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_in_fifo' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_in_fifo.vhd:48]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter FIFO_SIZE bound to: 18Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'FIFO_DUALCLOCK_MACRO' declared at '/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:36' bound to instance 'u_rx_fifo' of component 'FIFO_DUALCLOCK_MACRO' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_in_fifo.vhd:77]
INFO: [Synth 8-638] synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO' [/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter FIFO_SIZE bound to: 18Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter SIM_MODE bound to: SAFE - type: string 
INFO: [Synth 8-113] binding component instance 'fifo_18_36_inst' to cell 'FIFO18_36' [/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:666]
INFO: [Synth 8-256] done synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO' (20#1) [/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_in_fifo' (21#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_in_fifo.vhd:48]
	Parameter NCHAN bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ZynqBF_2t_ip_src_sync_csi' declared at '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_sync_csi.vhd:29' bound to instance 'u_sync_csi' of component 'ZynqBF_2t_ip_src_sync_csi' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:552]
INFO: [Synth 8-638] synthesizing module 'ZynqBF_2t_ip_src_sync_csi' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_sync_csi.vhd:54]
	Parameter NCHAN bound to: 5 - type: integer 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000001001 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000000001001 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'FIFO_DUALCLOCK_MACRO' declared at '/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:36' bound to instance 'u_sync_fifo1' of component 'FIFO_DUALCLOCK_MACRO' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_sync_csi.vhd:90]
INFO: [Synth 8-638] synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO__parameterized0' [/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000000001001 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000001001 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000001001 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000000001001 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter SIM_MODE bound to: SAFE - type: string 
INFO: [Synth 8-113] binding component instance 'fifo_36_inst' to cell 'FIFO36' [/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:698]
INFO: [Synth 8-256] done synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO__parameterized0' (21#1) [/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000000001001 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000000001001 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'FIFO_DUALCLOCK_MACRO' declared at '/opt/Xilinx/Vivado/2017.4/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:36' bound to instance 'u_sync_fifo2' of component 'FIFO_DUALCLOCK_MACRO' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_sync_csi.vhd:115]
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_sync_csi.vhd:147]
INFO: [Synth 8-226] default block is never used [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_sync_csi.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_sync_csi' (22#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_sync_csi.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element peak_found_d1_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:581]
WARNING: [Synth 8-6014] Unused sequential element peak_found_d2_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:582]
WARNING: [Synth 8-6014] Unused sequential element peak_found_d3_reg was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:583]
WARNING: [Synth 8-3848] Net probe_xcorr1 in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:47]
WARNING: [Synth 8-3848] Net probe_xcorr2 in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:48]
WARNING: [Synth 8-3848] Net probe_state in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:49]
WARNING: [Synth 8-3848] Net probe_ch1i in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:50]
WARNING: [Synth 8-3848] Net probe_ch1q in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:51]
WARNING: [Synth 8-3848] Net probe_ch1r in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:52]
WARNING: [Synth 8-3848] Net probe in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:53]
WARNING: [Synth 8-3848] Net rst_en in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:300]
WARNING: [Synth 8-3848] Net est_en in module/entity ZynqBF_2t_ip_src_channel_estimator does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:302]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_channel_estimator' (23#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_channel_estimator.vhd:58]
WARNING: [Synth 8-3848] Net enb_1_128_1 in module/entity ZynqBF_2t_ip_src_ZynqBF_2tx_fpga does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd:148]
WARNING: [Synth 8-3848] Net enb_1_1_1 in module/entity ZynqBF_2t_ip_src_ZynqBF_2tx_fpga does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd:149]
WARNING: [Synth 8-3848] Net enb_1_128_0 in module/entity ZynqBF_2t_ip_src_ZynqBF_2tx_fpga does not have driver. [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_src_ZynqBF_2tx_fpga' (24#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_ZynqBF_2tx_fpga.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip_dut' (25#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_dut.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'ZynqBF_2t_ip' (26#1) [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip.vhd:63]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_running_max has unconnected port rst
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_rx_gs_mult has unconnected port en
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port index[14]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port index[13]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port index[12]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port index[11]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port index[10]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port index[9]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port index[8]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port index[7]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port index[6]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port index[5]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port index[4]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port index[3]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port index[2]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port index[1]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port index[0]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port step
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port peak_found
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port est_val
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[31]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[30]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[29]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[28]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[27]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[26]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[25]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[24]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[23]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[22]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[21]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[20]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[19]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[18]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[17]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[16]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[15]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[14]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[13]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[12]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[11]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[10]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[9]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[8]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[7]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[6]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[5]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[4]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[3]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[2]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[1]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port probe[0]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port rst
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_correlators has unconnected port est_en
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[31]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[30]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[29]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[28]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[27]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[26]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[25]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[24]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[23]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[22]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[21]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[20]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[19]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[18]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[17]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[16]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[15]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[14]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[13]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[12]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[11]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[10]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[9]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[8]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[7]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[6]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[5]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[4]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[3]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[2]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[1]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr1[0]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr2[31]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr2[30]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr2[29]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr2[28]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr2[27]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr2[26]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr2[25]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr2[24]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr2[23]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr2[22]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr2[21]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr2[20]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr2[19]
WARNING: [Synth 8-3331] design ZynqBF_2t_ip_src_channel_estimator has unconnected port probe_xcorr2[18]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1405.504 ; gain = 179.492 ; free physical = 4843 ; free virtual = 14344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1405.504 ; gain = 179.492 ; free physical = 4852 ; free virtual = 14353
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/dcp6/gsram1_in_context.xdc] for cell 'u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/gen_rams[1].u_gs_ram_i/gen_gs1.u_gsram1'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/dcp6/gsram1_in_context.xdc] for cell 'u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/gen_rams[1].u_gs_ram_i/gen_gs1.u_gsram1'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/dcp7/gsram2_in_context.xdc] for cell 'u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/gen_rams[2].u_gs_ram_i/gen_gs2.u_gsram2'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/dcp7/gsram2_in_context.xdc] for cell 'u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/gen_rams[2].u_gs_ram_i/gen_gs2.u_gsram2'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/dcp8/gsram3_in_context.xdc] for cell 'u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/gen_rams[3].u_gs_ram_i/gen_gs3.u_gsram3'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/dcp8/gsram3_in_context.xdc] for cell 'u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/gen_rams[3].u_gs_ram_i/gen_gs3.u_gsram3'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/dcp9/gsram4_in_context.xdc] for cell 'u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/gen_rams[4].u_gs_ram_i/gen_gs4.u_gsram4'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/dcp9/gsram4_in_context.xdc] for cell 'u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/gen_rams[4].u_gs_ram_i/gen_gs4.u_gsram4'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/dcp10/gsram5_in_context.xdc] for cell 'u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/gen_rams[5].u_gs_ram_i/gen_gs5.u_gsram5'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/dcp10/gsram5_in_context.xdc] for cell 'u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/gen_rams[5].u_gs_ram_i/gen_gs5.u_gsram5'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/dcp11/rx_ram_core_in_context.xdc] for cell 'u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_bram/rxi_ram1'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/dcp11/rx_ram_core_in_context.xdc] for cell 'u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_bram/rxi_ram1'
Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/dcp11/rx_ram_core_in_context.xdc] for cell 'u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_bram/rxq_ram1'
Finished Parsing XDC File [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/.Xil/Vivado-2523-jason-OptiPlex-9020/dcp11/rx_ram_core_in_context.xdc] for cell 'u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_bram/rxq_ram1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FIFO18_36 => FIFO18E1: 1 instances
  FIFO36 => FIFO36E1: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1949.152 ; gain = 0.000 ; free physical = 4298 ; free virtual = 13842
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1959.152 ; gain = 733.141 ; free physical = 4523 ; free virtual = 14067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1959.152 ; gain = 733.141 ; free physical = 4523 ; free virtual = 14067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/\gen_rams[1].u_gs_ram_i /\gen_gs1.u_gsram1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/\gen_rams[2].u_gs_ram_i /\gen_gs2.u_gsram2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/\gen_rams[3].u_gs_ram_i /\gen_gs3.u_gsram3 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/\gen_rams[4].u_gs_ram_i /\gen_gs4.u_gsram4 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_gs/\gen_rams[5].u_gs_ram_i /\gen_gs5.u_gsram5 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_bram/rxi_ram1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ZynqBF_2t_ip_dut_inst/u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga/u_channel_estimator/u_correlators/u_rx_bram/rxq_ram1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1959.152 ; gain = 733.141 ; free physical = 4525 ; free virtual = 14069
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "decode_sel_ch5_q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ch5_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ch4_q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ch4_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ch1_q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ch1_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ip_timestamp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_axi_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_BVALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_RVALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'macc2_b_reg[0][15:0]' into 'macc1_b_reg[0][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[1][15:0]' into 'macc1_b_reg[1][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[2][15:0]' into 'macc1_b_reg[2][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[3][15:0]' into 'macc1_b_reg[3][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[4][15:0]' into 'macc1_b_reg[4][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[5][15:0]' into 'macc1_b_reg[5][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[6][15:0]' into 'macc1_b_reg[6][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[7][15:0]' into 'macc1_b_reg[7][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[8][15:0]' into 'macc1_b_reg[8][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[9][15:0]' into 'macc1_b_reg[9][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[10][15:0]' into 'macc1_b_reg[10][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[11][15:0]' into 'macc1_b_reg[11][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[12][15:0]' into 'macc1_b_reg[12][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[13][15:0]' into 'macc1_b_reg[13][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[14][15:0]' into 'macc1_b_reg[14][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[15][15:0]' into 'macc1_b_reg[15][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[16][15:0]' into 'macc1_b_reg[16][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[17][15:0]' into 'macc1_b_reg[17][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[18][15:0]' into 'macc1_b_reg[18][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[19][15:0]' into 'macc1_b_reg[19][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[20][15:0]' into 'macc1_b_reg[20][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[21][15:0]' into 'macc1_b_reg[21][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[22][15:0]' into 'macc1_b_reg[22][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[23][15:0]' into 'macc1_b_reg[23][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[24][15:0]' into 'macc1_b_reg[24][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[25][15:0]' into 'macc1_b_reg[25][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[26][15:0]' into 'macc1_b_reg[26][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[27][15:0]' into 'macc1_b_reg[27][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[28][15:0]' into 'macc1_b_reg[28][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[29][15:0]' into 'macc1_b_reg[29][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[30][15:0]' into 'macc1_b_reg[30][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
INFO: [Synth 8-4471] merging register 'macc2_b_reg[31][15:0]' into 'macc1_b_reg[31][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[0] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[1] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[2] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[3] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[4] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[5] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[6] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[7] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[8] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[9] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[10] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[11] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[12] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[13] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[14] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[15] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[16] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[17] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[18] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[19] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[20] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[21] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[22] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[23] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[24] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[25] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[26] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[27] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[28] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[29] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[30] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc2_b_reg[31] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[0] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[1] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[2] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[3] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[4] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[5] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[6] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[7] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[8] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[9] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[10] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[11] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[12] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[13] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[14] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[15] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[16] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[17] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[18] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[19] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[20] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[21] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[22] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[23] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[24] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[25] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[26] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[27] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[28] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[29] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[30] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc1_m_reg[31] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:137]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[0] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[1] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[2] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[3] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[4] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[5] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[6] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[7] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[8] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[9] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[10] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[11] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[12] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[13] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[14] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[15] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[16] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[17] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element macc2_m_reg[18] was removed.  [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:138]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_reg' in module 'ZynqBF_2t_ip_src_rx_gs_mult'
INFO: [Synth 8-5544] ROM "mult_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sum_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_est_reg' in module 'ZynqBF_2t_ip_src_ch_est2'
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dp_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_ptrack_reg[0]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_ptrack_reg[1]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_ptrack_reg[2]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_ptrack_reg[3]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_ptrack_reg[4]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_main_reg[0]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_main_reg[1]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_main_reg[2]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_main_reg[3]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cs_main_reg[4]' in module 'ZynqBF_2t_ip_src_correlators'
INFO: [Synth 8-5546] ROM "pd_en_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_fifo" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_update" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ptrack_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_cnt[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_cnt[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_cnt[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_cnt[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_cnt[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ptrack_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ch_est_base_locked" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cs_main[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_main[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_main[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_main[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cs_main[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ch_est_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_est_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_est_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_est_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_est_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cs_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cs_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_i_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_i_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_i_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_i_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_i_reg[4]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1959.152 ; gain = 733.141 ; free physical = 4488 ; free virtual = 14032
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |ZynqBF_2t_ip_src_rx_bram__GB0           |           1|     18769|
|2     |ZynqBF_2t_ip_src_rx_bram__GB1           |           1|     18370|
|3     |ZynqBF_2t_ip_src_rx_bram__GB2           |           1|       512|
|4     |ZynqBF_2t_ip_src_shift_rx               |           2|     16384|
|5     |ZynqBF_2t_ip_src_rx_gs_mult_core        |           5|     31152|
|6     |ZynqBF_2t_ip_src_rx_gs_mult__GC0        |           1|       190|
|7     |ZynqBF_2t_ip_src_correlators__GC0       |           1|     20082|
|8     |ZynqBF_2t_ip_src_channel_estimator__GC0 |           1|      1733|
|9     |ZynqBF_2t_ip_src_ZynqBF_2tx_fpga__GC0   |           1|        69|
|10    |ZynqBF_2t_ip__GC0                       |           1|      1012|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     48 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 10    
	   2 Input     32 Bit       Adders := 25    
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 330   
	               32 Bit    Registers := 69    
	               16 Bit    Registers := 825   
	               15 Bit    Registers := 8     
	               12 Bit    Registers := 15    
	                8 Bit    Registers := 28    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 26    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 23    
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 64    
	   2 Input     15 Bit        Muxes := 13    
	   3 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 19    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 140   
	   3 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ZynqBF_2t_ip_src_rx_bram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 64    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 62    
	   2 Input     15 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_shift_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
Module ZynqBF_2t_ip_src_rx_gs_mult_core 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     48 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               48 Bit    Registers := 66    
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 67    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ZynqBF_2t_ip_src_rx_gs_mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ZynqBF_2t_ip_src_goldSeq_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 33    
Module ZynqBF_2t_ip_src_goldSeq_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 33    
Module ZynqBF_2t_ip_src_goldSeq_ram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 33    
Module ZynqBF_2t_ip_src_goldSeq_ram__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 33    
Module ZynqBF_2t_ip_src_goldSeq_ram__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 33    
Module ZynqBF_2t_ip_src_running_max__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_running_max__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_running_max__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_running_max__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_running_max 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est_mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est_mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ZynqBF_2t_ip_src_ch_est_mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est_mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ZynqBF_2t_ip_src_ch_est_mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est_mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ZynqBF_2t_ip_src_ch_est_mac__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est_mac__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ZynqBF_2t_ip_src_ch_est_mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est_mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ZynqBF_2t_ip_src_ch_est2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ZynqBF_2t_ip_src_correlators 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 165   
	               15 Bit    Registers := 8     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 12    
	   3 Input     15 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 8     
Module ZynqBF_2t_ip_src_in_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module ZynqBF_2t_ip_src_sync_csi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module ZynqBF_2t_ip_src_ZynqBF_2tx_fpga 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ZynqBF_2t_ip_addr_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 8     
Module ZynqBF_2t_ip_axi_lite_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "u_sync_csi/ch_i_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sync_csi/ch_i_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sync_csi/ch_i_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sync_csi/ch_i_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_sync_csi/ch_i_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/decode_sel_ch5_q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/decode_sel_ch5_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/decode_sel_ch4_q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/decode_sel_ch4_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/decode_sel_ch1_q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/decode_sel_ch1_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/decode_sel_ip_timestamp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/decode_sel_axi_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/strobe_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[0]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[1]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[2]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[3]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[4]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[5]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[6]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[7]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[8]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[9]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[10]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[11]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[12]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[13]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[14]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[15]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[16]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[17]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[18]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[19]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[20]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[21]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[22]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[23]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[24]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[25]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[26]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[27]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[28]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[29]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_wstate_reg[7]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_wstate_reg[6]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_wstate_reg[5]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_wstate_reg[4]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_wstate_reg[2]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_wstate_reg[3]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[6]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[7]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[5]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[4]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[3]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[2]' (FDR) to 'i_7/u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\u_ZynqBF_2t_ip_axi_lite_inst/u_ZynqBF_2t_ip_axi_lite_module_inst/axi_lite_rstate_reg[1] )
WARNING: [Synth 8-3917] design ZynqBF_2t_ip_src_rx_bram__GB0 has port P[9] driven by constant 0
WARNING: [Synth 8-3917] design ZynqBF_2t_ip_src_rx_bram__GB0 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design ZynqBF_2t_ip_src_rx_bram__GB0 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design ZynqBF_2t_ip_src_rx_bram__GB0 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design ZynqBF_2t_ip_src_rx_bram__GB0 has port P[0] driven by constant 0
INFO: [Synth 8-4471] merging register 'macc1_b_reg[0][15:0]' into 'macc1_b_reg[0][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[1][15:0]' into 'macc1_b_reg[1][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[2][15:0]' into 'macc1_b_reg[2][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[3][15:0]' into 'macc1_b_reg[3][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[4][15:0]' into 'macc1_b_reg[4][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[5][15:0]' into 'macc1_b_reg[5][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[6][15:0]' into 'macc1_b_reg[6][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[7][15:0]' into 'macc1_b_reg[7][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[8][15:0]' into 'macc1_b_reg[8][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[9][15:0]' into 'macc1_b_reg[9][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[10][15:0]' into 'macc1_b_reg[10][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[11][15:0]' into 'macc1_b_reg[11][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[12][15:0]' into 'macc1_b_reg[12][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[13][15:0]' into 'macc1_b_reg[13][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[14][15:0]' into 'macc1_b_reg[14][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[15][15:0]' into 'macc1_b_reg[15][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[16][15:0]' into 'macc1_b_reg[16][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[17][15:0]' into 'macc1_b_reg[17][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[18][15:0]' into 'macc1_b_reg[18][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[19][15:0]' into 'macc1_b_reg[19][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[20][15:0]' into 'macc1_b_reg[20][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[21][15:0]' into 'macc1_b_reg[21][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[22][15:0]' into 'macc1_b_reg[22][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[23][15:0]' into 'macc1_b_reg[23][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[24][15:0]' into 'macc1_b_reg[24][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[25][15:0]' into 'macc1_b_reg[25][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[26][15:0]' into 'macc1_b_reg[26][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[27][15:0]' into 'macc1_b_reg[27][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[28][15:0]' into 'macc1_b_reg[28][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[29][15:0]' into 'macc1_b_reg[29][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[30][15:0]' into 'macc1_b_reg[30][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'macc1_b_reg[31][15:0]' into 'macc1_b_reg[31][15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:116]
INFO: [Synth 8-4471] merging register 'scnt_d1_reg[15:0]' into 'scnt_d1_reg[15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:260]
INFO: [Synth 8-4471] merging register 'scnt_d2_reg[15:0]' into 'scnt_d2_reg[15:0]' [/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/hdl/vhdl/ZynqBF_2t_ip_src_rx_gs_mult_core.vhd:95]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP macc2_p_reg[0], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[0] is absorbed into DSP macc2_p_reg[0].
DSP Report: register macc2_a_reg[0] is absorbed into DSP macc2_p_reg[0].
DSP Report: register macc2_p_reg[0] is absorbed into DSP macc2_p_reg[0].
DSP Report: register macc2_m_reg[0] is absorbed into DSP macc2_p_reg[0].
DSP Report: operator macc2_p_reg[0]0 is absorbed into DSP macc2_p_reg[0].
DSP Report: operator macc2_m_reg[0]0 is absorbed into DSP macc2_p_reg[0].
DSP Report: Generating DSP macc2_p_reg[1], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[1] is absorbed into DSP macc2_p_reg[1].
DSP Report: register macc2_a_reg[1] is absorbed into DSP macc2_p_reg[1].
DSP Report: register macc2_p_reg[1] is absorbed into DSP macc2_p_reg[1].
DSP Report: register macc2_m_reg[1] is absorbed into DSP macc2_p_reg[1].
DSP Report: operator macc2_p_reg[1]0 is absorbed into DSP macc2_p_reg[1].
DSP Report: operator macc2_m_reg[1]0 is absorbed into DSP macc2_p_reg[1].
DSP Report: Generating DSP macc2_p_reg[2], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[2] is absorbed into DSP macc2_p_reg[2].
DSP Report: register macc2_a_reg[2] is absorbed into DSP macc2_p_reg[2].
DSP Report: register macc2_p_reg[2] is absorbed into DSP macc2_p_reg[2].
DSP Report: register macc2_m_reg[2] is absorbed into DSP macc2_p_reg[2].
DSP Report: operator macc2_p_reg[2]0 is absorbed into DSP macc2_p_reg[2].
DSP Report: operator macc2_m_reg[2]0 is absorbed into DSP macc2_p_reg[2].
DSP Report: Generating DSP macc2_p_reg[3], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[3] is absorbed into DSP macc2_p_reg[3].
DSP Report: register macc2_a_reg[3] is absorbed into DSP macc2_p_reg[3].
DSP Report: register macc2_p_reg[3] is absorbed into DSP macc2_p_reg[3].
DSP Report: register macc2_m_reg[3] is absorbed into DSP macc2_p_reg[3].
DSP Report: operator macc2_p_reg[3]0 is absorbed into DSP macc2_p_reg[3].
DSP Report: operator macc2_m_reg[3]0 is absorbed into DSP macc2_p_reg[3].
DSP Report: Generating DSP macc2_p_reg[4], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[4] is absorbed into DSP macc2_p_reg[4].
DSP Report: register macc2_a_reg[4] is absorbed into DSP macc2_p_reg[4].
DSP Report: register macc2_p_reg[4] is absorbed into DSP macc2_p_reg[4].
DSP Report: register macc2_m_reg[4] is absorbed into DSP macc2_p_reg[4].
DSP Report: operator macc2_p_reg[4]0 is absorbed into DSP macc2_p_reg[4].
DSP Report: operator macc2_m_reg[4]0 is absorbed into DSP macc2_p_reg[4].
DSP Report: Generating DSP macc2_p_reg[5], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[5] is absorbed into DSP macc2_p_reg[5].
DSP Report: register macc2_a_reg[5] is absorbed into DSP macc2_p_reg[5].
DSP Report: register macc2_p_reg[5] is absorbed into DSP macc2_p_reg[5].
DSP Report: register macc2_m_reg[5] is absorbed into DSP macc2_p_reg[5].
DSP Report: operator macc2_p_reg[5]0 is absorbed into DSP macc2_p_reg[5].
DSP Report: operator macc2_m_reg[5]0 is absorbed into DSP macc2_p_reg[5].
DSP Report: Generating DSP macc2_p_reg[6], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[6] is absorbed into DSP macc2_p_reg[6].
DSP Report: register macc2_a_reg[6] is absorbed into DSP macc2_p_reg[6].
DSP Report: register macc2_p_reg[6] is absorbed into DSP macc2_p_reg[6].
DSP Report: register macc2_m_reg[6] is absorbed into DSP macc2_p_reg[6].
DSP Report: operator macc2_p_reg[6]0 is absorbed into DSP macc2_p_reg[6].
DSP Report: operator macc2_m_reg[6]0 is absorbed into DSP macc2_p_reg[6].
DSP Report: Generating DSP macc2_p_reg[7], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[7] is absorbed into DSP macc2_p_reg[7].
DSP Report: register macc2_a_reg[7] is absorbed into DSP macc2_p_reg[7].
DSP Report: register macc2_p_reg[7] is absorbed into DSP macc2_p_reg[7].
DSP Report: register macc2_m_reg[7] is absorbed into DSP macc2_p_reg[7].
DSP Report: operator macc2_p_reg[7]0 is absorbed into DSP macc2_p_reg[7].
DSP Report: operator macc2_m_reg[7]0 is absorbed into DSP macc2_p_reg[7].
DSP Report: Generating DSP macc2_p_reg[8], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[8] is absorbed into DSP macc2_p_reg[8].
DSP Report: register macc2_a_reg[8] is absorbed into DSP macc2_p_reg[8].
DSP Report: register macc2_p_reg[8] is absorbed into DSP macc2_p_reg[8].
DSP Report: register macc2_m_reg[8] is absorbed into DSP macc2_p_reg[8].
DSP Report: operator macc2_p_reg[8]0 is absorbed into DSP macc2_p_reg[8].
DSP Report: operator macc2_m_reg[8]0 is absorbed into DSP macc2_p_reg[8].
DSP Report: Generating DSP macc2_p_reg[9], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[9] is absorbed into DSP macc2_p_reg[9].
DSP Report: register macc2_a_reg[9] is absorbed into DSP macc2_p_reg[9].
DSP Report: register macc2_p_reg[9] is absorbed into DSP macc2_p_reg[9].
DSP Report: register macc2_m_reg[9] is absorbed into DSP macc2_p_reg[9].
DSP Report: operator macc2_p_reg[9]0 is absorbed into DSP macc2_p_reg[9].
DSP Report: operator macc2_m_reg[9]0 is absorbed into DSP macc2_p_reg[9].
DSP Report: Generating DSP macc2_p_reg[10], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[10] is absorbed into DSP macc2_p_reg[10].
DSP Report: register macc2_a_reg[10] is absorbed into DSP macc2_p_reg[10].
DSP Report: register macc2_p_reg[10] is absorbed into DSP macc2_p_reg[10].
DSP Report: register macc2_m_reg[10] is absorbed into DSP macc2_p_reg[10].
DSP Report: operator macc2_p_reg[10]0 is absorbed into DSP macc2_p_reg[10].
DSP Report: operator macc2_m_reg[10]0 is absorbed into DSP macc2_p_reg[10].
DSP Report: Generating DSP macc2_p_reg[11], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[11] is absorbed into DSP macc2_p_reg[11].
DSP Report: register macc2_a_reg[11] is absorbed into DSP macc2_p_reg[11].
DSP Report: register macc2_p_reg[11] is absorbed into DSP macc2_p_reg[11].
DSP Report: register macc2_m_reg[11] is absorbed into DSP macc2_p_reg[11].
DSP Report: operator macc2_p_reg[11]0 is absorbed into DSP macc2_p_reg[11].
DSP Report: operator macc2_m_reg[11]0 is absorbed into DSP macc2_p_reg[11].
DSP Report: Generating DSP macc2_p_reg[12], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[12] is absorbed into DSP macc2_p_reg[12].
DSP Report: register macc2_a_reg[12] is absorbed into DSP macc2_p_reg[12].
DSP Report: register macc2_p_reg[12] is absorbed into DSP macc2_p_reg[12].
DSP Report: register macc2_m_reg[12] is absorbed into DSP macc2_p_reg[12].
DSP Report: operator macc2_p_reg[12]0 is absorbed into DSP macc2_p_reg[12].
DSP Report: operator macc2_m_reg[12]0 is absorbed into DSP macc2_p_reg[12].
DSP Report: Generating DSP macc2_p_reg[13], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[13] is absorbed into DSP macc2_p_reg[13].
DSP Report: register macc2_a_reg[13] is absorbed into DSP macc2_p_reg[13].
DSP Report: register macc2_p_reg[13] is absorbed into DSP macc2_p_reg[13].
DSP Report: register macc2_m_reg[13] is absorbed into DSP macc2_p_reg[13].
DSP Report: operator macc2_p_reg[13]0 is absorbed into DSP macc2_p_reg[13].
DSP Report: operator macc2_m_reg[13]0 is absorbed into DSP macc2_p_reg[13].
DSP Report: Generating DSP macc2_p_reg[14], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[14] is absorbed into DSP macc2_p_reg[14].
DSP Report: register macc2_a_reg[14] is absorbed into DSP macc2_p_reg[14].
DSP Report: register macc2_p_reg[14] is absorbed into DSP macc2_p_reg[14].
DSP Report: register macc2_m_reg[14] is absorbed into DSP macc2_p_reg[14].
DSP Report: operator macc2_p_reg[14]0 is absorbed into DSP macc2_p_reg[14].
DSP Report: operator macc2_m_reg[14]0 is absorbed into DSP macc2_p_reg[14].
DSP Report: Generating DSP macc2_p_reg[15], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[15] is absorbed into DSP macc2_p_reg[15].
DSP Report: register macc2_a_reg[15] is absorbed into DSP macc2_p_reg[15].
DSP Report: register macc2_p_reg[15] is absorbed into DSP macc2_p_reg[15].
DSP Report: register macc2_m_reg[15] is absorbed into DSP macc2_p_reg[15].
DSP Report: operator macc2_p_reg[15]0 is absorbed into DSP macc2_p_reg[15].
DSP Report: operator macc2_m_reg[15]0 is absorbed into DSP macc2_p_reg[15].
DSP Report: Generating DSP macc2_p_reg[16], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[16] is absorbed into DSP macc2_p_reg[16].
DSP Report: register macc2_a_reg[16] is absorbed into DSP macc2_p_reg[16].
DSP Report: register macc2_p_reg[16] is absorbed into DSP macc2_p_reg[16].
DSP Report: register macc2_m_reg[16] is absorbed into DSP macc2_p_reg[16].
DSP Report: operator macc2_p_reg[16]0 is absorbed into DSP macc2_p_reg[16].
DSP Report: operator macc2_m_reg[16]0 is absorbed into DSP macc2_p_reg[16].
DSP Report: Generating DSP macc2_p_reg[17], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[17] is absorbed into DSP macc2_p_reg[17].
DSP Report: register macc2_a_reg[17] is absorbed into DSP macc2_p_reg[17].
DSP Report: register macc2_p_reg[17] is absorbed into DSP macc2_p_reg[17].
DSP Report: register macc2_m_reg[17] is absorbed into DSP macc2_p_reg[17].
DSP Report: operator macc2_p_reg[17]0 is absorbed into DSP macc2_p_reg[17].
DSP Report: operator macc2_m_reg[17]0 is absorbed into DSP macc2_p_reg[17].
DSP Report: Generating DSP macc2_p_reg[18], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[18] is absorbed into DSP macc2_p_reg[18].
DSP Report: register macc2_a_reg[18] is absorbed into DSP macc2_p_reg[18].
DSP Report: register macc2_p_reg[18] is absorbed into DSP macc2_p_reg[18].
DSP Report: register macc2_m_reg[18] is absorbed into DSP macc2_p_reg[18].
DSP Report: operator macc2_p_reg[18]0 is absorbed into DSP macc2_p_reg[18].
DSP Report: operator macc2_m_reg[18]0 is absorbed into DSP macc2_p_reg[18].
DSP Report: Generating DSP macc2_p_reg[19], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[19] is absorbed into DSP macc2_p_reg[19].
DSP Report: register macc2_a_reg[19] is absorbed into DSP macc2_p_reg[19].
DSP Report: register macc2_p_reg[19] is absorbed into DSP macc2_p_reg[19].
DSP Report: register macc2_m_reg[19] is absorbed into DSP macc2_p_reg[19].
DSP Report: operator macc2_p_reg[19]0 is absorbed into DSP macc2_p_reg[19].
DSP Report: operator macc2_m_reg[19]0 is absorbed into DSP macc2_p_reg[19].
DSP Report: Generating DSP macc2_p_reg[20], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[20] is absorbed into DSP macc2_p_reg[20].
DSP Report: register macc2_a_reg[20] is absorbed into DSP macc2_p_reg[20].
DSP Report: register macc2_p_reg[20] is absorbed into DSP macc2_p_reg[20].
DSP Report: register macc2_m_reg[20] is absorbed into DSP macc2_p_reg[20].
DSP Report: operator macc2_p_reg[20]0 is absorbed into DSP macc2_p_reg[20].
DSP Report: operator macc2_m_reg[20]0 is absorbed into DSP macc2_p_reg[20].
DSP Report: Generating DSP macc2_p_reg[21], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[21] is absorbed into DSP macc2_p_reg[21].
DSP Report: register macc2_a_reg[21] is absorbed into DSP macc2_p_reg[21].
DSP Report: register macc2_p_reg[21] is absorbed into DSP macc2_p_reg[21].
DSP Report: register macc2_m_reg[21] is absorbed into DSP macc2_p_reg[21].
DSP Report: operator macc2_p_reg[21]0 is absorbed into DSP macc2_p_reg[21].
DSP Report: operator macc2_m_reg[21]0 is absorbed into DSP macc2_p_reg[21].
DSP Report: Generating DSP macc2_p_reg[22], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[22] is absorbed into DSP macc2_p_reg[22].
DSP Report: register macc2_a_reg[22] is absorbed into DSP macc2_p_reg[22].
DSP Report: register macc2_p_reg[22] is absorbed into DSP macc2_p_reg[22].
DSP Report: register macc2_m_reg[22] is absorbed into DSP macc2_p_reg[22].
DSP Report: operator macc2_p_reg[22]0 is absorbed into DSP macc2_p_reg[22].
DSP Report: operator macc2_m_reg[22]0 is absorbed into DSP macc2_p_reg[22].
DSP Report: Generating DSP macc2_p_reg[23], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[23] is absorbed into DSP macc2_p_reg[23].
DSP Report: register macc2_a_reg[23] is absorbed into DSP macc2_p_reg[23].
DSP Report: register macc2_p_reg[23] is absorbed into DSP macc2_p_reg[23].
DSP Report: register macc2_m_reg[23] is absorbed into DSP macc2_p_reg[23].
DSP Report: operator macc2_p_reg[23]0 is absorbed into DSP macc2_p_reg[23].
DSP Report: operator macc2_m_reg[23]0 is absorbed into DSP macc2_p_reg[23].
DSP Report: Generating DSP macc2_p_reg[24], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[24] is absorbed into DSP macc2_p_reg[24].
DSP Report: register macc2_a_reg[24] is absorbed into DSP macc2_p_reg[24].
DSP Report: register macc2_p_reg[24] is absorbed into DSP macc2_p_reg[24].
DSP Report: register macc2_m_reg[24] is absorbed into DSP macc2_p_reg[24].
DSP Report: operator macc2_p_reg[24]0 is absorbed into DSP macc2_p_reg[24].
DSP Report: operator macc2_m_reg[24]0 is absorbed into DSP macc2_p_reg[24].
DSP Report: Generating DSP macc2_p_reg[25], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[25] is absorbed into DSP macc2_p_reg[25].
DSP Report: register macc2_a_reg[25] is absorbed into DSP macc2_p_reg[25].
DSP Report: register macc2_p_reg[25] is absorbed into DSP macc2_p_reg[25].
DSP Report: register macc2_m_reg[25] is absorbed into DSP macc2_p_reg[25].
DSP Report: operator macc2_p_reg[25]0 is absorbed into DSP macc2_p_reg[25].
DSP Report: operator macc2_m_reg[25]0 is absorbed into DSP macc2_p_reg[25].
DSP Report: Generating DSP macc2_p_reg[26], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[26] is absorbed into DSP macc2_p_reg[26].
DSP Report: register macc2_a_reg[26] is absorbed into DSP macc2_p_reg[26].
DSP Report: register macc2_p_reg[26] is absorbed into DSP macc2_p_reg[26].
DSP Report: register macc2_m_reg[26] is absorbed into DSP macc2_p_reg[26].
DSP Report: operator macc2_p_reg[26]0 is absorbed into DSP macc2_p_reg[26].
DSP Report: operator macc2_m_reg[26]0 is absorbed into DSP macc2_p_reg[26].
DSP Report: Generating DSP macc2_p_reg[27], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[27] is absorbed into DSP macc2_p_reg[27].
DSP Report: register macc2_a_reg[27] is absorbed into DSP macc2_p_reg[27].
DSP Report: register macc2_p_reg[27] is absorbed into DSP macc2_p_reg[27].
DSP Report: register macc2_m_reg[27] is absorbed into DSP macc2_p_reg[27].
DSP Report: operator macc2_p_reg[27]0 is absorbed into DSP macc2_p_reg[27].
DSP Report: operator macc2_m_reg[27]0 is absorbed into DSP macc2_p_reg[27].
DSP Report: Generating DSP macc2_p_reg[28], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[28] is absorbed into DSP macc2_p_reg[28].
DSP Report: register macc2_a_reg[28] is absorbed into DSP macc2_p_reg[28].
DSP Report: register macc2_p_reg[28] is absorbed into DSP macc2_p_reg[28].
DSP Report: register macc2_m_reg[28] is absorbed into DSP macc2_p_reg[28].
DSP Report: operator macc2_p_reg[28]0 is absorbed into DSP macc2_p_reg[28].
DSP Report: operator macc2_m_reg[28]0 is absorbed into DSP macc2_p_reg[28].
DSP Report: Generating DSP macc2_p_reg[29], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[29] is absorbed into DSP macc2_p_reg[29].
DSP Report: register macc2_a_reg[29] is absorbed into DSP macc2_p_reg[29].
DSP Report: register macc2_p_reg[29] is absorbed into DSP macc2_p_reg[29].
DSP Report: register macc2_m_reg[29] is absorbed into DSP macc2_p_reg[29].
DSP Report: operator macc2_p_reg[29]0 is absorbed into DSP macc2_p_reg[29].
DSP Report: operator macc2_m_reg[29]0 is absorbed into DSP macc2_p_reg[29].
DSP Report: Generating DSP macc2_p_reg[30], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[30] is absorbed into DSP macc2_p_reg[30].
DSP Report: register macc2_a_reg[30] is absorbed into DSP macc2_p_reg[30].
DSP Report: register macc2_p_reg[30] is absorbed into DSP macc2_p_reg[30].
DSP Report: register macc2_m_reg[30] is absorbed into DSP macc2_p_reg[30].
DSP Report: operator macc2_p_reg[30]0 is absorbed into DSP macc2_p_reg[30].
DSP Report: operator macc2_m_reg[30]0 is absorbed into DSP macc2_p_reg[30].
DSP Report: Generating DSP macc2_p_reg[31], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[31] is absorbed into DSP macc2_p_reg[31].
DSP Report: register macc2_a_reg[31] is absorbed into DSP macc2_p_reg[31].
DSP Report: register macc2_p_reg[31] is absorbed into DSP macc2_p_reg[31].
DSP Report: register macc2_m_reg[31] is absorbed into DSP macc2_p_reg[31].
DSP Report: operator macc2_p_reg[31]0 is absorbed into DSP macc2_p_reg[31].
DSP Report: operator macc2_m_reg[31]0 is absorbed into DSP macc2_p_reg[31].
DSP Report: Generating DSP macc1_p_reg[0], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[0] is absorbed into DSP macc1_p_reg[0].
DSP Report: register macc1_a_reg[0] is absorbed into DSP macc1_p_reg[0].
DSP Report: register macc1_p_reg[0] is absorbed into DSP macc1_p_reg[0].
DSP Report: register macc1_m_reg[0] is absorbed into DSP macc1_p_reg[0].
DSP Report: operator macc1_p_reg[0]0 is absorbed into DSP macc1_p_reg[0].
DSP Report: operator macc1_m_reg[0]0 is absorbed into DSP macc1_p_reg[0].
DSP Report: Generating DSP macc1_p_reg[1], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[1] is absorbed into DSP macc1_p_reg[1].
DSP Report: register macc1_a_reg[1] is absorbed into DSP macc1_p_reg[1].
DSP Report: register macc1_p_reg[1] is absorbed into DSP macc1_p_reg[1].
DSP Report: register macc1_m_reg[1] is absorbed into DSP macc1_p_reg[1].
DSP Report: operator macc1_p_reg[1]0 is absorbed into DSP macc1_p_reg[1].
DSP Report: operator macc1_m_reg[1]0 is absorbed into DSP macc1_p_reg[1].
DSP Report: Generating DSP macc1_p_reg[2], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[2] is absorbed into DSP macc1_p_reg[2].
DSP Report: register macc1_a_reg[2] is absorbed into DSP macc1_p_reg[2].
DSP Report: register macc1_p_reg[2] is absorbed into DSP macc1_p_reg[2].
DSP Report: register macc1_m_reg[2] is absorbed into DSP macc1_p_reg[2].
DSP Report: operator macc1_p_reg[2]0 is absorbed into DSP macc1_p_reg[2].
DSP Report: operator macc1_m_reg[2]0 is absorbed into DSP macc1_p_reg[2].
DSP Report: Generating DSP macc1_p_reg[3], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[3] is absorbed into DSP macc1_p_reg[3].
DSP Report: register macc1_a_reg[3] is absorbed into DSP macc1_p_reg[3].
DSP Report: register macc1_p_reg[3] is absorbed into DSP macc1_p_reg[3].
DSP Report: register macc1_m_reg[3] is absorbed into DSP macc1_p_reg[3].
DSP Report: operator macc1_p_reg[3]0 is absorbed into DSP macc1_p_reg[3].
DSP Report: operator macc1_m_reg[3]0 is absorbed into DSP macc1_p_reg[3].
DSP Report: Generating DSP macc1_p_reg[4], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[4] is absorbed into DSP macc1_p_reg[4].
DSP Report: register macc1_a_reg[4] is absorbed into DSP macc1_p_reg[4].
DSP Report: register macc1_p_reg[4] is absorbed into DSP macc1_p_reg[4].
DSP Report: register macc1_m_reg[4] is absorbed into DSP macc1_p_reg[4].
DSP Report: operator macc1_p_reg[4]0 is absorbed into DSP macc1_p_reg[4].
DSP Report: operator macc1_m_reg[4]0 is absorbed into DSP macc1_p_reg[4].
DSP Report: Generating DSP macc1_p_reg[5], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[5] is absorbed into DSP macc1_p_reg[5].
DSP Report: register macc1_a_reg[5] is absorbed into DSP macc1_p_reg[5].
DSP Report: register macc1_p_reg[5] is absorbed into DSP macc1_p_reg[5].
DSP Report: register macc1_m_reg[5] is absorbed into DSP macc1_p_reg[5].
DSP Report: operator macc1_p_reg[5]0 is absorbed into DSP macc1_p_reg[5].
DSP Report: operator macc1_m_reg[5]0 is absorbed into DSP macc1_p_reg[5].
DSP Report: Generating DSP macc1_p_reg[6], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[6] is absorbed into DSP macc1_p_reg[6].
DSP Report: register macc1_a_reg[6] is absorbed into DSP macc1_p_reg[6].
DSP Report: register macc1_p_reg[6] is absorbed into DSP macc1_p_reg[6].
DSP Report: register macc1_m_reg[6] is absorbed into DSP macc1_p_reg[6].
DSP Report: operator macc1_p_reg[6]0 is absorbed into DSP macc1_p_reg[6].
DSP Report: operator macc1_m_reg[6]0 is absorbed into DSP macc1_p_reg[6].
DSP Report: Generating DSP macc1_p_reg[7], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[7] is absorbed into DSP macc1_p_reg[7].
DSP Report: register macc1_a_reg[7] is absorbed into DSP macc1_p_reg[7].
DSP Report: register macc1_p_reg[7] is absorbed into DSP macc1_p_reg[7].
DSP Report: register macc1_m_reg[7] is absorbed into DSP macc1_p_reg[7].
DSP Report: operator macc1_p_reg[7]0 is absorbed into DSP macc1_p_reg[7].
DSP Report: operator macc1_m_reg[7]0 is absorbed into DSP macc1_p_reg[7].
DSP Report: Generating DSP macc1_p_reg[8], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[8] is absorbed into DSP macc1_p_reg[8].
DSP Report: register macc1_a_reg[8] is absorbed into DSP macc1_p_reg[8].
DSP Report: register macc1_p_reg[8] is absorbed into DSP macc1_p_reg[8].
DSP Report: register macc1_m_reg[8] is absorbed into DSP macc1_p_reg[8].
DSP Report: operator macc1_p_reg[8]0 is absorbed into DSP macc1_p_reg[8].
DSP Report: operator macc1_m_reg[8]0 is absorbed into DSP macc1_p_reg[8].
DSP Report: Generating DSP macc1_p_reg[9], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[9] is absorbed into DSP macc1_p_reg[9].
DSP Report: register macc1_a_reg[9] is absorbed into DSP macc1_p_reg[9].
DSP Report: register macc1_p_reg[9] is absorbed into DSP macc1_p_reg[9].
DSP Report: register macc1_m_reg[9] is absorbed into DSP macc1_p_reg[9].
DSP Report: operator macc1_p_reg[9]0 is absorbed into DSP macc1_p_reg[9].
DSP Report: operator macc1_m_reg[9]0 is absorbed into DSP macc1_p_reg[9].
DSP Report: Generating DSP macc1_p_reg[10], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[10] is absorbed into DSP macc1_p_reg[10].
DSP Report: register macc1_a_reg[10] is absorbed into DSP macc1_p_reg[10].
DSP Report: register macc1_p_reg[10] is absorbed into DSP macc1_p_reg[10].
DSP Report: register macc1_m_reg[10] is absorbed into DSP macc1_p_reg[10].
DSP Report: operator macc1_p_reg[10]0 is absorbed into DSP macc1_p_reg[10].
DSP Report: operator macc1_m_reg[10]0 is absorbed into DSP macc1_p_reg[10].
DSP Report: Generating DSP macc1_p_reg[11], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[11] is absorbed into DSP macc1_p_reg[11].
DSP Report: register macc1_a_reg[11] is absorbed into DSP macc1_p_reg[11].
DSP Report: register macc1_p_reg[11] is absorbed into DSP macc1_p_reg[11].
DSP Report: register macc1_m_reg[11] is absorbed into DSP macc1_p_reg[11].
DSP Report: operator macc1_p_reg[11]0 is absorbed into DSP macc1_p_reg[11].
DSP Report: operator macc1_m_reg[11]0 is absorbed into DSP macc1_p_reg[11].
DSP Report: Generating DSP macc1_p_reg[12], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[12] is absorbed into DSP macc1_p_reg[12].
DSP Report: register macc1_a_reg[12] is absorbed into DSP macc1_p_reg[12].
DSP Report: register macc1_p_reg[12] is absorbed into DSP macc1_p_reg[12].
DSP Report: register macc1_m_reg[12] is absorbed into DSP macc1_p_reg[12].
DSP Report: operator macc1_p_reg[12]0 is absorbed into DSP macc1_p_reg[12].
DSP Report: operator macc1_m_reg[12]0 is absorbed into DSP macc1_p_reg[12].
DSP Report: Generating DSP macc1_p_reg[13], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[13] is absorbed into DSP macc1_p_reg[13].
DSP Report: register macc1_a_reg[13] is absorbed into DSP macc1_p_reg[13].
DSP Report: register macc1_p_reg[13] is absorbed into DSP macc1_p_reg[13].
DSP Report: register macc1_m_reg[13] is absorbed into DSP macc1_p_reg[13].
DSP Report: operator macc1_p_reg[13]0 is absorbed into DSP macc1_p_reg[13].
DSP Report: operator macc1_m_reg[13]0 is absorbed into DSP macc1_p_reg[13].
DSP Report: Generating DSP macc1_p_reg[14], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[14] is absorbed into DSP macc1_p_reg[14].
DSP Report: register macc1_a_reg[14] is absorbed into DSP macc1_p_reg[14].
DSP Report: register macc1_p_reg[14] is absorbed into DSP macc1_p_reg[14].
DSP Report: register macc1_m_reg[14] is absorbed into DSP macc1_p_reg[14].
DSP Report: operator macc1_p_reg[14]0 is absorbed into DSP macc1_p_reg[14].
DSP Report: operator macc1_m_reg[14]0 is absorbed into DSP macc1_p_reg[14].
DSP Report: Generating DSP macc1_p_reg[15], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[15] is absorbed into DSP macc1_p_reg[15].
DSP Report: register macc1_a_reg[15] is absorbed into DSP macc1_p_reg[15].
DSP Report: register macc1_p_reg[15] is absorbed into DSP macc1_p_reg[15].
DSP Report: register macc1_m_reg[15] is absorbed into DSP macc1_p_reg[15].
DSP Report: operator macc1_p_reg[15]0 is absorbed into DSP macc1_p_reg[15].
DSP Report: operator macc1_m_reg[15]0 is absorbed into DSP macc1_p_reg[15].
DSP Report: Generating DSP macc1_p_reg[16], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[16] is absorbed into DSP macc1_p_reg[16].
DSP Report: register macc1_a_reg[16] is absorbed into DSP macc1_p_reg[16].
DSP Report: register macc1_p_reg[16] is absorbed into DSP macc1_p_reg[16].
DSP Report: register macc1_m_reg[16] is absorbed into DSP macc1_p_reg[16].
DSP Report: operator macc1_p_reg[16]0 is absorbed into DSP macc1_p_reg[16].
DSP Report: operator macc1_m_reg[16]0 is absorbed into DSP macc1_p_reg[16].
DSP Report: Generating DSP macc1_p_reg[17], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[17] is absorbed into DSP macc1_p_reg[17].
DSP Report: register macc1_a_reg[17] is absorbed into DSP macc1_p_reg[17].
DSP Report: register macc1_p_reg[17] is absorbed into DSP macc1_p_reg[17].
DSP Report: register macc1_m_reg[17] is absorbed into DSP macc1_p_reg[17].
DSP Report: operator macc1_p_reg[17]0 is absorbed into DSP macc1_p_reg[17].
DSP Report: operator macc1_m_reg[17]0 is absorbed into DSP macc1_p_reg[17].
DSP Report: Generating DSP macc1_p_reg[18], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[18] is absorbed into DSP macc1_p_reg[18].
DSP Report: register macc1_a_reg[18] is absorbed into DSP macc1_p_reg[18].
DSP Report: register macc1_p_reg[18] is absorbed into DSP macc1_p_reg[18].
DSP Report: register macc1_m_reg[18] is absorbed into DSP macc1_p_reg[18].
DSP Report: operator macc1_p_reg[18]0 is absorbed into DSP macc1_p_reg[18].
DSP Report: operator macc1_m_reg[18]0 is absorbed into DSP macc1_p_reg[18].
DSP Report: Generating DSP macc1_p_reg[19], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[19] is absorbed into DSP macc1_p_reg[19].
DSP Report: register macc1_a_reg[19] is absorbed into DSP macc1_p_reg[19].
DSP Report: register macc1_p_reg[19] is absorbed into DSP macc1_p_reg[19].
DSP Report: register macc1_m_reg[19] is absorbed into DSP macc1_p_reg[19].
DSP Report: operator macc1_p_reg[19]0 is absorbed into DSP macc1_p_reg[19].
DSP Report: operator macc1_m_reg[19]0 is absorbed into DSP macc1_p_reg[19].
DSP Report: Generating DSP macc1_p_reg[20], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[20] is absorbed into DSP macc1_p_reg[20].
DSP Report: register macc1_a_reg[20] is absorbed into DSP macc1_p_reg[20].
DSP Report: register macc1_p_reg[20] is absorbed into DSP macc1_p_reg[20].
DSP Report: register macc1_m_reg[20] is absorbed into DSP macc1_p_reg[20].
DSP Report: operator macc1_p_reg[20]0 is absorbed into DSP macc1_p_reg[20].
DSP Report: operator macc1_m_reg[20]0 is absorbed into DSP macc1_p_reg[20].
DSP Report: Generating DSP macc1_p_reg[21], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[21] is absorbed into DSP macc1_p_reg[21].
DSP Report: register macc1_a_reg[21] is absorbed into DSP macc1_p_reg[21].
DSP Report: register macc1_p_reg[21] is absorbed into DSP macc1_p_reg[21].
DSP Report: register macc1_m_reg[21] is absorbed into DSP macc1_p_reg[21].
DSP Report: operator macc1_p_reg[21]0 is absorbed into DSP macc1_p_reg[21].
DSP Report: operator macc1_m_reg[21]0 is absorbed into DSP macc1_p_reg[21].
DSP Report: Generating DSP macc1_p_reg[22], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[22] is absorbed into DSP macc1_p_reg[22].
DSP Report: register macc1_a_reg[22] is absorbed into DSP macc1_p_reg[22].
DSP Report: register macc1_p_reg[22] is absorbed into DSP macc1_p_reg[22].
DSP Report: register macc1_m_reg[22] is absorbed into DSP macc1_p_reg[22].
DSP Report: operator macc1_p_reg[22]0 is absorbed into DSP macc1_p_reg[22].
DSP Report: operator macc1_m_reg[22]0 is absorbed into DSP macc1_p_reg[22].
DSP Report: Generating DSP macc1_p_reg[23], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[23] is absorbed into DSP macc1_p_reg[23].
DSP Report: register macc1_a_reg[23] is absorbed into DSP macc1_p_reg[23].
DSP Report: register macc1_p_reg[23] is absorbed into DSP macc1_p_reg[23].
DSP Report: register macc1_m_reg[23] is absorbed into DSP macc1_p_reg[23].
DSP Report: operator macc1_p_reg[23]0 is absorbed into DSP macc1_p_reg[23].
DSP Report: operator macc1_m_reg[23]0 is absorbed into DSP macc1_p_reg[23].
DSP Report: Generating DSP macc1_p_reg[24], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[24] is absorbed into DSP macc1_p_reg[24].
DSP Report: register macc1_a_reg[24] is absorbed into DSP macc1_p_reg[24].
DSP Report: register macc1_p_reg[24] is absorbed into DSP macc1_p_reg[24].
DSP Report: register macc1_m_reg[24] is absorbed into DSP macc1_p_reg[24].
DSP Report: operator macc1_p_reg[24]0 is absorbed into DSP macc1_p_reg[24].
DSP Report: operator macc1_m_reg[24]0 is absorbed into DSP macc1_p_reg[24].
DSP Report: Generating DSP macc1_p_reg[25], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[25] is absorbed into DSP macc1_p_reg[25].
DSP Report: register macc1_a_reg[25] is absorbed into DSP macc1_p_reg[25].
DSP Report: register macc1_p_reg[25] is absorbed into DSP macc1_p_reg[25].
DSP Report: register macc1_m_reg[25] is absorbed into DSP macc1_p_reg[25].
DSP Report: operator macc1_p_reg[25]0 is absorbed into DSP macc1_p_reg[25].
DSP Report: operator macc1_m_reg[25]0 is absorbed into DSP macc1_p_reg[25].
DSP Report: Generating DSP macc1_p_reg[26], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[26] is absorbed into DSP macc1_p_reg[26].
DSP Report: register macc1_a_reg[26] is absorbed into DSP macc1_p_reg[26].
DSP Report: register macc1_p_reg[26] is absorbed into DSP macc1_p_reg[26].
DSP Report: register macc1_m_reg[26] is absorbed into DSP macc1_p_reg[26].
DSP Report: operator macc1_p_reg[26]0 is absorbed into DSP macc1_p_reg[26].
DSP Report: operator macc1_m_reg[26]0 is absorbed into DSP macc1_p_reg[26].
DSP Report: Generating DSP macc1_p_reg[27], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[27] is absorbed into DSP macc1_p_reg[27].
DSP Report: register macc1_a_reg[27] is absorbed into DSP macc1_p_reg[27].
DSP Report: register macc1_p_reg[27] is absorbed into DSP macc1_p_reg[27].
DSP Report: register macc1_m_reg[27] is absorbed into DSP macc1_p_reg[27].
DSP Report: operator macc1_p_reg[27]0 is absorbed into DSP macc1_p_reg[27].
DSP Report: operator macc1_m_reg[27]0 is absorbed into DSP macc1_p_reg[27].
DSP Report: Generating DSP macc1_p_reg[28], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[28] is absorbed into DSP macc1_p_reg[28].
DSP Report: register macc1_a_reg[28] is absorbed into DSP macc1_p_reg[28].
DSP Report: register macc1_p_reg[28] is absorbed into DSP macc1_p_reg[28].
DSP Report: register macc1_m_reg[28] is absorbed into DSP macc1_p_reg[28].
DSP Report: operator macc1_p_reg[28]0 is absorbed into DSP macc1_p_reg[28].
DSP Report: operator macc1_m_reg[28]0 is absorbed into DSP macc1_p_reg[28].
DSP Report: Generating DSP macc1_p_reg[29], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[29] is absorbed into DSP macc1_p_reg[29].
DSP Report: register macc1_a_reg[29] is absorbed into DSP macc1_p_reg[29].
DSP Report: register macc1_p_reg[29] is absorbed into DSP macc1_p_reg[29].
DSP Report: register macc1_m_reg[29] is absorbed into DSP macc1_p_reg[29].
DSP Report: operator macc1_p_reg[29]0 is absorbed into DSP macc1_p_reg[29].
DSP Report: operator macc1_m_reg[29]0 is absorbed into DSP macc1_p_reg[29].
DSP Report: Generating DSP macc1_p_reg[30], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[30] is absorbed into DSP macc1_p_reg[30].
DSP Report: register macc1_a_reg[30] is absorbed into DSP macc1_p_reg[30].
DSP Report: register macc1_p_reg[30] is absorbed into DSP macc1_p_reg[30].
DSP Report: register macc1_m_reg[30] is absorbed into DSP macc1_p_reg[30].
DSP Report: operator macc1_p_reg[30]0 is absorbed into DSP macc1_p_reg[30].
DSP Report: operator macc1_m_reg[30]0 is absorbed into DSP macc1_p_reg[30].
DSP Report: Generating DSP macc1_p_reg[31], operation Mode is: (P+(A2*B2)')'.
DSP Report: register macc1_b_reg[31] is absorbed into DSP macc1_p_reg[31].
DSP Report: register macc1_a_reg[31] is absorbed into DSP macc1_p_reg[31].
DSP Report: register macc1_p_reg[31] is absorbed into DSP macc1_p_reg[31].
DSP Report: register macc1_m_reg[31] is absorbed into DSP macc1_p_reg[31].
DSP Report: operator macc1_p_reg[31]0 is absorbed into DSP macc1_p_reg[31].
DSP Report: operator macc1_m_reg[31]0 is absorbed into DSP macc1_p_reg[31].
WARNING: [Synth 8-3332] Sequential element (men_dreg_reg[2]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[0][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[0][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[1][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[1][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[2][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[2][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[3][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[3][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[4][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[4][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[5][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[5][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[6][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[6][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[7][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[7][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[8][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[8][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[9][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[9][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[10][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[10][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[11][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[11][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[12][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[12][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[13][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[13][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[14][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[14][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[15][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[15][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[16][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[16][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[17][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[17][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[18][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[18][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[19][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[19][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[20][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[20][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[21][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[21][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[22][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[22][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[23][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[23][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[24][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[24][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[25][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[25][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[26][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[26][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[27][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[27][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[28][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[28][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[29][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[29][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[30][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[30][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[31][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_p_reg_reg[31][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_sum_reg[47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc2_sum_reg[46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[0][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[0][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[1][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[1][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[2][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[2][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[3][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[3][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[4][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[4][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[5][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[5][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[6][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[6][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[7][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[7][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[8][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[8][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[9][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[9][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[10][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[10][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[11][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[11][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[12][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[12][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[13][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[13][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[14][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[14][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[15][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[15][46]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
WARNING: [Synth 8-3332] Sequential element (macc1_p_reg_reg[16][47]) is unused and will be removed from module ZynqBF_2t_ip_src_rx_gs_mult_core.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "dp_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP ad_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ad_macc_inst/macc_b_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_a_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_p_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_m_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_p0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_m0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: Generating DSP ac_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ac_macc_inst/macc_b_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_a_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_p_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_m_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_p0 is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_m0 is absorbed into DSP ac_macc_inst/macc_p_reg.
INFO: [Synth 8-5546] ROM "dp_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP ad_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ad_macc_inst/macc_b_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_a_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_p_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_m_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_p0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_m0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: Generating DSP ac_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ac_macc_inst/macc_b_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_a_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_p_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_m_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_p0 is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_m0 is absorbed into DSP ac_macc_inst/macc_p_reg.
INFO: [Synth 8-5546] ROM "dp_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP ad_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ad_macc_inst/macc_b_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_a_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_p_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_m_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_p0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_m0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: Generating DSP ac_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ac_macc_inst/macc_b_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_a_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_p_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_m_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_p0 is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_m0 is absorbed into DSP ac_macc_inst/macc_p_reg.
INFO: [Synth 8-5546] ROM "dp_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP ad_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ad_macc_inst/macc_b_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_a_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_p_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_m_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_p0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_m0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: Generating DSP ac_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ac_macc_inst/macc_b_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_a_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_p_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_m_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_p0 is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_m0 is absorbed into DSP ac_macc_inst/macc_p_reg.
INFO: [Synth 8-5546] ROM "dp_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP ad_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ad_macc_inst/macc_b_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_a_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_p_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: register ad_macc_inst/macc_m_reg is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_p0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: operator ad_macc_inst/macc_m0 is absorbed into DSP ad_macc_inst/macc_p_reg.
DSP Report: Generating DSP ac_macc_inst/macc_p_reg, operation Mode is: (P+(A2*B2)')'.
DSP Report: register ac_macc_inst/macc_b_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_a_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_p_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: register ac_macc_inst/macc_m_reg is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_p0 is absorbed into DSP ac_macc_inst/macc_p_reg.
DSP Report: operator ac_macc_inst/macc_m0 is absorbed into DSP ac_macc_inst/macc_p_reg.
INFO: [Synth 8-5546] ROM "ch_est_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_est_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_est_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_est_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_est_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_fifo" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_update" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch_est_base_locked" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/last_dreg_reg[0]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/last_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/en_dreg_reg[0]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/en_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/en_dreg_reg[1]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/en_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/last_dreg_reg[1]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/last_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/last_dreg_reg[0]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/last_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/en_dreg_reg[0]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/en_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/en_dreg_reg[1]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/en_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/last_dreg_reg[1]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/last_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/last_dreg_reg[0]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/last_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/en_dreg_reg[0]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/en_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/en_dreg_reg[1]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/en_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/last_dreg_reg[1]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/last_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/last_dreg_reg[0]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/last_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/en_dreg_reg[0]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/en_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/en_dreg_reg[1]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/en_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/last_dreg_reg[1]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/last_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/ac_macc_inst/last_dreg_reg[0]' (FDR) to 'gen_ch_est[0].u_ch_est_i/ad_macc_inst/last_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/ac_macc_inst/en_dreg_reg[0]' (FDR) to 'gen_ch_est[0].u_ch_est_i/ad_macc_inst/en_dreg_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/ad_macc_inst/en_dreg_reg[1]' (FDR) to 'gen_ch_est[0].u_ch_est_i/ac_macc_inst/en_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/ac_macc_inst/last_dreg_reg[1]' (FDR) to 'gen_ch_est[0].u_ch_est_i/ad_macc_inst/last_dreg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/last_dreg_reg[2]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/last_dreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/last_dreg_reg[2]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/last_dreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/last_dreg_reg[2]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/last_dreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/last_dreg_reg[2]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/last_dreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/ac_macc_inst/last_dreg_reg[2]' (FDR) to 'gen_ch_est[0].u_ch_est_i/ad_macc_inst/last_dreg_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/cs_est_reg[6]' (FDRE) to 'gen_ch_est[1].u_ch_est_i/cs_est_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/cs_est_reg[7]' (FDRE) to 'gen_ch_est[1].u_ch_est_i/cs_est_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_ch_est[1].u_ch_est_i /\cs_est_reg[5] )
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/cs_est_reg[6]' (FDRE) to 'gen_ch_est[2].u_ch_est_i/cs_est_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/cs_est_reg[7]' (FDRE) to 'gen_ch_est[2].u_ch_est_i/cs_est_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_ch_est[2].u_ch_est_i /\cs_est_reg[5] )
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/cs_est_reg[6]' (FDRE) to 'gen_ch_est[3].u_ch_est_i/cs_est_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/cs_est_reg[7]' (FDRE) to 'gen_ch_est[3].u_ch_est_i/cs_est_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_ch_est[3].u_ch_est_i /\cs_est_reg[5] )
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/cs_est_reg[6]' (FDRE) to 'gen_ch_est[4].u_ch_est_i/cs_est_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/cs_est_reg[7]' (FDRE) to 'gen_ch_est[4].u_ch_est_i/cs_est_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_ch_est[4].u_ch_est_i /\cs_est_reg[5] )
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/cs_est_reg[6]' (FDRE) to 'gen_ch_est[0].u_ch_est_i/cs_est_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/cs_est_reg[7]' (FDRE) to 'gen_ch_est[0].u_ch_est_i/cs_est_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_ch_est[0].u_ch_est_i /\cs_est_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[4][7] )
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/last_dreg_reg[3]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/last_dreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/last_dreg_reg[3]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/last_dreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/last_dreg_reg[3]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/last_dreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/last_dreg_reg[3]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/last_dreg_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/ac_macc_inst/last_dreg_reg[3]' (FDR) to 'gen_ch_est[0].u_ch_est_i/ad_macc_inst/last_dreg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\corr_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\corr_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\corr_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\corr_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\corr_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cs_main_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/last_dreg_reg[4]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/last_dreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/last_dreg_reg[5]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/last_dreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/last_dreg_reg[4]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/last_dreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/last_dreg_reg[5]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/last_dreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/last_dreg_reg[4]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/last_dreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/last_dreg_reg[5]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/last_dreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/last_dreg_reg[4]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/last_dreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/last_dreg_reg[5]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/last_dreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/ac_macc_inst/last_dreg_reg[4]' (FDR) to 'gen_ch_est[0].u_ch_est_i/ad_macc_inst/last_dreg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[0].u_ch_est_i/ad_macc_inst/last_dreg_reg[5]' (FDR) to 'gen_ch_est[0].u_ch_est_i/ac_macc_inst/last_dreg_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/last_dreg_reg[6]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/last_dreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[4].u_ch_est_i/ac_macc_inst/last_dreg_reg[7]' (FDR) to 'gen_ch_est[4].u_ch_est_i/ad_macc_inst/last_dreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/last_dreg_reg[6]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/last_dreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[3].u_ch_est_i/ac_macc_inst/last_dreg_reg[7]' (FDR) to 'gen_ch_est[3].u_ch_est_i/ad_macc_inst/last_dreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/last_dreg_reg[6]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/last_dreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[2].u_ch_est_i/ac_macc_inst/last_dreg_reg[7]' (FDR) to 'gen_ch_est[2].u_ch_est_i/ad_macc_inst/last_dreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/last_dreg_reg[6]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/last_dreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_ch_est[1].u_ch_est_i/ac_macc_inst/last_dreg_reg[7]' (FDR) to 'gen_ch_est[1].u_ch_est_i/ad_macc_inst/last_dreg_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:37 . Memory (MB): peak = 1959.152 ; gain = 733.141 ; free physical = 1975 ; free virtual = 11523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                      | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_rx_gs_mult_core | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ZynqBF_2t_ip_src_ch_est_mac      | (P+(A2*B2)')' | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+---------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |ZynqBF_2t_ip_src_rx_bram__GB0           |           1|      2259|
|2     |ZynqBF_2t_ip_src_rx_bram__GB1           |           1|      3702|
|3     |ZynqBF_2t_ip_src_rx_bram__GB2           |           1|       512|
|4     |ZynqBF_2t_ip_src_shift_rx               |           2|      3072|
|5     |ZynqBF_2t_ip_src_rx_gs_mult_core        |           5|      9335|
|6     |ZynqBF_2t_ip_src_rx_gs_mult__GC0        |           1|        98|
|7     |ZynqBF_2t_ip_src_correlators__GC0       |           1|     16906|
|8     |ZynqBF_2t_ip_src_channel_estimator__GC0 |           1|      1027|
|9     |ZynqBF_2t_ip_src_ZynqBF_2tx_fpga__GC0   |           1|        69|
|10    |ZynqBF_2t_ip__GC0                       |           1|       724|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:45 . Memory (MB): peak = 1959.152 ; gain = 733.141 ; free physical = 1819 ; free virtual = 11375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:46 . Memory (MB): peak = 1959.152 ; gain = 733.141 ; free physical = 1782 ; free virtual = 11338
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |ZynqBF_2t_ip_src_rx_bram__GB0           |           1|      2259|
|2     |ZynqBF_2t_ip_src_rx_bram__GB1           |           1|      2485|
|3     |ZynqBF_2t_ip_src_rx_bram__GB2           |           1|       512|
|4     |ZynqBF_2t_ip_src_shift_rx               |           2|      3072|
|5     |ZynqBF_2t_ip_src_rx_gs_mult_core        |           1|      9335|
|6     |ZynqBF_2t_ip_src_rx_gs_mult__GC0        |           1|        98|
|7     |ZynqBF_2t_ip_src_correlators__GC0       |           1|     16903|
|8     |ZynqBF_2t_ip_src_channel_estimator__GC0 |           1|      1027|
|9     |ZynqBF_2t_ip_src_ZynqBF_2tx_fpga__GC0   |           1|        69|
|10    |ZynqBF_2t_ip__GC0                       |           1|       724|
|11    |ZynqBF_2t_ip_src_rx_gs_mult_core__1     |           4|      9334|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:57 . Memory (MB): peak = 1979.352 ; gain = 753.340 ; free physical = 1647 ; free virtual = 11206
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |ZynqBF_2t_ip_src_correlators__GC0 |           1|     12546|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:02:02 . Memory (MB): peak = 1979.352 ; gain = 753.340 ; free physical = 1640 ; free virtual = 11199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:02:02 . Memory (MB): peak = 1979.352 ; gain = 753.340 ; free physical = 1640 ; free virtual = 11199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:02:06 . Memory (MB): peak = 1979.352 ; gain = 753.340 ; free physical = 1629 ; free virtual = 11188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:02:06 . Memory (MB): peak = 1979.352 ; gain = 753.340 ; free physical = 1629 ; free virtual = 11188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:02:07 . Memory (MB): peak = 1979.352 ; gain = 753.340 ; free physical = 1618 ; free virtual = 11178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:02:07 . Memory (MB): peak = 1979.352 ; gain = 753.340 ; free physical = 1618 ; free virtual = 11178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |gsram1        |         1|
|2     |gsram2        |         1|
|3     |gsram3        |         1|
|4     |gsram4        |         1|
|5     |gsram5        |         1|
|6     |rx_ram_core   |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |gsram1         |     1|
|2     |gsram2         |     1|
|3     |gsram3         |     1|
|4     |gsram4         |     1|
|5     |gsram5         |     1|
|6     |rx_ram_core    |     1|
|7     |rx_ram_core__1 |     1|
|8     |BUFG           |     3|
|9     |CARRY4         |   961|
|10    |DSP48E1        |   330|
|11    |FIFO18_36      |     1|
|12    |FIFO36         |     2|
|13    |LUT1           |   368|
|14    |LUT2           |  1905|
|15    |LUT3           |  3709|
|16    |LUT4           |  2141|
|17    |LUT5           |   348|
|18    |LUT6           |  7478|
|19    |MUXF7          |   448|
|20    |FDRE           | 25557|
|21    |FDSE           |    17|
|22    |IBUF           |    77|
|23    |OBUF           |    74|
+------+---------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------+------------------------------------------------+------+
|      |Instance                                                |Module                                          |Cells |
+------+--------------------------------------------------------+------------------------------------------------+------+
|1     |top                                                     |                                                | 48027|
|2     |  u_ZynqBF_2t_ip_axi_lite_inst                          |ZynqBF_2t_ip_axi_lite                           |   386|
|3     |    u_ZynqBF_2t_ip_addr_decoder_inst                    |ZynqBF_2t_ip_addr_decoder                       |   194|
|4     |    u_ZynqBF_2t_ip_axi_lite_module_inst                 |ZynqBF_2t_ip_axi_lite_module                    |   192|
|5     |  u_ZynqBF_2t_ip_dut_inst                               |ZynqBF_2t_ip_dut                                | 47487|
|6     |    u_ZynqBF_2t_ip_src_ZynqBF_2tx_fpga                  |ZynqBF_2t_ip_src_ZynqBF_2tx_fpga                | 47487|
|7     |      u_channel_estimator                               |ZynqBF_2t_ip_src_channel_estimator              | 47418|
|8     |        u_correlators                                   |ZynqBF_2t_ip_src_correlators                    | 46696|
|9     |          \gen_ch_est[0].u_ch_est_i                     |ZynqBF_2t_ip_src_ch_est2                        |   396|
|10    |            ac_macc_inst                                |ZynqBF_2t_ip_src_ch_est_mac_21                  |    79|
|11    |            ad_macc_inst                                |ZynqBF_2t_ip_src_ch_est_mac_22                  |    93|
|12    |          \gen_ch_est[1].u_ch_est_i                     |ZynqBF_2t_ip_src_ch_est2_1                      |   352|
|13    |            ac_macc_inst                                |ZynqBF_2t_ip_src_ch_est_mac_19                  |    79|
|14    |            ad_macc_inst                                |ZynqBF_2t_ip_src_ch_est_mac_20                  |    93|
|15    |          \gen_ch_est[2].u_ch_est_i                     |ZynqBF_2t_ip_src_ch_est2_2                      |   352|
|16    |            ac_macc_inst                                |ZynqBF_2t_ip_src_ch_est_mac_17                  |    79|
|17    |            ad_macc_inst                                |ZynqBF_2t_ip_src_ch_est_mac_18                  |    93|
|18    |          \gen_ch_est[3].u_ch_est_i                     |ZynqBF_2t_ip_src_ch_est2_3                      |   351|
|19    |            ac_macc_inst                                |ZynqBF_2t_ip_src_ch_est_mac_15                  |    79|
|20    |            ad_macc_inst                                |ZynqBF_2t_ip_src_ch_est_mac_16                  |    93|
|21    |          \gen_ch_est[4].u_ch_est_i                     |ZynqBF_2t_ip_src_ch_est2_4                      |   352|
|22    |            ac_macc_inst                                |ZynqBF_2t_ip_src_ch_est_mac                     |    79|
|23    |            ad_macc_inst                                |ZynqBF_2t_ip_src_ch_est_mac_14                  |    93|
|24    |          \gen_running_max[0].u_running_max_i           |ZynqBF_2t_ip_src_running_max                    |   102|
|25    |          \gen_running_max[1].u_running_max_i           |ZynqBF_2t_ip_src_running_max_5                  |   102|
|26    |          \gen_running_max[2].u_running_max_i           |ZynqBF_2t_ip_src_running_max_6                  |   102|
|27    |          \gen_running_max[3].u_running_max_i           |ZynqBF_2t_ip_src_running_max_7                  |   102|
|28    |          \gen_running_max[4].u_running_max_i           |ZynqBF_2t_ip_src_running_max_8                  |   102|
|29    |          u_gs                                          |ZynqBF_2t_ip_src_goldSeq                        |  6241|
|30    |            \gen_rams[1].u_gs_ram_i                     |ZynqBF_2t_ip_src_goldSeq_ram                    |  1249|
|31    |            \gen_rams[2].u_gs_ram_i                     |ZynqBF_2t_ip_src_goldSeq_ram__parameterized1    |  1248|
|32    |            \gen_rams[3].u_gs_ram_i                     |ZynqBF_2t_ip_src_goldSeq_ram__parameterized3    |  1248|
|33    |            \gen_rams[4].u_gs_ram_i                     |ZynqBF_2t_ip_src_goldSeq_ram__parameterized5    |  1248|
|34    |            \gen_rams[5].u_gs_ram_i                     |ZynqBF_2t_ip_src_goldSeq_ram__parameterized7    |  1248|
|35    |          u_rx_bram                                     |ZynqBF_2t_ip_src_rx_bram                        |  7617|
|36    |          u_rx_gs_mult                                  |ZynqBF_2t_ip_src_rx_gs_mult                     | 25510|
|37    |            \gen_rx_gs_mult_cores[0].rx_gs_mult_core_i  |ZynqBF_2t_ip_src_rx_gs_mult_core                |  5233|
|38    |            \gen_rx_gs_mult_cores[1].rx_gs_mult_core_i  |ZynqBF_2t_ip_src_rx_gs_mult_core_10             |  5056|
|39    |            \gen_rx_gs_mult_cores[2].rx_gs_mult_core_i  |ZynqBF_2t_ip_src_rx_gs_mult_core_11             |  5056|
|40    |            \gen_rx_gs_mult_cores[3].rx_gs_mult_core_i  |ZynqBF_2t_ip_src_rx_gs_mult_core_12             |  5056|
|41    |            \gen_rx_gs_mult_cores[4].rx_gs_mult_core_i  |ZynqBF_2t_ip_src_rx_gs_mult_core_13             |  5056|
|42    |          u_shift_rxi                                   |ZynqBF_2t_ip_src_shift_rx                       |   512|
|43    |          u_shift_rxq                                   |ZynqBF_2t_ip_src_shift_rx_9                     |   512|
|44    |        u_in_fifo                                       |ZynqBF_2t_ip_src_in_fifo                        |     8|
|45    |          u_rx_fifo                                     |unimacro_FIFO_DUALCLOCK_MACRO                   |     2|
|46    |        u_sync_csi                                      |ZynqBF_2t_ip_src_sync_csi                       |   714|
|47    |          u_sync_fifo1                                  |unimacro_FIFO_DUALCLOCK_MACRO__parameterized0   |    50|
|48    |          u_sync_fifo2                                  |unimacro_FIFO_DUALCLOCK_MACRO__parameterized0_0 |    51|
+------+--------------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:02:07 . Memory (MB): peak = 1979.352 ; gain = 753.340 ; free physical = 1618 ; free virtual = 11178
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 567 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:46 . Memory (MB): peak = 1979.352 ; gain = 199.691 ; free physical = 4324 ; free virtual = 13882
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:02:09 . Memory (MB): peak = 1979.352 ; gain = 753.340 ; free physical = 4328 ; free virtual = 13883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1819 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FIFO18_36 => FIFO18E1: 1 instances
  FIFO36 => FIFO36E1: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
426 Infos, 326 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:02:15 . Memory (MB): peak = 2023.461 ; gain = 836.461 ; free physical = 4331 ; free virtual = 13885
INFO: [Common 17-1381] The checkpoint '/home/jason/matlab/Projects/ZynqBF_2tx/hdl_prj/ipcore/ZynqBF_2t_ip_v1_0/prj_ip/prj_ip.runs/synth_1/ZynqBF_2t_ip.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2047.473 ; gain = 24.012 ; free physical = 4323 ; free virtual = 13883
INFO: [runtcl-4] Executing : report_utilization -file ZynqBF_2t_ip_utilization_synth.rpt -pb ZynqBF_2t_ip_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2047.473 ; gain = 0.000 ; free physical = 4322 ; free virtual = 13883
INFO: [Common 17-206] Exiting Vivado at Mon Apr  8 11:25:31 2019...
