<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2A-18" package="PBGA484" speed="8" partNumber="GW2A-LV18PG484C8/I7"/>
    <FileList>
        <File path="E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\SD_test\SD_test_fpga_project\src\gowin_empu_m1\gowin_empu_m1.v" type="verilog"/>
        <File path="E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\SD_test\SD_test_fpga_project\src\gowin_empu_m1_template.v" type="verilog"/>
        <File path="E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\SD_test\SD_test_fpga_project\src\gowin_pll\gowin_pll.v" type="verilog"/>
        <File path="E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\SD_test\SD_test_fpga_project\src\gowin_rpll\gowin_rpll.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="dsp_balance" value="0"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\SD_test\SD_test_fpga_project\impl\gwsynthesis\gowin_empu_m1.vg"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="top_module" value="Gowin_EMPU_M1_template"/>
        <Option type="verilog_language" value="sysv-2017"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
