

================================================================
== Vitis HLS Report for 'VideoMixer'
================================================================
* Date:           Tue Sep 28 17:32:54 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        video_mixer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.628 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_26_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 5 3 
3 --> 5 4 
4 --> 3 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %video_stream_out_V_last_V, i1 %video_stream_out_V_user_V, i3 %video_stream_out_V_strb_V, i3 %video_stream_out_V_keep_V, i24 %video_stream_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %overlay_stream_in_V_last_V, i1 %overlay_stream_in_V_user_V, i1 %overlay_stream_in_V_strb_V, i1 %overlay_stream_in_V_keep_V, i8 %overlay_stream_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %video_stream_in_V_last_V, i1 %video_stream_in_V_user_V, i3 %video_stream_in_V_strb_V, i3 %video_stream_in_V_keep_V, i24 %video_stream_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%image_w_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %image_w"   --->   Operation 10 'read' 'image_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%image_h_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %image_h"   --->   Operation 11 'read' 'image_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %image_h_read, i32 1, i32 11"   --->   Operation 12 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i11 %p_Result_s"   --->   Operation 13 'zext' 'zext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.99ns)   --->   "%cmp_i3 = icmp_eq  i12 %image_w_read, i12 0"   --->   Operation 14 'icmp' 'cmp_i3' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%br_ln25 = br void" [src/video_mixer.cpp:25]   --->   Operation 15 'br' 'br_ln25' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_V = phi i12 0, void %.lr.ph8, i12 %i_V_1, void %._crit_edge"   --->   Operation 16 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.54ns)   --->   "%i_V_1 = add i12 %i_V, i12 1"   --->   Operation 17 'add' 'i_V_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.99ns)   --->   "%icmp_ln25 = icmp_eq  i12 %i_V, i12 %image_h_read" [src/video_mixer.cpp:25]   --->   Operation 18 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split5, void %._crit_edge9.loopexit" [src/video_mixer.cpp:25]   --->   Operation 19 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/video_mixer.cpp:25]   --->   Operation 20 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %cmp_i3, void %.lr.ph, void %._crit_edge" [src/video_mixer.cpp:26]   --->   Operation 21 'br' 'br_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.99ns)   --->   "%cmp_i_i101 = icmp_ult  i12 %i_V, i12 %zext_ln708"   --->   Operation 22 'icmp' 'cmp_i_i101' <Predicate = (!icmp_ln25 & !cmp_i3)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %image_w_read, i32 1, i32 11"   --->   Operation 23 'partselect' 'p_Result_1' <Predicate = (!icmp_ln25 & !cmp_i3)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln357 = zext i11 %p_Result_1"   --->   Operation 24 'zext' 'zext_ln357' <Predicate = (!icmp_ln25 & !cmp_i3)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.99ns)   --->   "%cmp_i_i65 = icmp_eq  i12 %i_V, i12 %zext_ln708"   --->   Operation 25 'icmp' 'cmp_i_i65' <Predicate = (!icmp_ln25 & !cmp_i3)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%br_ln26 = br void" [src/video_mixer.cpp:26]   --->   Operation 26 'br' 'br_ln26' <Predicate = (!icmp_ln25 & !cmp_i3)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j_V = phi i12 0, void %.lr.ph, i12 %j_V_1, void %.split_ifconv"   --->   Operation 27 'phi' 'j_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.54ns)   --->   "%j_V_1 = add i12 %j_V, i12 1"   --->   Operation 28 'add' 'j_V_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.99ns)   --->   "%icmp_ln26 = icmp_eq  i12 %j_V, i12 %image_w_read" [src/video_mixer.cpp:26]   --->   Operation 29 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split_ifconv, void %._crit_edge.loopexit" [src/video_mixer.cpp:26]   --->   Operation 30 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %video_stream_in_V_data_V, i3 %video_stream_in_V_keep_V, i3 %video_stream_in_V_strb_V, i1 %video_stream_in_V_user_V, i1 %video_stream_in_V_last_V"   --->   Operation 31 'read' 'empty' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%input_video_element_data_V = extractvalue i32 %empty"   --->   Operation 32 'extractvalue' 'input_video_element_data_V' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i_i117_user = extractvalue i32 %empty"   --->   Operation 33 'extractvalue' 'tmp_i_i117_user' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_i_i117_last = extractvalue i32 %empty"   --->   Operation 34 'extractvalue' 'tmp_i_i117_last' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_19 = read i12 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %overlay_stream_in_V_data_V, i1 %overlay_stream_in_V_keep_V, i1 %overlay_stream_in_V_strb_V, i1 %overlay_stream_in_V_user_V, i1 %overlay_stream_in_V_last_V"   --->   Operation 35 'read' 'empty_19' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln870)   --->   "%input_overlay_element_data_V = extractvalue i12 %empty_19"   --->   Operation 36 'extractvalue' 'input_overlay_element_data_V' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.99ns)   --->   "%icmp_ln886 = icmp_ugt  i12 %j_V, i12 %zext_ln357"   --->   Operation 37 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln26)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.97ns)   --->   "%and_ln31 = and i1 %cmp_i_i101, i1 %icmp_ln886" [src/video_mixer.cpp:31]   --->   Operation 38 'and' 'and_ln31' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln870 = icmp_eq  i8 %input_overlay_element_data_V, i8 255"   --->   Operation 39 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln26)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.99ns)   --->   "%icmp_ln870_1 = icmp_eq  i12 %j_V, i12 %zext_ln357"   --->   Operation 40 'icmp' 'icmp_ln870_1' <Predicate = (!icmp_ln26)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.99ns)   --->   "%icmp_ln870_2 = icmp_ne  i12 %j_V, i12 %zext_ln357"   --->   Operation 41 'icmp' 'icmp_ln870_2' <Predicate = (!icmp_ln26)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.62>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [src/video_mixer.cpp:26]   --->   Operation 42 'specpipeline' 'specpipeline_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/video_mixer.cpp:26]   --->   Operation 43 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%output_video_element_data_V = select i1 %icmp_ln870, i24 65535, i24 %input_video_element_data_V" [src/video_mixer.cpp:33]   --->   Operation 44 'select' 'output_video_element_data_V' <Predicate = (!icmp_ln26 & and_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%and_ln39 = and i1 %cmp_i_i101, i1 %icmp_ln870_1" [src/video_mixer.cpp:39]   --->   Operation 45 'and' 'and_ln39' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%select_ln31 = select i1 %and_ln31, i24 %output_video_element_data_V, i24 16777215" [src/video_mixer.cpp:31]   --->   Operation 46 'select' 'select_ln31' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln39_1)   --->   "%or_ln39 = or i1 %cmp_i_i65, i1 %and_ln39" [src/video_mixer.cpp:39]   --->   Operation 47 'or' 'or_ln39' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln39_1 = or i1 %or_ln39, i1 %and_ln31" [src/video_mixer.cpp:39]   --->   Operation 48 'or' 'or_ln39_1' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln39 = select i1 %or_ln39_1, i24 %select_ln31, i24 %input_video_element_data_V" [src/video_mixer.cpp:39]   --->   Operation 49 'select' 'select_ln39' <Predicate = (!icmp_ln26)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln870)   --->   "%xor_ln37 = xor i1 %icmp_ln886, i1 1" [src/video_mixer.cpp:37]   --->   Operation 50 'xor' 'xor_ln37' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln870)   --->   "%and_ln870 = and i1 %cmp_i_i101, i1 %xor_ln37"   --->   Operation 51 'and' 'and_ln870' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln870)   --->   "%and_ln870_1 = and i1 %cmp_i_i65, i1 %icmp_ln870_2"   --->   Operation 52 'and' 'and_ln870_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln870)   --->   "%and_ln870_2 = and i1 %and_ln870_1, i1 %and_ln870"   --->   Operation 53 'and' 'and_ln870_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln870 = select i1 %and_ln870_2, i24 %input_video_element_data_V, i24 %select_ln39"   --->   Operation 54 'select' 'select_ln870' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node output_video_element_data_V_1)   --->   "%or_ln886 = or i1 %cmp_i_i101, i1 %icmp_ln886"   --->   Operation 55 'or' 'or_ln886' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node output_video_element_data_V_1)   --->   "%xor_ln886 = xor i1 %or_ln886, i1 1"   --->   Operation 56 'xor' 'xor_ln886' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node output_video_element_data_V_1)   --->   "%and_ln886 = and i1 %cmp_i_i65, i1 %xor_ln886"   --->   Operation 57 'and' 'and_ln886' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%output_video_element_data_V_1 = select i1 %and_ln886, i24 %input_video_element_data_V, i24 %select_ln870"   --->   Operation 58 'select' 'output_video_element_data_V_1' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %video_stream_out_V_data_V, i3 %video_stream_out_V_keep_V, i3 %video_stream_out_V_strb_V, i1 %video_stream_out_V_user_V, i1 %video_stream_out_V_last_V, i24 %output_video_element_data_V_1, i3 0, i3 0, i1 %tmp_i_i117_user, i1 %tmp_i_i117_last"   --->   Operation 59 'write' 'write_ln304' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!cmp_i3)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [src/video_mixer.cpp:49]   --->   Operation 63 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.99ns
The critical path consists of the following:
	wire read on port 'image_w' [21]  (0 ns)
	'icmp' operation ('cmp_i3') [25]  (1.99 ns)

 <State 2>: 1.99ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V') [28]  (0 ns)
	'icmp' operation ('cmp_i_i101') [36]  (1.99 ns)

 <State 3>: 2.97ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V') [42]  (0 ns)
	'icmp' operation ('icmp_ln886') [55]  (1.99 ns)
	'and' operation ('and_ln31', src/video_mixer.cpp:31) [56]  (0.978 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	'and' operation ('and_ln39', src/video_mixer.cpp:39) [60]  (0 ns)
	'or' operation ('or_ln39', src/video_mixer.cpp:39) [62]  (0 ns)
	'or' operation ('or_ln39_1', src/video_mixer.cpp:39) [63]  (0.978 ns)
	'select' operation ('select_ln39', src/video_mixer.cpp:39) [64]  (0.694 ns)
	'select' operation ('select_ln870') [70]  (0.978 ns)
	'select' operation ('output_video_element.data.V') [74]  (0.978 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
