Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar  5 14:51:47 2025
| Host         : Zero running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   260 |
| Unused register locations in slices containing registers |  1022 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      3 |           28 |
|      4 |          193 |
|      5 |           28 |
|      8 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |             354 |          138 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            7 |
| Yes          | No                    | Yes                    |            1106 |          693 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------+---------------------------------+------------------+----------------+
|        Clock Signal       |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------+---------------------------------+------------------+----------------+
|  U5_Multi_8CH320_BUFG     |                                 |                                 |                1 |              1 |
|  clk0_BUFG                |                                 |                                 |                1 |              1 |
|  clk0_BUFG                |                                 | U9_Counter_x/AR[0]              |                2 |              2 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[17][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[11][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[6][31]_i_1_n_0  | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[8][31]_i_1_n_0  | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[20][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[22][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[27][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[3][31]_i_1_n_0  | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[25][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[15][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[12][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[5][31]_i_1_n_0  | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[10][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[18][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[28][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[21][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[1][31]_i_1_n_0  | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[23][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[9][31]_i_1_n_0  | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[16][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[14][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[4][31]_i_1_n_0  | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[13][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[24][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[26][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[19][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[7][31]_i_1_n_0  | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[2][31]_i_1_n_0  | U1_SCPU/u_rf/AR[0]              |                3 |              3 |
|  U6_SSeg7/flash_IBUF_BUFG |                                 |                                 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[22][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[22][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[22][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[22][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[10][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[10][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[10][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[10][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[10][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[10][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[14][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[14][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[14][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[14][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[14][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[14][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf                 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf                 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf                 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf                 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf                 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf                 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf                 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf                 | U1_SCPU/u_rf/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[15][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[15][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[15][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[15][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[15][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[15][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[16][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[16][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[16][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[16][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[16][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[16][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[17][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[17][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[17][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[17][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[17][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[17][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[18][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[18][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[18][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[18][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[18][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[18][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[19][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[19][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[19][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[19][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[19][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[19][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[12][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[12][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[12][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[12][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[12][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[12][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[11][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[11][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[11][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[11][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[11][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[11][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[13][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[13][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[13][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[13][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[13][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[13][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[4][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[4][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[4][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[4][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[4][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[4][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[2][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[2][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[2][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[2][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[2][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[2][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[1][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[1][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[1][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[1][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[1][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[1][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[3][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[3][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[3][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[3][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[3][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[3][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[8][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[8][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[8][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[8][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[8][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[8][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[25][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[25][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[25][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[25][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[25][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[25][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[30][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[30][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[30][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[30][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[30][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[30][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[30][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[30][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[24][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[24][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[24][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[24][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[24][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[24][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[23][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[23][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[23][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[23][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[23][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[23][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[20][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[20][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[20][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[20][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[20][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[20][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[29][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[29][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[29][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[29][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[29][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[29][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[29][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[29][31]_i_1_n_0 | U1_SCPU/u_rf/AR[0]              |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[21][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[21][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                1 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[21][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[21][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[21][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[21][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[7][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[7][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[7][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[7][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[7][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[7][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[9][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[9][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[9][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[9][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[9][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[9][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[27][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[27][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[27][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[27][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[27][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[27][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[26][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[26][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[26][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[26][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[26][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[26][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[5][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[5][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[5][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[5][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                4 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[5][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[5][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[6][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[6][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[6][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[6][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[6][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[6][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[28][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[28][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[28][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[28][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[28][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                3 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[28][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[22][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[22][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              4 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[9][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[28][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[2][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                2 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[21][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[5][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                2 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[23][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                2 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[20][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                4 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[16][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[1][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                2 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[8][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                2 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[7][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                4 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[27][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                1 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[6][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][8]_i_2_n_0  |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[25][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                1 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[18][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                5 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[15][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                4 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[13][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[12][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[26][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][29]_i_2_n_0 |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[14][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][17]_i_2_n_0 |                2 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[4][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                2 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[17][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[22][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[24][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][25]_i_2_n_0 |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[3][31]_i_1_n_0  | U1_SCPU/u_rf/rf[31][4]_i_2_n_0  |                2 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[11][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[19][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][21]_i_2_n_0 |                3 |              5 |
|  Clk_CPU_BUFG             | U1_SCPU/u_rf/rf[10][31]_i_1_n_0 | U1_SCPU/u_rf/rf[31][12]_i_2_n_0 |                2 |              5 |
|  U6_SSeg7/flash_IBUF_BUFG | U6_SSeg7/seg_sout[7]_i_1_n_0    |                                 |                7 |              8 |
|  U5_Multi_8CH320_BUFG     | U4_MIO_BUS/GPIOf0000000_we_OBUF | U9_Counter_x/AR[0]              |               11 |             18 |
|  U5_Multi_8CH320_BUFG     | U4_MIO_BUS/GPIOe0000000_we_OBUF | U9_Counter_x/AR[0]              |               16 |             32 |
|  Clk_CPU_BUFG             |                                 | U1_SCPU/u_rf/AR[0]              |               20 |             32 |
|  U5_Multi_8CH320_BUFG     | U9_Counter_x/counter0_Lock_0    | U9_Counter_x/AR[0]              |               14 |             32 |
|  clk0_BUFG                | U9_Counter_x/counter0[31]       | U9_Counter_x/AR[0]              |                9 |             32 |
|  clk_IBUF_BUFG            |                                 | U9_Counter_x/AR[0]              |               33 |             80 |
|  U5_Multi_8CH320_BUFG     |                                 | U9_Counter_x/AR[0]              |               83 |            240 |
+---------------------------+---------------------------------+---------------------------------+------------------+----------------+


