# Computer Organization

Combine courses studied in Taiwan Tech. Based on MIPS architecture. Using Verilog HDL to implement a CPU and also MIPS assembly code.

## Overview

### Courses

Verilog HDL

* Sophomore 2nd semester (大二下): Lab. of Digital Systems Design (數位系統設計實習)
* Junior 2nd semester (大三下): Practice of Microprocessor Design and Implementation (處理器設計實務)

MIPS Assembly

* Junior 1st semester (大三上): Computer Organization (計算機組織)

## Resources

### Software

#### Verilog HDL IDE

* [Xilinx Vivado](https://www.xilinx.com/products/design-tools/vivado.html) - Windows only
* [Icarus Verilog](http://iverilog.icarus.com/)
  * [github](https://github.com/steveicarus/iverilog)

#### MIPS Simulator

* QtSPIM - [SPIM: A MIPS32 Simulator](http://spimsimulator.sourceforge.net/)
  * [Download SPIM](https://sourceforge.net/projects/spimsimulator/files/)
