[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  29423       tick       3223058       1499108       1446694       3223058 
      2  29423       tick       4401865       2154923       2136022       4401865 
      3  29423       tick       4398815       2153014       2129030       4398815 
      4  29423       tick       4396926       2152095       2127527       4396926 
      5  29423       tick       4394476       2150991       2131998       4394476 
      6  29423       tick       4401438       2154826       2132540       4401438 
      7  29423       tick       4407239       2157754       2134835       4407239 
      8  29423       tick       4386106       2147041       2128795       4386106 
      9  29423       tick       4391044       2150155       2129663       4391044 
     10  29423       tick       4392092       2150554       2135842       4392092 
     11  29423       tick       4400397       2153940       2138988       4400397 
     12  29423       tick       4406825       2156941       2129197       4406825 
     13  29423       tick       4390438       2149311       2131886       4390438 
     14  29423       tick       4388085       2148312       2127002       4388085 
     15  29423       tick       4393007       2150985       2132121       4393007 
     16  29423       tick       4395656       2152462       2136396       4395656 
     17  29423       tick       4408208       2157512       2131033       4408208 
     18  29423       tick       4391605       2149925       2134203       4391605 
     19  29423       exit       3743540       1833193       1817607       3743540 
