<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link type="text/css" rel="stylesheet" href="stylesheets/main.css" />
    <title>Ziyang Ren - Portfolio</title>
  </head>

  <body>
    <div class="container0">
      <nav>
        <h1 class="subContainer0">ZIYANG REN</h1>
        <div class="subContainer1">
          <section class="subContainer2">
            <p class="subContainer3">
              Email:&ensp;
              <a href="mailto:zr86@cornell.edu"> zr86@cornell.edu </a>
            </p>
            <p class="subContainer3">
              GitHub:&ensp;
              <a href="https://github.com/ThomasRen2077" target="_blank">
                ThomasRen2077
              </a>
            </p>
          </section>
          <section class="subContainer2">
            <p class="subContainer4">
              LinkedIn:&ensp;
              <a href="https://www.linkedin.com/in/ziyang-ren/" target="_blank">
                Ziyang Ren
              </a>
            </p>
            <p class="subContainer4">Cell: (607) 379-2623</p>
          </section>
        </div>
      </nav>

      <!-- Education -->
      <section class="container1">
        <h2 class="subContainer5">Education</h2>
        <ul class="subContainer6">
          <li class="subContainer7">
            <div class="subContainer9">
              <strong class="subContainer10">Cornell University </strong>
              <strong class="subContainer10">Aug. 2023 - Dec. 2024</strong>
            </div>
            <ul>
              <li class="subContainer8">
                M.Eng in Electrical and Computer Engineering
              </li>
              <li class="subContainer8">GPA: 3.97/4.30</li>
              <li class="subContainer8">
                Coursework: Digital VLSI Design, Computer Architecture,
                Operating Systems, Microcontrollers
              </li>
            </ul>
          </li>
          <li class="subContainer7">
            <div class="subContainer9">
              <strong class="subContainer10"
                >Southeast University, China
              </strong>
              <strong class="subContainer10">Sep. 2018 - July. 2022</strong>
            </div>
            <ul>
              <li class="subContainer8">B.Eng in Information Engineering</li>
              <li class="subContainer8">GPA: 3.81/4.00</li>
              <li class="subContainer8">
                Coursework: Computer Network, Data Structures, Object-oriented
                Programming, Digital Logic Design
              </li>
            </ul>
          </li>
        </ul>
      </section>

      <!-- Skills -->
      <section class="container1">
        <h2 class="subContainer5">Skills</h2>
        <ul class="subContainer6">
          <li class="subContainer8">
            <strong class="subContainer12">Programming Languages:</strong>
            Python, C++, C, Java, Verilog/VHDL, System Verilog, HTML/CSS, MATLAB
          </li>
          <li class="subContainer8">
            <strong class="subContainer12">Hardware & Tools:</strong> FPGA,
            ASIC, Raspbery Pi, Arduino, Xilinx Vivado, Cadence Virtuoso
          </li>
          <li class="subContainer8">
            <strong class="subContainer12">Software & Tools:</strong> Git,
            Unix/Linux, Android Studio, PyTorch, Docker, VS Code, WSL
          </li>
        </ul>
      </section>

      <!-- Experience -->
      <section class="container1">
        <h2 class="subContainer5">Experience</h2>
        <ul class="subContainer6">
          <li class="subContainer7">
            <div class="subContainer9">
              <strong class="subContainer10"
                >Software Engineer Intern, VeriSilicon Microelectronics,
                Nanjing, China
              </strong>
              <strong class="subContainer10">July - Sep. 2021</strong>
            </div>
            <ul>
              <li class="subContainer8">
                Developed an innovative Android application that leverages
                cellphone sensors to detect and analyze exercise movement data
                in real-time, significantly enhancing user experience in fitness
                tracking.
              </li>
              <li class="subContainer8">
                Utilized machine learning to identify exercise types and
                calculate calories burned, incorporating Gaussian filter
                algorithms and convolutional neural networks (CNNs) for data
                analysis and model training.
              </li>
              <li class="subContainer8">
                Conducted comprehensive data collection and processing for
                exercise movement recognition, gathering extensive datasets to
                train models on recognizing a variety of physical activities.
              </li>
              <li class="subContainer8">
                Achieved high accuracy in exercise recognition and calorie
                estimation, providing users with valuable insights for managing
                fitness and health goals.
              </li>
            </ul>
          </li>
        </ul>
      </section>

      <!-- Projects -->
      <section class="container1">
        <h2 class="subContainer5">Projects</h2>
        <ul class="subContainer6">
          <li class="subContainer7">
            <strong class="subContainer10"
              >Allo Development for Hardware Accelerator Design</strong
            >
            <p class="subContainer8">
              Mentor: Professor Zhiru Zhang, Cornell University
            </p>
            <ul>
              <li class="subContainer8">
                Contributed to 'Allo', a platform for deploying algorithms on
                CPUs,GPUs,and FPGAs.
              </li>

              <li class="subContainer8">
                Integrated MachSuite benchmarks to Allo, focusing on hardware
                acceleration kernels.
              </li>

              <li class="subContainer8">
                Deployed algorithms on FPGA, leveraging Allo's IR for HLS C++
                backend code generation.
              </li>
              <li class="subContainer8">
                Evaluated hardware accelerators for deep learning applications,
                guiding optimal selection and configuration for different
                kernels.
              </li>
            </ul>
          </li>

          <li class="subContainer7">
            <strong class="subContainer10">RISC-V Pipeline Processor</strong>
            <ul>
              <li class="subContainer8">
                Developed a RISC-V pipeline processor with advanced caching and
                branch predictors.
              </li>
              <li class="subContainer8">
                Used Verilog for design and simulation, employing Verilator and
                GTKWave for analysis on Linux.
              </li>
              <li class="subContainer8">
                Untilized a testing framework with SystemVerilog and Python,
                ensuring design reliability and accuracy.
              </li>
            </ul>
          </li>

          <li class="subContainer7">
            <strong class="subContainer10"
              >FPGA Simulation of Shanghai Subway System</strong
            >
            <ul>
              <li class="subContainer8">
                Developed an FPGA simulation for Shanghai's subway, optimizing
                route planning with real-time algorithms.
              </li>
              <li class="subContainer8">
                Implemented a VGA interface for interactive visualization,
                significantly improving user engagement.
              </li>
              <li class="subContainer8">
                Optimized memory and algorithm efficiency, ensuring accurate and
                smooth simulation performance.
              </li>
            </ul>
          </li>
        </ul>
      </section>

      <!-- Objectives -->
      <section class="container1">
        <h2 class="subContainer5">Certificate</h2>
        <ul class="subContainer6">
          <li class="subContainer7">
            <strong class="subContainer10">Verilog Coding</strong>
            <p class="subContainer8">
              HDL Bits:
              <a
                href="https://hdlbits.01xz.net/wiki/Special:VlgStats/11FF255E9974905"
                target="_blank"
              >
                website
              </a>
              &ensp;Progress: 182/182;&ensp;Successful rate: 48%;
            </p>
          </li>
          <li class="subContainer7">
            <strong class="subContainer10">Udemy Courses</strong>
            <p class="subContainer8">
              SystemVerilog for Verification Part 1: Fundamentals:
              <a
                href="https://www.udemy.com/certificate/UC-aeff6c9e-e1f2-47b2-b0a3-3eeee73494a7/"
                target="_blank"
              >
                Certificate
              </a>
            </p>
          </li>
        </ul>
      </section>
    </div>
  </body>
</html>
