Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sun Dec 12 14:29:54 2021
| Host             : LVCS-Air14Plus running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_wrapper_power_routed.rpt -pb TOP_wrapper_power_summary_routed.pb -rpx TOP_wrapper_power_routed.rpx
| Design           : TOP_wrapper
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.736        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.587        |
| Device Static (W)        | 0.149        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.0         |
| Junction Temperature (C) | 45.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        4 |       --- |             --- |
| Slice Logic              |     0.003 |     8142 |       --- |             --- |
|   LUT as Logic           |     0.003 |     3273 |     53200 |            6.15 |
|   LUT as Distributed RAM |    <0.001 |      100 |     17400 |            0.57 |
|   Register               |    <0.001 |     3044 |    106400 |            2.86 |
|   LUT as Shift Register  |    <0.001 |      134 |     17400 |            0.77 |
|   CARRY4                 |    <0.001 |       51 |     13300 |            0.38 |
|   F7/F8 Muxes            |    <0.001 |      610 |     53200 |            1.15 |
|   Others                 |     0.000 |      432 |       --- |             --- |
| Signals                  |     0.004 |     6268 |       --- |             --- |
| Block RAM                |     0.002 |       66 |       140 |           47.14 |
| I/O                      |     0.000 |        1 |       125 |            0.80 |
| PS7                      |     1.574 |        1 |       --- |             --- |
| Static Power             |     0.149 |          |           |                 |
| Total                    |     1.736 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.013 |      0.017 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.000 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.748 |       0.717 |      0.031 |
| Vccpaux   |       1.800 |     0.086 |       0.075 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------------+-----------------+
| Clock      | Domain                                                 | Constraint (ns) |
+------------+--------------------------------------------------------+-----------------+
| clk_fpga_0 | TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_fpga_1 | TOP_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |          1000.0 |
+------------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| TOP_wrapper                                                                                       |     1.587 |
|   TOP_i                                                                                           |     1.587 |
|     CPU_0                                                                                         |    <0.001 |
|       inst                                                                                        |    <0.001 |
|         DC2EXE0                                                                                   |    <0.001 |
|         DC2EXE1                                                                                   |    <0.001 |
|         DC2EXE2                                                                                   |    <0.001 |
|         DC2EXE3                                                                                   |    <0.001 |
|         DC2EXE4                                                                                   |    <0.001 |
|         DC2EXE5                                                                                   |    <0.001 |
|         DC2EXE6                                                                                   |    <0.001 |
|         DC2EXE7                                                                                   |    <0.001 |
|         EXE2MEM0                                                                                  |    <0.001 |
|         EXE2MEM1                                                                                  |    <0.001 |
|         EXE2MEM2                                                                                  |    <0.001 |
|         EXE2MEM3                                                                                  |    <0.001 |
|         MEM2WB0                                                                                   |    <0.001 |
|         MEM2WB1                                                                                   |    <0.001 |
|         MEM2WB2                                                                                   |    <0.001 |
|         PCREG                                                                                     |    <0.001 |
|         REG_FILE                                                                                  |    <0.001 |
|         RI2DC_PC                                                                                  |    <0.001 |
|         pipe_control                                                                              |    <0.001 |
|     ID_memory                                                                                     |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         inst_blk_mem_gen                                                                          |    <0.001 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                   |    <0.001 |
|             valid.cstr                                                                            |    <0.001 |
|               has_mux_a.A                                                                         |    <0.001 |
|               has_mux_b.B                                                                         |    <0.001 |
|               ramloop[0].ram.r                                                                    |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[10].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[11].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[12].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[13].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[14].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[15].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[16].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[17].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[18].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[19].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[1].ram.r                                                                    |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[20].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[21].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[22].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[23].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[24].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[25].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[26].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[27].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[28].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[29].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[2].ram.r                                                                    |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[30].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[31].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[32].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[33].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[34].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[35].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[36].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[37].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[38].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[39].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[3].ram.r                                                                    |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[40].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[41].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[42].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[43].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[44].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[45].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[46].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[47].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[48].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[49].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[4].ram.r                                                                    |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[50].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[51].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[52].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[53].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[54].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[55].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[56].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[57].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[58].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[59].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[5].ram.r                                                                    |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[60].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[61].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[62].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[63].ram.r                                                                   |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[6].ram.r                                                                    |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[7].ram.r                                                                    |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[8].ram.r                                                                    |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|               ramloop[9].ram.r                                                                    |    <0.001 |
|                 prim_init.ram                                                                     |    <0.001 |
|     IO_memory                                                                                     |     0.002 |
|       U0                                                                                          |     0.002 |
|         inst_blk_mem_gen                                                                          |     0.002 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                   |     0.002 |
|             valid.cstr                                                                            |     0.002 |
|               ramloop[0].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[1].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|     axi_bram_ctrl_0                                                                               |     0.001 |
|       U0                                                                                          |     0.001 |
|         gext_inst.abcv4_0_ext_inst                                                                |     0.001 |
|           GEN_AXI4.I_FULL_AXI                                                                     |     0.001 |
|             GEN_ARB.I_SNG_PORT                                                                    |    <0.001 |
|             I_RD_CHNL                                                                             |    <0.001 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|             I_WR_CHNL                                                                             |    <0.001 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|     axi_smc                                                                                       |     0.010 |
|       inst                                                                                        |     0.010 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.001 |
|           m00_exit                                                                                |     0.001 |
|             inst                                                                                  |     0.001 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.006 |
|           s00_mmu                                                                                 |     0.003 |
|             inst                                                                                  |     0.003 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |     0.003 |
|             inst                                                                                  |     0.003 |
|               converter.wrap_narrow_inst                                                          |     0.003 |
|                 ar_reg_slice                                                                      |    <0.001 |
|                 aw_reg_slice                                                                      |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                   |     0.001 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[37].srl_nx1                                                            |    <0.001 |
|                   gen_srls[38].srl_nx1                                                            |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 w_cmd_fifo                                                                        |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                 w_payld_fifo                                                                      |    <0.001 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[100].srl_nx1                                                           |    <0.001 |
|                   gen_srls[101].srl_nx1                                                           |    <0.001 |
|                   gen_srls[102].srl_nx1                                                           |    <0.001 |
|                   gen_srls[103].srl_nx1                                                           |    <0.001 |
|                   gen_srls[68].srl_nx1                                                            |    <0.001 |
|                   gen_srls[69].srl_nx1                                                            |    <0.001 |
|                   gen_srls[70].srl_nx1                                                            |    <0.001 |
|                   gen_srls[71].srl_nx1                                                            |    <0.001 |
|                   gen_srls[72].srl_nx1                                                            |    <0.001 |
|                   gen_srls[73].srl_nx1                                                            |    <0.001 |
|                   gen_srls[74].srl_nx1                                                            |    <0.001 |
|                   gen_srls[75].srl_nx1                                                            |    <0.001 |
|                   gen_srls[76].srl_nx1                                                            |    <0.001 |
|                   gen_srls[77].srl_nx1                                                            |    <0.001 |
|                   gen_srls[78].srl_nx1                                                            |    <0.001 |
|                   gen_srls[79].srl_nx1                                                            |    <0.001 |
|                   gen_srls[80].srl_nx1                                                            |    <0.001 |
|                   gen_srls[81].srl_nx1                                                            |    <0.001 |
|                   gen_srls[82].srl_nx1                                                            |    <0.001 |
|                   gen_srls[83].srl_nx1                                                            |    <0.001 |
|                   gen_srls[84].srl_nx1                                                            |    <0.001 |
|                   gen_srls[85].srl_nx1                                                            |    <0.001 |
|                   gen_srls[86].srl_nx1                                                            |    <0.001 |
|                   gen_srls[87].srl_nx1                                                            |    <0.001 |
|                   gen_srls[88].srl_nx1                                                            |    <0.001 |
|                   gen_srls[89].srl_nx1                                                            |    <0.001 |
|                   gen_srls[90].srl_nx1                                                            |    <0.001 |
|                   gen_srls[91].srl_nx1                                                            |    <0.001 |
|                   gen_srls[92].srl_nx1                                                            |    <0.001 |
|                   gen_srls[93].srl_nx1                                                            |    <0.001 |
|                   gen_srls[94].srl_nx1                                                            |    <0.001 |
|                   gen_srls[95].srl_nx1                                                            |    <0.001 |
|                   gen_srls[96].srl_nx1                                                            |    <0.001 |
|                   gen_srls[97].srl_nx1                                                            |    <0.001 |
|                   gen_srls[98].srl_nx1                                                            |    <0.001 |
|                   gen_srls[99].srl_nx1                                                            |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|           s00_transaction_regulator                                                               |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                                        |    <0.001 |
|                 gen_id_fifo.singleorder_fifo                                                      |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                                        |    <0.001 |
|                 gen_id_fifo.singleorder_fifo                                                      |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|         s00_nodes                                                                                 |     0.002 |
|           s00_ar_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                              |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_w_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|     mem_control_0                                                                                 |    <0.001 |
|       inst                                                                                        |    <0.001 |
|         REG0                                                                                      |    <0.001 |
|     processing_system7_0                                                                          |     1.574 |
|       inst                                                                                        |     1.574 |
|     rst_ps7_0_50M                                                                                 |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
+---------------------------------------------------------------------------------------------------+-----------+


