EDA Netlist Writer report for HPS_CONTROL_FPGA_LED
Sat May 30 18:19:30 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                       ;
+---------------------------+------------------------------------------------------+
; EDA Netlist Writer Status ; No Output Files Generated - Sat May 30 18:19:30 2020 ;
; Revision Name             ; HPS_CONTROL_FPGA_LED                                 ;
; Top-level Entity Name     ; HPS_CONTROL_FPGA_LED                                 ;
; Family                    ; Cyclone V                                            ;
+---------------------------+------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat May 30 18:19:22 2020
Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off HPS_CONTROL_FPGA_LED -c HPS_CONTROL_FPGA_LED
Warning (20013): Ignored 16 assignments for entity "PLL_forPWM" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_forPWM -sip PLL_forPWM.sip -library lib_PLL_forPWM was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL_forPWM -sip PLL_forPWM.sip -library lib_PLL_forPWM was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_forPWM -sip PLL_forPWM.sip -library lib_PLL_forPWM was ignored
Warning (20013): Ignored 317 assignments for entity "PLL_forPWM_0002" -- entity does not exist in design
Warning (199027): Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script.
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4821 megabytes
    Info: Processing ended: Sat May 30 18:19:30 2020
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


