INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/imports/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/imports/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/imports/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'branchD' is not allowed [E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/imports/new/controller.v:34]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteE' is not allowed [E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/imports/new/controller.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteM' is not allowed [E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/imports/new/controller.v:36]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'regwriteW' is not allowed [E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/imports/new/controller.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/new/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/imports/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/new/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sources_1/imports/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab/lab4/lab4.srcs/sim_1/imports/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
