Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: hex_to_7seg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hex_to_7seg.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hex_to_7seg"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : hex_to_7seg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" in Library work.
ERROR:HDLParsers:3011 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 35. End Identifier top does not match declaration, hex_to_7seg.
ERROR:HDLParsers:3010 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 37. Entity hex_to_7seg does not exist.
ERROR:HDLParsers:3312 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 50. Undefined symbol 'seg_o'.
ERROR:HDLParsers:808 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 50. = can not have such operands in this context.
ERROR:HDLParsers:808 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 51. = can not have such operands in this context.
ERROR:HDLParsers:808 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 52. = can not have such operands in this context.
ERROR:HDLParsers:808 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 53. = can not have such operands in this context.
ERROR:HDLParsers:808 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 54. = can not have such operands in this context.
ERROR:HDLParsers:808 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 55. = can not have such operands in this context.
ERROR:HDLParsers:808 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 56. = can not have such operands in this context.
ERROR:HDLParsers:808 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 57. = can not have such operands in this context.
ERROR:HDLParsers:808 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 58. = can not have such operands in this context.
ERROR:HDLParsers:808 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 59. = can not have such operands in this context.
ERROR:HDLParsers:808 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 60. = can not have such operands in this context.
ERROR:HDLParsers:808 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 61. = can not have such operands in this context.
ERROR:HDLParsers:808 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 62. = can not have such operands in this context.
ERROR:HDLParsers:808 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 63. = can not have such operands in this context.
ERROR:HDLParsers:808 - "/home/lab661/Documents/xjarni01/Digital-electronics-1/labs/03-segment/segment/top.vhd" Line 64. = can not have such operands in this context.
WARNING:HDLParsers:3481 - Library work has no units. Did not save reference file "xst/work/hdllib.ref" for it.
--> 


Total memory usage is 488516 kilobytes

Number of errors   :   18 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

