\def\ctustyle{{\ssr CTUstyle}}
\def\ttb{\tt\char`\\} % pro tisk kontrolních sekvencí v tabulkách

\glos{ADC}{Analog-to-Digital Converter}
\glos{API}{Application Programming Interface}
\glos{CCS}{Calculus of Communicating Systems}
\glos{CCS}{Code Composer Studio}
\glos{CENELEC}{European Committee for Electrotechnical Standardization}
\glos{CSP}{Communicating Sequential Processes}
\glos{DMSC}{Device Management System Controller}
\glos{ESM}{Error Signaling Module}
\glos{FMEA}{Failure Modes and Effects Analysis}
\glos{FTE}{Faul Tree Analysis}
\glos{GP}{General-purpose device}
\glos{HOL}{Higher Order Logic}
\glos{HR}{Highly Recommended}
\glos{HS-FS}{HS-Field Securable device}
\glos{HS-SE}{HS-Field Enforced device}
\glos{I/O}{Input / Output}
\glos{IPC}{Inter-Processor Communication}
\glos{JSD}{Jackson System Development}
\glos{LBMS}{Location-based method}
\glos{LOTOS}{Language for Temporal Ordering Specification}
\glos{M}{Mandatory}
\glos{MASCOT}{Modular Approach to Software Construction Operation and Test}
\glos{MCU}{microcontroller}
\glos{NR}{Not Recommended}
\glos{PLL}{Phase-Locked Loop}
\glos{PMIC}{Power Management Integrated Circuit}
\glos{R}{Recommended}
\glos{RAMS}{Reliability, Availability, Maintainability, Safety}
\glos{RBL}{ROM boot}
\glos{SBL}{Secondary Bootloader}
\glos{SIL}{Safety Integrity Level}
\glos{SoC}{System on Chip}
\glos{SSADM}{Structured systems analysis and design method}
\glos{SYSFW}{System Firmware}
\glos{TFFR}{Tolerable Functional Failure Rate}
\glos{THR}{Tolerable Hazard Rate}
\glos{TIFS}{TI Foundational Security}
\glos{VDM}{Vienna Development Method}

\makeglos
