{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583412793686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583412793688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  5 12:53:13 2020 " "Processing started: Thu Mar  5 12:53:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583412793688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412793688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MU0CPUFINAL -c MU0CPUFINAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off MU0CPUFINAL -c MU0CPUFINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412793688 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram.qip " "Tcl Script File ram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram.qip " "set_global_assignment -name QIP_FILE ram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1583412793767 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1583412793767 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "constant.qip " "Tcl Script File constant.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE constant.qip " "set_global_assignment -name QIP_FILE constant.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1583412793767 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1583412793767 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram111.qip " "Tcl Script File ram111.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram111.qip " "set_global_assignment -name QIP_FILE ram111.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1583412793767 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1583412793767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583412794018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583412794018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412801826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412801826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412801828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412801828 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram_inst.v " "Can't analyze file -- file ram_inst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1583412801829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412801834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412801834 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram111_bb.v " "Can't analyze file -- file ram111_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1583412801834 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram111_inst.v " "Can't analyze file -- file ram111_inst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1583412801835 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram_bb.v " "Can't analyze file -- file ram_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1583412801835 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "constant_bb.v " "Can't analyze file -- file constant_bb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1583412801836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_statemachine " "Found entity 1: cpu_statemachine" {  } { { "cpu_statemachine.v" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/cpu_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412801839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412801839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MU0CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MU0CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MU0CPU " "Found entity 1: MU0CPU" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412801840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412801840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_decoder " "Found entity 1: cpu_decoder" {  } { { "cpu_decoder.v" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/cpu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412801843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412801843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3_bit_register " "Found entity 1: 3_bit_register" {  } { { "3_bit_register.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/3_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412801845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412801845 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "statemachine-isolated-test.bdf " "Can't analyze file -- file statemachine-isolated-test.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1583412801846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MU0CPUFINAL.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MU0CPUFINAL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MU0CPUFINAL " "Found entity 1: MU0CPUFINAL" {  } { { "MU0CPUFINAL.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPUFINAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412801847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412801847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachineisolatedtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file statemachineisolatedtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 statemachineisolatedtest " "Found entity 1: statemachineisolatedtest" {  } { { "statemachineisolatedtest.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/statemachineisolatedtest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412801849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412801849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER_CHECK.v 1 1 " "Found 1 design units, including 1 entities, in source file DECODER_CHECK.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER_CHECK " "Found entity 1: DECODER_CHECK" {  } { { "DECODER_CHECK.v" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/DECODER_CHECK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412801852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412801852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5ram1port.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5ram1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5ram1port " "Found entity 1: lab5ram1port" {  } { { "lab5ram1port.v" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/lab5ram1port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412801854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412801854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alucout alu.v(37) " "Verilog HDL Implicit Net warning at alu.v(37): created implicit net for \"alucout\"" {  } { { "alu.v" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/alu.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412801854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MU0CPU " "Elaborating entity \"MU0CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583412801945 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { 240 -648 -632 456 "RAM_OUT\[15..0\]" "" } { 223 -616 -600 456 "forcezero\[3..0\],RAM_OUT\[11..0\]" "" } { 456 -736 -632 456 "" "" } { 456 -632 -600 456 "" "" } { 440 -600 -488 456 "RAM_OUT\[15..0\]" "" } { 288 -752 -736 456 "RAM_OUT\[15..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1583412801947 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst6 " "Primitive \"GND\" of instance \"inst6\" not used" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { 728 -648 -616 760 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1583412801947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_CHECK DECODER_CHECK:inst " "Elaborating entity \"DECODER_CHECK\" for hierarchy \"DECODER_CHECK:inst\"" {  } { { "MU0CPU.bdf" "inst" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { -296 1024 1256 -56 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412801949 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LSL DECODER_CHECK.v(21) " "Verilog HDL or VHDL warning at DECODER_CHECK.v(21): object \"LSL\" assigned a value but never read" {  } { { "DECODER_CHECK.v" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/DECODER_CHECK.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583412801950 "|MU0CPU|DECODER_CHECK:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_statemachine cpu_statemachine:inst3 " "Elaborating entity \"cpu_statemachine\" for hierarchy \"cpu_statemachine:inst3\"" {  } { { "MU0CPU.bdf" "inst3" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { -320 296 464 -208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412801951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_bit_register 3_bit_register:register3 " "Elaborating entity \"3_bit_register\" for hierarchy \"3_bit_register:register3\"" {  } { { "MU0CPU.bdf" "register3" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { -248 512 648 -152 "register3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412801952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:REGFILE " "Elaborating entity \"top\" for hierarchy \"top:REGFILE\"" {  } { { "MU0CPU.bdf" "REGFILE" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { -224 -480 -272 -64 "REGFILE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412801954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF top:REGFILE\|LPM_FF:SKIP " "Elaborating entity \"LPM_FF\" for hierarchy \"top:REGFILE\|LPM_FF:SKIP\"" {  } { { "top.bdf" "SKIP" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/top.bdf" { { 464 1056 1232 608 "SKIP" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412801965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:REGFILE\|LPM_FF:SKIP " "Elaborated megafunction instantiation \"top:REGFILE\|LPM_FF:SKIP\"" {  } { { "top.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/top.bdf" { { 464 1056 1232 608 "SKIP" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412801966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:REGFILE\|LPM_FF:SKIP " "Instantiated megafunction \"top:REGFILE\|LPM_FF:SKIP\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412801966 ""}  } { { "top.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/top.bdf" { { 464 1056 1232 608 "SKIP" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583412801966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:REGFILE\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"top:REGFILE\|alu:ALU\"" {  } { { "top.bdf" "ALU" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/top.bdf" { { 216 744 952 360 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412801967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "condinstr alu.v(25) " "Verilog HDL or VHDL warning at alu.v(25): object \"condinstr\" assigned a value but never read" {  } { { "alu.v" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/alu.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583412801968 "|MU0CPU|top:REGFILE|alu:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cininstr alu.v(26) " "Verilog HDL or VHDL warning at alu.v(26): object \"cininstr\" assigned a value but never read" {  } { { "alu.v" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/alu.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583412801968 "|MU0CPU|top:REGFILE|alu:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "code alu.v(27) " "Verilog HDL or VHDL warning at alu.v(27): object \"code\" assigned a value but never read" {  } { { "alu.v" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/alu.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583412801968 "|MU0CPU|top:REGFILE|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:REGFILE\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"top:REGFILE\|regfile:REGFILE\"" {  } { { "top.bdf" "REGFILE" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/top.bdf" { { 216 240 472 376 "REGFILE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412801984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX top:REGFILE\|regfile:REGFILE\|LPM_MUX:MUX4A " "Elaborating entity \"LPM_MUX\" for hierarchy \"top:REGFILE\|regfile:REGFILE\|LPM_MUX:MUX4A\"" {  } { { "regfile.bdf" "MUX4A" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/regfile.bdf" { { 216 720 832 312 "MUX4A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:REGFILE\|regfile:REGFILE\|LPM_MUX:MUX4A " "Elaborated megafunction instantiation \"top:REGFILE\|regfile:REGFILE\|LPM_MUX:MUX4A\"" {  } { { "regfile.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/regfile.bdf" { { 216 720 832 312 "MUX4A" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:REGFILE\|regfile:REGFILE\|LPM_MUX:MUX4A " "Instantiated megafunction \"top:REGFILE\|regfile:REGFILE\|LPM_MUX:MUX4A\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802003 ""}  } { { "regfile.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/regfile.bdf" { { 216 720 832 312 "MUX4A" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583412802003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/db/mux_ilc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412802045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412802045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ilc top:REGFILE\|regfile:REGFILE\|LPM_MUX:MUX4A\|mux_ilc:auto_generated " "Elaborating entity \"mux_ilc\" for hierarchy \"top:REGFILE\|regfile:REGFILE\|LPM_MUX:MUX4A\|mux_ilc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF top:REGFILE\|regfile:REGFILE\|LPM_FF:R1 " "Elaborating entity \"LPM_FF\" for hierarchy \"top:REGFILE\|regfile:REGFILE\|LPM_FF:R1\"" {  } { { "regfile.bdf" "R1" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/regfile.bdf" { { 232 336 512 376 "R1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:REGFILE\|regfile:REGFILE\|LPM_FF:R1 " "Elaborated megafunction instantiation \"top:REGFILE\|regfile:REGFILE\|LPM_FF:R1\"" {  } { { "regfile.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/regfile.bdf" { { 232 336 512 376 "R1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:REGFILE\|regfile:REGFILE\|LPM_FF:R1 " "Instantiated megafunction \"top:REGFILE\|regfile:REGFILE\|LPM_FF:R1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802049 ""}  } { { "regfile.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/regfile.bdf" { { 232 336 512 376 "R1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583412802049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE top:REGFILE\|regfile:REGFILE\|LPM_DECODE:DEMUX4 " "Elaborating entity \"LPM_DECODE\" for hierarchy \"top:REGFILE\|regfile:REGFILE\|LPM_DECODE:DEMUX4\"" {  } { { "regfile.bdf" "DEMUX4" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/regfile.bdf" { { 312 16 136 424 "DEMUX4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:REGFILE\|regfile:REGFILE\|LPM_DECODE:DEMUX4 " "Elaborated megafunction instantiation \"top:REGFILE\|regfile:REGFILE\|LPM_DECODE:DEMUX4\"" {  } { { "regfile.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/regfile.bdf" { { 312 16 136 424 "DEMUX4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:REGFILE\|regfile:REGFILE\|LPM_DECODE:DEMUX4 " "Instantiated megafunction \"top:REGFILE\|regfile:REGFILE\|LPM_DECODE:DEMUX4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 4 " "Parameter \"LPM_DECODES\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802071 ""}  } { { "regfile.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/regfile.bdf" { { 312 16 136 424 "DEMUX4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583412802071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2of " "Found entity 1: decode_2of" {  } { { "db/decode_2of.tdf" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/db/decode_2of.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412802112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412802112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2of top:REGFILE\|regfile:REGFILE\|LPM_DECODE:DEMUX4\|decode_2of:auto_generated " "Elaborating entity \"decode_2of\" for hierarchy \"top:REGFILE\|regfile:REGFILE\|LPM_DECODE:DEMUX4\|decode_2of:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX top:REGFILE\|regfile:REGFILE\|BUSMUX:MUX2 " "Elaborating entity \"BUSMUX\" for hierarchy \"top:REGFILE\|regfile:REGFILE\|BUSMUX:MUX2\"" {  } { { "regfile.bdf" "MUX2" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/regfile.bdf" { { 48 176 288 136 "MUX2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:REGFILE\|regfile:REGFILE\|BUSMUX:MUX2 " "Elaborated megafunction instantiation \"top:REGFILE\|regfile:REGFILE\|BUSMUX:MUX2\"" {  } { { "regfile.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/regfile.bdf" { { 48 176 288 136 "MUX2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:REGFILE\|regfile:REGFILE\|BUSMUX:MUX2 " "Instantiated megafunction \"top:REGFILE\|regfile:REGFILE\|BUSMUX:MUX2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802122 ""}  } { { "regfile.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/regfile.bdf" { { 48 176 288 136 "MUX2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583412802122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX top:REGFILE\|regfile:REGFILE\|BUSMUX:MUX2\|LPM_MUX:\$00000 " "Elaborating entity \"LPM_MUX\" for hierarchy \"top:REGFILE\|regfile:REGFILE\|BUSMUX:MUX2\|LPM_MUX:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802124 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:REGFILE\|regfile:REGFILE\|BUSMUX:MUX2\|LPM_MUX:\$00000 top:REGFILE\|regfile:REGFILE\|BUSMUX:MUX2 " "Elaborated megafunction instantiation \"top:REGFILE\|regfile:REGFILE\|BUSMUX:MUX2\|LPM_MUX:\$00000\", which is child of megafunction instantiation \"top:REGFILE\|regfile:REGFILE\|BUSMUX:MUX2\"" {  } { { "busmux.tdf" "" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "regfile.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/regfile.bdf" { { 48 176 288 136 "MUX2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412802165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412802165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_flc top:REGFILE\|regfile:REGFILE\|BUSMUX:MUX2\|LPM_MUX:\$00000\|mux_flc:auto_generated " "Elaborating entity \"mux_flc\" for hierarchy \"top:REGFILE\|regfile:REGFILE\|BUSMUX:MUX2\|LPM_MUX:\$00000\|mux_flc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:IR " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:IR\"" {  } { { "MU0CPU.bdf" "IR" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { 480 704 880 624 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:IR " "Elaborated megafunction instantiation \"LPM_FF:IR\"" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { 480 704 880 624 "IR" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:IR " "Instantiated megafunction \"LPM_FF:IR\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802174 ""}  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { 480 704 880 624 "IR" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583412802174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab5ram1port lab5ram1port:lab5ram " "Elaborating entity \"lab5ram1port\" for hierarchy \"lab5ram1port:lab5ram\"" {  } { { "MU0CPU.bdf" "lab5ram" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { -272 1920 2048 -56 "lab5ram" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab5ram1port:lab5ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lab5ram1port:lab5ram\|altsyncram:altsyncram_component\"" {  } { { "lab5ram1port.v" "altsyncram_component" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/lab5ram1port.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab5ram1port:lab5ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lab5ram1port:lab5ram\|altsyncram:altsyncram_component\"" {  } { { "lab5ram1port.v" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/lab5ram1port.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab5ram1port:lab5ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"lab5ram1port:lab5ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab5.mif " "Parameter \"init_file\" = \"lab5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802221 ""}  } { { "lab5ram1port.v" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/lab5ram1port.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583412802221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_99o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_99o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_99o1 " "Found entity 1: altsyncram_99o1" {  } { { "db/altsyncram_99o1.tdf" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/db/altsyncram_99o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412802267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412802267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_99o1 lab5ram1port:lab5ram\|altsyncram:altsyncram_component\|altsyncram_99o1:auto_generated " "Elaborating entity \"altsyncram_99o1\" for hierarchy \"lab5ram1port:lab5ram\|altsyncram:altsyncram_component\|altsyncram_99o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:MUX1 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:MUX1\"" {  } { { "MU0CPU.bdf" "MUX1" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { -504 952 1064 -416 "MUX1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:MUX1 " "Elaborated megafunction instantiation \"BUSMUX:MUX1\"" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { -504 952 1064 -416 "MUX1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:MUX1 " "Instantiated megafunction \"BUSMUX:MUX1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802273 ""}  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { -504 952 1064 -416 "MUX1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583412802273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX BUSMUX:MUX1\|LPM_MUX:\$00000 " "Elaborating entity \"LPM_MUX\" for hierarchy \"BUSMUX:MUX1\|LPM_MUX:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802274 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:MUX1\|LPM_MUX:\$00000 BUSMUX:MUX1 " "Elaborated megafunction instantiation \"BUSMUX:MUX1\|LPM_MUX:\$00000\", which is child of megafunction instantiation \"BUSMUX:MUX1\"" {  } { { "busmux.tdf" "" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { -504 952 1064 -416 "MUX1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/db/mux_blc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412802316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412802316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_blc BUSMUX:MUX1\|LPM_MUX:\$00000\|mux_blc:auto_generated " "Elaborating entity \"mux_blc\" for hierarchy \"BUSMUX:MUX1\|LPM_MUX:\$00000\|mux_blc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst4 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst4\"" {  } { { "MU0CPU.bdf" "inst4" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { -568 448 584 -368 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst4 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst4\"" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { -568 448 584 -368 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst4 " "Instantiated megafunction \"LPM_COUNTER:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802336 ""}  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { -568 448 584 -368 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583412802336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0gh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0gh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0gh " "Found entity 1: cntr_0gh" {  } { { "db/cntr_0gh.tdf" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/db/cntr_0gh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412802378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412802378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0gh LPM_COUNTER:inst4\|cntr_0gh:auto_generated " "Elaborating entity \"cntr_0gh\" for hierarchy \"LPM_COUNTER:inst4\|cntr_0gh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB LPM_ADD_SUB:ALU2 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"LPM_ADD_SUB:ALU2\"" {  } { { "MU0CPU.bdf" "ALU2" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { 128 -856 -688 288 "ALU2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ADD_SUB:ALU2 " "Elaborated megafunction instantiation \"LPM_ADD_SUB:ALU2\"" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { 128 -856 -688 288 "ALU2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ADD_SUB:ALU2 " "Instantiated megafunction \"LPM_ADD_SUB:ALU2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802395 ""}  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { 128 -856 -688 288 "ALU2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583412802395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i1b " "Found entity 1: add_sub_i1b" {  } { { "db/add_sub_i1b.tdf" "" { Text "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/db/add_sub_i1b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583412802434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412802434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i1b LPM_ADD_SUB:ALU2\|add_sub_i1b:auto_generated " "Elaborating entity \"add_sub_i1b\" for hierarchy \"LPM_ADD_SUB:ALU2\|add_sub_i1b:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst7 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst7\"" {  } { { "MU0CPU.bdf" "inst7" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { 184 -256 -144 232 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst7 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst7\"" {  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { 184 -256 -144 232 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412802447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst7 " "Instantiated megafunction \"LPM_CONSTANT:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583412802447 ""}  } { { "MU0CPU.bdf" "" { Schematic "/home/wz1119/nfshome/unpipelined/MU0-CPU-Design/MU0CPUFINAL_shiftdone_restored/MU0CPU.bdf" { { 184 -256 -144 232 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583412802447 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583412803276 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583412803902 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583412803902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "373 " "Implemented 373 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583412804005 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583412804005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "261 " "Implemented 261 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583412804005 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583412804005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583412804005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1247 " "Peak virtual memory: 1247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583412804036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  5 12:53:24 2020 " "Processing ended: Thu Mar  5 12:53:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583412804036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583412804036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583412804036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583412804036 ""}
