#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffec424b70 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x7fffec461bb0_0 .var/i "errores", 31 0;
v0x7fffec461cb0_0 .var "t_A", 3 0;
v0x7fffec461d70_0 .var "t_B", 3 0;
v0x7fffec461e40_0 .var "t_Op", 1 0;
v0x7fffec461f00_0 .net "t_R", 3 0, L_0x7fffec463d80;  1 drivers
v0x7fffec462060_0 .net "t_c", 0 0, L_0x7fffec467530;  1 drivers
v0x7fffec462100_0 .var "t_l", 0 0;
v0x7fffec4621f0_0 .net "t_s", 0 0, L_0x7fffec463940;  1 drivers
v0x7fffec462290_0 .net "t_z", 0 0, L_0x7fffec463760;  1 drivers
S_0x7fffec41f6c0 .scope task, "check" "check" 2 47, 2 47 0, S_0x7fffec424b70;
 .timescale -9 -11;
v0x7fffec402660_0 .var "flag_carry", 0 0;
v0x7fffec402360_0 .var "flag_sign", 0 0;
v0x7fffec433ba0_0 .var "flag_zero", 0 0;
v0x7fffec430e20_0 .var "result", 4 0;
TD_alu_tb.check ;
    %load/vec4 v0x7fffec462100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fffec461e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 59 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x7fffec461e40_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x7fffec461cb0_0;
    %load/vec4 v0x7fffec461d70_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffec430e20_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x7fffec461cb0_0;
    %load/vec4 v0x7fffec461d70_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffec430e20_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x7fffec461cb0_0;
    %load/vec4 v0x7fffec461d70_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffec430e20_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x7fffec461cb0_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fffec430e20_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffec402660_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffec402360_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffec461e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 71 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x7fffec461e40_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x7fffec461cb0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x7fffec430e20_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x7fffec461d70_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x7fffec430e20_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x7fffec461cb0_0;
    %pad/u 5;
    %load/vec4 v0x7fffec461d70_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x7fffec430e20_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x7fffec461cb0_0;
    %pad/u 5;
    %load/vec4 v0x7fffec461d70_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %add;
    %store/vec4 v0x7fffec430e20_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x7fffec430e20_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x7fffec402660_0, 0, 1;
    %load/vec4 v0x7fffec430e20_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7fffec402360_0, 0, 1;
    %load/vec4 v0x7fffec402360_0;
    %load/vec4 v0x7fffec4621f0_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x7fffec402660_0;
    %load/vec4 v0x7fffec462060_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.14, 6;
    %load/vec4 v0x7fffec461bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffec461bb0_0, 0, 32;
    %vpi_call 2 78 "$display", "ERROR con operacion L=%b, OP=%b A=%b B=%b", v0x7fffec462100_0, v0x7fffec461e40_0, v0x7fffec461cb0_0, v0x7fffec461d70_0 {0 0 0};
    %load/vec4 v0x7fffec402360_0;
    %load/vec4 v0x7fffec4621f0_0;
    %cmp/ne;
    %jmp/0xz  T_0.16, 6;
    %vpi_call 2 80 "$display", "ERROR. Flag de signo esperado %b, obtenido %b", v0x7fffec402360_0, v0x7fffec4621f0_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x7fffec402660_0;
    %load/vec4 v0x7fffec462060_0;
    %cmp/ne;
    %jmp/0xz  T_0.18, 6;
    %vpi_call 2 82 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x7fffec402660_0, v0x7fffec462060_0 {0 0 0};
T_0.18 ;
T_0.14 ;
T_0.1 ;
    %load/vec4 v0x7fffec430e20_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x7fffec433ba0_0, 0, 1;
    %load/vec4 v0x7fffec430e20_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x7fffec461f00_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x7fffec433ba0_0;
    %load/vec4 v0x7fffec462290_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.20, 6;
    %load/vec4 v0x7fffec461bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffec461bb0_0, 0, 32;
    %vpi_call 2 90 "$display", "ERROR con operacion L=%b, OP=%b A=%b B=%b", v0x7fffec462100_0, v0x7fffec461e40_0, v0x7fffec461cb0_0, v0x7fffec461d70_0 {0 0 0};
    %load/vec4 v0x7fffec430e20_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x7fffec461f00_0;
    %cmp/ne;
    %jmp/0xz  T_0.22, 6;
    %vpi_call 2 92 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x7fffec430e20_0, 0, 4>, v0x7fffec461f00_0 {0 0 0};
T_0.22 ;
    %load/vec4 v0x7fffec433ba0_0;
    %load/vec4 v0x7fffec462290_0;
    %cmp/ne;
    %jmp/0xz  T_0.24, 6;
    %vpi_call 2 94 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x7fffec433ba0_0, v0x7fffec462290_0 {0 0 0};
T_0.24 ;
T_0.20 ;
    %end;
S_0x7fffec455180 .scope module, "mat" "alu" 2 12, 3 19 0, S_0x7fffec424b70;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "R";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "carry";
    .port_info 3 /OUTPUT 1 "sign";
    .port_info 4 /INPUT 4 "A";
    .port_info 5 /INPUT 4 "B";
    .port_info 6 /INPUT 2 "ALUop";
    .port_info 7 /INPUT 1 "l";
L_0x7fffec4623d0 .functor NOT 1, L_0x7fffec462330, C4<0>, C4<0>, C4<0>;
L_0x7fffec462440 .functor OR 1, v0x7fffec462100_0, L_0x7fffec4623d0, C4<0>, C4<0>;
L_0x7fffec4625f0 .functor NOT 1, L_0x7fffec462550, C4<0>, C4<0>, C4<0>;
L_0x7fffec4626b0 .functor OR 1, v0x7fffec462100_0, L_0x7fffec4625f0, C4<0>, C4<0>;
L_0x7fffec462880 .functor OR 1, L_0x7fffec4626b0, L_0x7fffec4627e0, C4<0>, C4<0>;
L_0x7fffec4629e0 .functor NOT 1, v0x7fffec462100_0, C4<0>, C4<0>, C4<0>;
L_0x7fffec462b60 .functor NOT 1, L_0x7fffec462a90, C4<0>, C4<0>, C4<0>;
L_0x7fffec462c20 .functor AND 1, L_0x7fffec4629e0, L_0x7fffec462b60, C4<1>, C4<1>;
L_0x7fffec462d80 .functor NOT 1, v0x7fffec462100_0, C4<0>, C4<0>, C4<0>;
L_0x7fffec462e90 .functor AND 1, L_0x7fffec462d80, L_0x7fffec462df0, C4<1>, C4<1>;
L_0x7fffec463000 .functor OR 1, L_0x7fffec462c20, L_0x7fffec462e90, C4<0>, C4<0>;
L_0x7fffec4634a0 .functor OR 1, L_0x7fffec463110, L_0x7fffec463400, C4<0>, C4<0>;
v0x7fffec45fd80_0 .net "A", 3 0, v0x7fffec461cb0_0;  1 drivers
v0x7fffec45feb0_0 .net "ALUop", 1 0, v0x7fffec461e40_0;  1 drivers
v0x7fffec45ff70_0 .net "B", 3 0, v0x7fffec461d70_0;  1 drivers
v0x7fffec460010_0 .net "R", 3 0, L_0x7fffec463d80;  alias, 1 drivers
v0x7fffec4600b0_0 .net *"_ivl_1", 0 0, L_0x7fffec462330;  1 drivers
v0x7fffec4601c0_0 .net *"_ivl_10", 0 0, L_0x7fffec4626b0;  1 drivers
v0x7fffec4602a0_0 .net *"_ivl_13", 0 0, L_0x7fffec4627e0;  1 drivers
v0x7fffec460380_0 .net *"_ivl_16", 0 0, L_0x7fffec4629e0;  1 drivers
v0x7fffec460460_0 .net *"_ivl_19", 0 0, L_0x7fffec462a90;  1 drivers
v0x7fffec460540_0 .net *"_ivl_2", 0 0, L_0x7fffec4623d0;  1 drivers
v0x7fffec460620_0 .net *"_ivl_20", 0 0, L_0x7fffec462b60;  1 drivers
v0x7fffec460700_0 .net *"_ivl_22", 0 0, L_0x7fffec462c20;  1 drivers
v0x7fffec4607e0_0 .net *"_ivl_24", 0 0, L_0x7fffec462d80;  1 drivers
v0x7fffec4608c0_0 .net *"_ivl_27", 0 0, L_0x7fffec462df0;  1 drivers
v0x7fffec4609a0_0 .net *"_ivl_28", 0 0, L_0x7fffec462e90;  1 drivers
v0x7fffec460a80_0 .net *"_ivl_33", 0 0, L_0x7fffec463110;  1 drivers
v0x7fffec460b60_0 .net *"_ivl_35", 0 0, L_0x7fffec463400;  1 drivers
L_0x7f13fd740018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fffec460c40_0 .net/2u *"_ivl_38", 3 0, L_0x7f13fd740018;  1 drivers
v0x7fffec460d20_0 .net *"_ivl_40", 0 0, L_0x7fffec463620;  1 drivers
L_0x7f13fd740060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffec460de0_0 .net/2u *"_ivl_42", 0 0, L_0x7f13fd740060;  1 drivers
L_0x7f13fd7400a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec460ec0_0 .net/2u *"_ivl_44", 0 0, L_0x7f13fd7400a8;  1 drivers
v0x7fffec460fa0_0 .net *"_ivl_7", 0 0, L_0x7fffec462550;  1 drivers
v0x7fffec461080_0 .net *"_ivl_8", 0 0, L_0x7fffec4625f0;  1 drivers
v0x7fffec461160_0 .net "carry", 0 0, L_0x7fffec467530;  alias, 1 drivers
v0x7fffec461200_0 .net "cin0", 0 0, L_0x7fffec4634a0;  1 drivers
v0x7fffec4612f0_0 .net "cpl", 0 0, L_0x7fffec463000;  1 drivers
v0x7fffec461390_0 .net "l", 0 0, v0x7fffec462100_0;  1 drivers
v0x7fffec461430_0 .net "op1_A", 0 0, L_0x7fffec462440;  1 drivers
v0x7fffec4614d0_0 .net "op2_B", 0 0, L_0x7fffec462880;  1 drivers
v0x7fffec461570_0 .net "salida_mux", 3 0, L_0x7fffec463ce0;  1 drivers
v0x7fffec461660_0 .net "salidaop1", 3 0, L_0x7fffec463b20;  1 drivers
v0x7fffec461700_0 .net "salidaop2", 3 0, L_0x7fffec463fb0;  1 drivers
o0x7f13fd790228 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fffec4617a0_0 .net "salidasum4", 3 0, o0x7f13fd790228;  0 drivers
RS_0x7f13fd790258 .resolv tri, L_0x7fffec465550, L_0x7fffec467c30;
v0x7fffec461840_0 .net8 "salidaul4", 3 0, RS_0x7f13fd790258;  2 drivers
v0x7fffec4618e0_0 .net "sign", 0 0, L_0x7fffec463940;  alias, 1 drivers
v0x7fffec4619a0_0 .net "zero", 0 0, L_0x7fffec463760;  alias, 1 drivers
L_0x7fffec462330 .part v0x7fffec461e40_0, 1, 1;
L_0x7fffec462550 .part v0x7fffec461e40_0, 1, 1;
L_0x7fffec4627e0 .part v0x7fffec461e40_0, 0, 1;
L_0x7fffec462a90 .part v0x7fffec461e40_0, 1, 1;
L_0x7fffec462df0 .part v0x7fffec461e40_0, 0, 1;
L_0x7fffec463110 .part v0x7fffec461e40_0, 0, 1;
L_0x7fffec463400 .part v0x7fffec461e40_0, 1, 1;
L_0x7fffec463620 .cmp/eq 4, L_0x7fffec463d80, L_0x7f13fd740018;
L_0x7fffec463760 .functor MUXZ 1, L_0x7f13fd7400a8, L_0x7f13fd740060, L_0x7fffec463620, C4<>;
L_0x7fffec463940 .part L_0x7fffec463d80, 3, 1;
S_0x7fffec4554a0 .scope module, "complementador" "compl1" 3 46, 4 5 0, S_0x7fffec455180;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "Inp";
    .port_info 2 /INPUT 1 "cpl";
L_0x7fffec463eb0 .functor NOT 4, L_0x7fffec463ce0, C4<0000>, C4<0000>, C4<0000>;
v0x7fffec4556f0_0 .net "Inp", 3 0, L_0x7fffec463ce0;  alias, 1 drivers
v0x7fffec4557f0_0 .net "Out", 3 0, L_0x7fffec463fb0;  alias, 1 drivers
v0x7fffec4558d0_0 .net *"_ivl_0", 3 0, L_0x7fffec463eb0;  1 drivers
v0x7fffec455990_0 .net "cpl", 0 0, L_0x7fffec463000;  alias, 1 drivers
L_0x7fffec463fb0 .functor MUXZ 4, L_0x7fffec463ce0, L_0x7fffec463eb0, L_0x7fffec463000, C4<>;
S_0x7fffec455ad0 .scope module, "muXC" "mux2_4" 3 44, 5 9 0, S_0x7fffec455180;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x7fffec455cb0_0 .net "A", 3 0, o0x7f13fd790228;  alias, 0 drivers
v0x7fffec455d90_0 .net8 "B", 3 0, RS_0x7f13fd790258;  alias, 2 drivers
v0x7fffec455e70_0 .net "Out", 3 0, L_0x7fffec463d80;  alias, 1 drivers
v0x7fffec455f30_0 .net "s", 0 0, v0x7fffec462100_0;  alias, 1 drivers
L_0x7fffec463d80 .functor MUXZ 4, o0x7f13fd790228, RS_0x7f13fd790258, v0x7fffec462100_0, C4<>;
S_0x7fffec456070 .scope module, "muxA" "mux2_4" 3 42, 5 9 0, S_0x7fffec455180;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
L_0x7f13fd7400f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fffec4562f0_0 .net "A", 3 0, L_0x7f13fd7400f0;  1 drivers
v0x7fffec4563d0_0 .net "B", 3 0, v0x7fffec461cb0_0;  alias, 1 drivers
v0x7fffec4564b0_0 .net "Out", 3 0, L_0x7fffec463b20;  alias, 1 drivers
v0x7fffec4565a0_0 .net "s", 0 0, L_0x7fffec462440;  alias, 1 drivers
L_0x7fffec463b20 .functor MUXZ 4, L_0x7f13fd7400f0, v0x7fffec461cb0_0, L_0x7fffec462440, C4<>;
S_0x7fffec456710 .scope module, "muxB" "mux2_4" 3 43, 5 9 0, S_0x7fffec455180;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 1 "s";
v0x7fffec456960_0 .net "A", 3 0, v0x7fffec461cb0_0;  alias, 1 drivers
v0x7fffec456a70_0 .net "B", 3 0, v0x7fffec461d70_0;  alias, 1 drivers
v0x7fffec456b30_0 .net "Out", 3 0, L_0x7fffec463ce0;  alias, 1 drivers
v0x7fffec456c30_0 .net "s", 0 0, L_0x7fffec462880;  alias, 1 drivers
L_0x7fffec463ce0 .functor MUXZ 4, v0x7fffec461cb0_0, v0x7fffec461d70_0, L_0x7fffec462880, C4<>;
S_0x7fffec456d80 .scope module, "sumador" "sum4" 3 48, 6 2 0, S_0x7fffec455180;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 4 "A";
    .port_info 3 /INPUT 4 "B";
    .port_info 4 /INPUT 1 "c_in";
v0x7fffec45a860_0 .net "A", 3 0, L_0x7fffec463b20;  alias, 1 drivers
v0x7fffec45a940_0 .net "B", 3 0, L_0x7fffec463fb0;  alias, 1 drivers
v0x7fffec45aa10_0 .net "C1", 0 0, L_0x7fffec465910;  1 drivers
v0x7fffec45aae0_0 .net "C2", 0 0, L_0x7fffec466230;  1 drivers
v0x7fffec45abd0_0 .net "C3", 0 0, L_0x7fffec466bb0;  1 drivers
v0x7fffec45ad10_0 .net8 "S", 3 0, RS_0x7f13fd790258;  alias, 2 drivers
v0x7fffec45adb0_0 .net "c_in", 0 0, L_0x7fffec4634a0;  alias, 1 drivers
v0x7fffec45ae50_0 .net "c_out", 0 0, L_0x7fffec467530;  alias, 1 drivers
L_0x7fffec465fb0 .part L_0x7fffec463b20, 0, 1;
L_0x7fffec4660a0 .part L_0x7fffec463fb0, 0, 1;
L_0x7fffec466930 .part L_0x7fffec463b20, 1, 1;
L_0x7fffec466a20 .part L_0x7fffec463fb0, 1, 1;
L_0x7fffec467270 .part L_0x7fffec463b20, 2, 1;
L_0x7fffec467360 .part L_0x7fffec463fb0, 2, 1;
L_0x7fffec467c30 .concat8 [ 1 1 1 1], L_0x7fffec465870, L_0x7fffec466190, L_0x7fffec466b10, L_0x7fffec467490;
L_0x7fffec467e10 .part L_0x7fffec463b20, 3, 1;
L_0x7fffec467f50 .part L_0x7fffec463fb0, 3, 1;
S_0x7fffec456fb0 .scope module, "full_adder0" "fa" 6 6, 7 1 0, S_0x7fffec456d80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7f13fd740180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec4571b0_0 .net *"_ivl_10", 0 0, L_0x7f13fd740180;  1 drivers
v0x7fffec4572b0_0 .net *"_ivl_11", 1 0, L_0x7fffec465be0;  1 drivers
v0x7fffec457390_0 .net *"_ivl_13", 1 0, L_0x7fffec465d90;  1 drivers
L_0x7f13fd7401c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec457480_0 .net *"_ivl_16", 0 0, L_0x7f13fd7401c8;  1 drivers
v0x7fffec457560_0 .net *"_ivl_17", 1 0, L_0x7fffec465e70;  1 drivers
v0x7fffec457690_0 .net *"_ivl_3", 1 0, L_0x7fffec4659b0;  1 drivers
L_0x7f13fd740138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec457770_0 .net *"_ivl_6", 0 0, L_0x7f13fd740138;  1 drivers
v0x7fffec457850_0 .net *"_ivl_7", 1 0, L_0x7fffec465af0;  1 drivers
v0x7fffec457930_0 .net "a", 0 0, L_0x7fffec465fb0;  1 drivers
v0x7fffec4579f0_0 .net "b", 0 0, L_0x7fffec4660a0;  1 drivers
v0x7fffec457ab0_0 .net "c_in", 0 0, L_0x7fffec4634a0;  alias, 1 drivers
v0x7fffec457b70_0 .net "c_out", 0 0, L_0x7fffec465870;  1 drivers
v0x7fffec457c30_0 .net "sum", 0 0, L_0x7fffec465910;  alias, 1 drivers
L_0x7fffec465870 .part L_0x7fffec465e70, 1, 1;
L_0x7fffec465910 .part L_0x7fffec465e70, 0, 1;
L_0x7fffec4659b0 .concat [ 1 1 0 0], L_0x7fffec465fb0, L_0x7f13fd740138;
L_0x7fffec465af0 .concat [ 1 1 0 0], L_0x7fffec4660a0, L_0x7f13fd740180;
L_0x7fffec465be0 .arith/sum 2, L_0x7fffec4659b0, L_0x7fffec465af0;
L_0x7fffec465d90 .concat [ 1 1 0 0], L_0x7fffec4634a0, L_0x7f13fd7401c8;
L_0x7fffec465e70 .arith/sum 2, L_0x7fffec465be0, L_0x7fffec465d90;
S_0x7fffec457d90 .scope module, "full_adder1" "fa" 6 7, 7 1 0, S_0x7fffec456d80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7f13fd740258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec457fc0_0 .net *"_ivl_10", 0 0, L_0x7f13fd740258;  1 drivers
v0x7fffec4580a0_0 .net *"_ivl_11", 1 0, L_0x7fffec466590;  1 drivers
v0x7fffec458180_0 .net *"_ivl_13", 1 0, L_0x7fffec466680;  1 drivers
L_0x7f13fd7402a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec458270_0 .net *"_ivl_16", 0 0, L_0x7f13fd7402a0;  1 drivers
v0x7fffec458350_0 .net *"_ivl_17", 1 0, L_0x7fffec4667f0;  1 drivers
v0x7fffec458480_0 .net *"_ivl_3", 1 0, L_0x7fffec466320;  1 drivers
L_0x7f13fd740210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec458560_0 .net *"_ivl_6", 0 0, L_0x7f13fd740210;  1 drivers
v0x7fffec458640_0 .net *"_ivl_7", 1 0, L_0x7fffec466410;  1 drivers
v0x7fffec458720_0 .net "a", 0 0, L_0x7fffec466930;  1 drivers
v0x7fffec4587e0_0 .net "b", 0 0, L_0x7fffec466a20;  1 drivers
v0x7fffec4588a0_0 .net "c_in", 0 0, L_0x7fffec465910;  alias, 1 drivers
v0x7fffec458940_0 .net "c_out", 0 0, L_0x7fffec466190;  1 drivers
v0x7fffec4589e0_0 .net "sum", 0 0, L_0x7fffec466230;  alias, 1 drivers
L_0x7fffec466190 .part L_0x7fffec4667f0, 1, 1;
L_0x7fffec466230 .part L_0x7fffec4667f0, 0, 1;
L_0x7fffec466320 .concat [ 1 1 0 0], L_0x7fffec466930, L_0x7f13fd740210;
L_0x7fffec466410 .concat [ 1 1 0 0], L_0x7fffec466a20, L_0x7f13fd740258;
L_0x7fffec466590 .arith/sum 2, L_0x7fffec466320, L_0x7fffec466410;
L_0x7fffec466680 .concat [ 1 1 0 0], L_0x7fffec465910, L_0x7f13fd7402a0;
L_0x7fffec4667f0 .arith/sum 2, L_0x7fffec466590, L_0x7fffec466680;
S_0x7fffec458b70 .scope module, "full_adder2" "fa" 6 8, 7 1 0, S_0x7fffec456d80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7f13fd740330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec458db0_0 .net *"_ivl_10", 0 0, L_0x7f13fd740330;  1 drivers
v0x7fffec458e90_0 .net *"_ivl_11", 1 0, L_0x7fffec466e80;  1 drivers
v0x7fffec458f70_0 .net *"_ivl_13", 1 0, L_0x7fffec466fc0;  1 drivers
L_0x7f13fd740378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec459060_0 .net *"_ivl_16", 0 0, L_0x7f13fd740378;  1 drivers
v0x7fffec459140_0 .net *"_ivl_17", 1 0, L_0x7fffec467130;  1 drivers
v0x7fffec459270_0 .net *"_ivl_3", 1 0, L_0x7fffec466ca0;  1 drivers
L_0x7f13fd7402e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec459350_0 .net *"_ivl_6", 0 0, L_0x7f13fd7402e8;  1 drivers
v0x7fffec459430_0 .net *"_ivl_7", 1 0, L_0x7fffec466d90;  1 drivers
v0x7fffec459510_0 .net "a", 0 0, L_0x7fffec467270;  1 drivers
v0x7fffec459660_0 .net "b", 0 0, L_0x7fffec467360;  1 drivers
v0x7fffec459720_0 .net "c_in", 0 0, L_0x7fffec466230;  alias, 1 drivers
v0x7fffec4597c0_0 .net "c_out", 0 0, L_0x7fffec466b10;  1 drivers
v0x7fffec459860_0 .net "sum", 0 0, L_0x7fffec466bb0;  alias, 1 drivers
L_0x7fffec466b10 .part L_0x7fffec467130, 1, 1;
L_0x7fffec466bb0 .part L_0x7fffec467130, 0, 1;
L_0x7fffec466ca0 .concat [ 1 1 0 0], L_0x7fffec467270, L_0x7f13fd7402e8;
L_0x7fffec466d90 .concat [ 1 1 0 0], L_0x7fffec467360, L_0x7f13fd740330;
L_0x7fffec466e80 .arith/sum 2, L_0x7fffec466ca0, L_0x7fffec466d90;
L_0x7fffec466fc0 .concat [ 1 1 0 0], L_0x7fffec466230, L_0x7f13fd740378;
L_0x7fffec467130 .arith/sum 2, L_0x7fffec466e80, L_0x7fffec466fc0;
S_0x7fffec4599f0 .scope module, "full_adder3" "fa" 6 9, 7 1 0, S_0x7fffec456d80;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
    .port_info 4 /INPUT 1 "c_in";
L_0x7f13fd740408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec459c00_0 .net *"_ivl_10", 0 0, L_0x7f13fd740408;  1 drivers
v0x7fffec459d00_0 .net *"_ivl_11", 1 0, L_0x7fffec467840;  1 drivers
v0x7fffec459de0_0 .net *"_ivl_13", 1 0, L_0x7fffec467980;  1 drivers
L_0x7f13fd740450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec459ed0_0 .net *"_ivl_16", 0 0, L_0x7f13fd740450;  1 drivers
v0x7fffec459fb0_0 .net *"_ivl_17", 1 0, L_0x7fffec467af0;  1 drivers
v0x7fffec45a0e0_0 .net *"_ivl_3", 1 0, L_0x7fffec467660;  1 drivers
L_0x7f13fd7403c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec45a1c0_0 .net *"_ivl_6", 0 0, L_0x7f13fd7403c0;  1 drivers
v0x7fffec45a2a0_0 .net *"_ivl_7", 1 0, L_0x7fffec467750;  1 drivers
v0x7fffec45a380_0 .net "a", 0 0, L_0x7fffec467e10;  1 drivers
v0x7fffec45a4d0_0 .net "b", 0 0, L_0x7fffec467f50;  1 drivers
v0x7fffec45a590_0 .net "c_in", 0 0, L_0x7fffec466bb0;  alias, 1 drivers
v0x7fffec45a630_0 .net "c_out", 0 0, L_0x7fffec467490;  1 drivers
v0x7fffec45a6d0_0 .net "sum", 0 0, L_0x7fffec467530;  alias, 1 drivers
L_0x7fffec467490 .part L_0x7fffec467af0, 1, 1;
L_0x7fffec467530 .part L_0x7fffec467af0, 0, 1;
L_0x7fffec467660 .concat [ 1 1 0 0], L_0x7fffec467e10, L_0x7f13fd7403c0;
L_0x7fffec467750 .concat [ 1 1 0 0], L_0x7fffec467f50, L_0x7f13fd740408;
L_0x7fffec467840 .arith/sum 2, L_0x7fffec467660, L_0x7fffec467750;
L_0x7fffec467980 .concat [ 1 1 0 0], L_0x7fffec466bb0, L_0x7f13fd740450;
L_0x7fffec467af0 .arith/sum 2, L_0x7fffec467840, L_0x7fffec467980;
S_0x7fffec45af10 .scope module, "ul10" "ul4" 3 47, 8 11 0, S_0x7fffec455180;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 2 "S";
v0x7fffec45f930_0 .net "A", 3 0, L_0x7fffec463b20;  alias, 1 drivers
v0x7fffec45fa40_0 .net "B", 3 0, L_0x7fffec463fb0;  alias, 1 drivers
v0x7fffec45fb50_0 .net8 "Out", 3 0, RS_0x7f13fd790258;  alias, 2 drivers
v0x7fffec45fc40_0 .net "S", 1 0, v0x7fffec461e40_0;  alias, 1 drivers
L_0x7fffec464430 .part L_0x7fffec463b20, 0, 1;
L_0x7fffec4644d0 .part L_0x7fffec463fb0, 0, 1;
L_0x7fffec4649f0 .part L_0x7fffec463b20, 1, 1;
L_0x7fffec464a90 .part L_0x7fffec463fb0, 1, 1;
L_0x7fffec464f70 .part L_0x7fffec463b20, 2, 1;
L_0x7fffec465010 .part L_0x7fffec463fb0, 2, 1;
L_0x7fffec465550 .concat8 [ 1 1 1 1], v0x7fffec45bb50_0, v0x7fffec45ded0_0, v0x7fffec45f0d0_0, v0x7fffec45cd00_0;
L_0x7fffec4656e0 .part L_0x7fffec463b20, 3, 1;
L_0x7fffec4657d0 .part L_0x7fffec463fb0, 3, 1;
S_0x7fffec45b160 .scope module, "and1" "cl" 8 14, 9 10 0, S_0x7fffec45af10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "s";
L_0x7fffec4640e0 .functor AND 1, L_0x7fffec464430, L_0x7fffec4644d0, C4<1>, C4<1>;
L_0x7fffec464170 .functor OR 1, L_0x7fffec464430, L_0x7fffec4644d0, C4<0>, C4<0>;
L_0x7fffec4641e0 .functor XOR 1, L_0x7fffec464430, L_0x7fffec4644d0, C4<0>, C4<0>;
L_0x7fffec4642c0 .functor NOT 1, L_0x7fffec464430, C4<0>, C4<0>, C4<0>;
v0x7fffec45bcd0_0 .net "a", 0 0, L_0x7fffec464430;  1 drivers
v0x7fffec45bdb0_0 .net "b", 0 0, L_0x7fffec4644d0;  1 drivers
v0x7fffec45be70_0 .net "c00", 0 0, L_0x7fffec4640e0;  1 drivers
v0x7fffec45bf40_0 .net "c01", 0 0, L_0x7fffec464170;  1 drivers
v0x7fffec45c010_0 .net "cnot", 0 0, L_0x7fffec4642c0;  1 drivers
v0x7fffec45c100_0 .net "cxor", 0 0, L_0x7fffec4641e0;  1 drivers
v0x7fffec45c1d0_0 .net "out", 0 0, v0x7fffec45bb50_0;  1 drivers
v0x7fffec45c2a0_0 .net "s", 1 0, v0x7fffec461e40_0;  alias, 1 drivers
S_0x7fffec45b400 .scope module, "muliplexor1" "mux4_1" 9 18, 10 7 0, S_0x7fffec45b160;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x7fffec45b6f0_0 .net "S", 1 0, v0x7fffec461e40_0;  alias, 1 drivers
v0x7fffec45b7f0_0 .net "a", 0 0, L_0x7fffec4640e0;  alias, 1 drivers
v0x7fffec45b8b0_0 .net "b", 0 0, L_0x7fffec464170;  alias, 1 drivers
v0x7fffec45b980_0 .net "c", 0 0, L_0x7fffec4641e0;  alias, 1 drivers
v0x7fffec45ba40_0 .net "d", 0 0, L_0x7fffec4642c0;  alias, 1 drivers
v0x7fffec45bb50_0 .var "out", 0 0;
E_0x7fffec411ab0/0 .event edge, v0x7fffec45b6f0_0, v0x7fffec45ba40_0, v0x7fffec45b980_0, v0x7fffec45b8b0_0;
E_0x7fffec411ab0/1 .event edge, v0x7fffec45b7f0_0;
E_0x7fffec411ab0 .event/or E_0x7fffec411ab0/0, E_0x7fffec411ab0/1;
S_0x7fffec45c3a0 .scope module, "not1" "cl" 8 17, 9 10 0, S_0x7fffec45af10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "s";
L_0x7fffec465180 .functor AND 1, L_0x7fffec4656e0, L_0x7fffec4657d0, C4<1>, C4<1>;
L_0x7fffec4651f0 .functor OR 1, L_0x7fffec4656e0, L_0x7fffec4657d0, C4<0>, C4<0>;
L_0x7fffec465300 .functor XOR 1, L_0x7fffec4656e0, L_0x7fffec4657d0, C4<0>, C4<0>;
L_0x7fffec4653e0 .functor NOT 1, L_0x7fffec4656e0, C4<0>, C4<0>, C4<0>;
v0x7fffec45ce80_0 .net "a", 0 0, L_0x7fffec4656e0;  1 drivers
v0x7fffec45cf60_0 .net "b", 0 0, L_0x7fffec4657d0;  1 drivers
v0x7fffec45d020_0 .net "c00", 0 0, L_0x7fffec465180;  1 drivers
v0x7fffec45d0f0_0 .net "c01", 0 0, L_0x7fffec4651f0;  1 drivers
v0x7fffec45d1c0_0 .net "cnot", 0 0, L_0x7fffec4653e0;  1 drivers
v0x7fffec45d2b0_0 .net "cxor", 0 0, L_0x7fffec465300;  1 drivers
v0x7fffec45d380_0 .net "out", 0 0, v0x7fffec45cd00_0;  1 drivers
v0x7fffec45d450_0 .net "s", 1 0, v0x7fffec461e40_0;  alias, 1 drivers
S_0x7fffec45c5f0 .scope module, "muliplexor1" "mux4_1" 9 18, 10 7 0, S_0x7fffec45c3a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x7fffec45c8a0_0 .net "S", 1 0, v0x7fffec461e40_0;  alias, 1 drivers
v0x7fffec45c9d0_0 .net "a", 0 0, L_0x7fffec465180;  alias, 1 drivers
v0x7fffec45ca90_0 .net "b", 0 0, L_0x7fffec4651f0;  alias, 1 drivers
v0x7fffec45cb30_0 .net "c", 0 0, L_0x7fffec465300;  alias, 1 drivers
v0x7fffec45cbf0_0 .net "d", 0 0, L_0x7fffec4653e0;  alias, 1 drivers
v0x7fffec45cd00_0 .var "out", 0 0;
E_0x7fffec43c940/0 .event edge, v0x7fffec45b6f0_0, v0x7fffec45cbf0_0, v0x7fffec45cb30_0, v0x7fffec45ca90_0;
E_0x7fffec43c940/1 .event edge, v0x7fffec45c9d0_0;
E_0x7fffec43c940 .event/or E_0x7fffec43c940/0, E_0x7fffec43c940/1;
S_0x7fffec45d520 .scope module, "or1" "cl" 8 15, 9 10 0, S_0x7fffec45af10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "s";
L_0x7fffec464600 .functor AND 1, L_0x7fffec4649f0, L_0x7fffec464a90, C4<1>, C4<1>;
L_0x7fffec464690 .functor OR 1, L_0x7fffec4649f0, L_0x7fffec464a90, C4<0>, C4<0>;
L_0x7fffec4647a0 .functor XOR 1, L_0x7fffec4649f0, L_0x7fffec464a90, C4<0>, C4<0>;
L_0x7fffec464880 .functor NOT 1, L_0x7fffec4649f0, C4<0>, C4<0>, C4<0>;
v0x7fffec45e090_0 .net "a", 0 0, L_0x7fffec4649f0;  1 drivers
v0x7fffec45e170_0 .net "b", 0 0, L_0x7fffec464a90;  1 drivers
v0x7fffec45e230_0 .net "c00", 0 0, L_0x7fffec464600;  1 drivers
v0x7fffec45e300_0 .net "c01", 0 0, L_0x7fffec464690;  1 drivers
v0x7fffec45e3d0_0 .net "cnot", 0 0, L_0x7fffec464880;  1 drivers
v0x7fffec45e4c0_0 .net "cxor", 0 0, L_0x7fffec4647a0;  1 drivers
v0x7fffec45e590_0 .net "out", 0 0, v0x7fffec45ded0_0;  1 drivers
v0x7fffec45e660_0 .net "s", 1 0, v0x7fffec461e40_0;  alias, 1 drivers
S_0x7fffec45d7a0 .scope module, "muliplexor1" "mux4_1" 9 18, 10 7 0, S_0x7fffec45d520;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x7fffec45da50_0 .net "S", 1 0, v0x7fffec461e40_0;  alias, 1 drivers
v0x7fffec45dbc0_0 .net "a", 0 0, L_0x7fffec464600;  alias, 1 drivers
v0x7fffec45dc80_0 .net "b", 0 0, L_0x7fffec464690;  alias, 1 drivers
v0x7fffec45dd50_0 .net "c", 0 0, L_0x7fffec4647a0;  alias, 1 drivers
v0x7fffec45de10_0 .net "d", 0 0, L_0x7fffec464880;  alias, 1 drivers
v0x7fffec45ded0_0 .var "out", 0 0;
E_0x7fffec43ca60/0 .event edge, v0x7fffec45b6f0_0, v0x7fffec45de10_0, v0x7fffec45dd50_0, v0x7fffec45dc80_0;
E_0x7fffec43ca60/1 .event edge, v0x7fffec45dbc0_0;
E_0x7fffec43ca60 .event/or E_0x7fffec43ca60/0, E_0x7fffec43ca60/1;
S_0x7fffec45e730 .scope module, "puertaxor" "cl" 8 16, 9 10 0, S_0x7fffec45af10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 2 "s";
L_0x7fffec464bc0 .functor AND 1, L_0x7fffec464f70, L_0x7fffec465010, C4<1>, C4<1>;
L_0x7fffec464c30 .functor OR 1, L_0x7fffec464f70, L_0x7fffec465010, C4<0>, C4<0>;
L_0x7fffec464d40 .functor XOR 1, L_0x7fffec464f70, L_0x7fffec465010, C4<0>, C4<0>;
L_0x7fffec464e00 .functor NOT 1, L_0x7fffec464f70, C4<0>, C4<0>, C4<0>;
v0x7fffec45f290_0 .net "a", 0 0, L_0x7fffec464f70;  1 drivers
v0x7fffec45f370_0 .net "b", 0 0, L_0x7fffec465010;  1 drivers
v0x7fffec45f430_0 .net "c00", 0 0, L_0x7fffec464bc0;  1 drivers
v0x7fffec45f500_0 .net "c01", 0 0, L_0x7fffec464c30;  1 drivers
v0x7fffec45f5d0_0 .net "cnot", 0 0, L_0x7fffec464e00;  1 drivers
v0x7fffec45f6c0_0 .net "cxor", 0 0, L_0x7fffec464d40;  1 drivers
v0x7fffec45f790_0 .net "out", 0 0, v0x7fffec45f0d0_0;  1 drivers
v0x7fffec45f860_0 .net "s", 1 0, v0x7fffec461e40_0;  alias, 1 drivers
S_0x7fffec45e980 .scope module, "muliplexor1" "mux4_1" 9 18, 10 7 0, S_0x7fffec45e730;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "c";
    .port_info 4 /INPUT 1 "d";
    .port_info 5 /INPUT 2 "S";
v0x7fffec45ec90_0 .net "S", 1 0, v0x7fffec461e40_0;  alias, 1 drivers
v0x7fffec45ed70_0 .net "a", 0 0, L_0x7fffec464bc0;  alias, 1 drivers
v0x7fffec45ee30_0 .net "b", 0 0, L_0x7fffec464c30;  alias, 1 drivers
v0x7fffec45ef00_0 .net "c", 0 0, L_0x7fffec464d40;  alias, 1 drivers
v0x7fffec45efc0_0 .net "d", 0 0, L_0x7fffec464e00;  alias, 1 drivers
v0x7fffec45f0d0_0 .var "out", 0 0;
E_0x7fffec45ec00/0 .event edge, v0x7fffec45b6f0_0, v0x7fffec45efc0_0, v0x7fffec45ef00_0, v0x7fffec45ee30_0;
E_0x7fffec45ec00/1 .event edge, v0x7fffec45ed70_0;
E_0x7fffec45ec00 .event/or E_0x7fffec45ec00/0, E_0x7fffec45ec00/1;
    .scope S_0x7fffec45b400;
T_1 ;
    %wait E_0x7fffec411ab0;
    %load/vec4 v0x7fffec45b6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x7fffec45b7f0_0;
    %store/vec4 v0x7fffec45bb50_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x7fffec45b8b0_0;
    %store/vec4 v0x7fffec45bb50_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x7fffec45b980_0;
    %store/vec4 v0x7fffec45bb50_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x7fffec45ba40_0;
    %store/vec4 v0x7fffec45bb50_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffec45d7a0;
T_2 ;
    %wait E_0x7fffec43ca60;
    %load/vec4 v0x7fffec45da50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x7fffec45dbc0_0;
    %store/vec4 v0x7fffec45ded0_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x7fffec45dc80_0;
    %store/vec4 v0x7fffec45ded0_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7fffec45dd50_0;
    %store/vec4 v0x7fffec45ded0_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x7fffec45de10_0;
    %store/vec4 v0x7fffec45ded0_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffec45e980;
T_3 ;
    %wait E_0x7fffec45ec00;
    %load/vec4 v0x7fffec45ec90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x7fffec45ed70_0;
    %store/vec4 v0x7fffec45f0d0_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x7fffec45ee30_0;
    %store/vec4 v0x7fffec45f0d0_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x7fffec45ef00_0;
    %store/vec4 v0x7fffec45f0d0_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x7fffec45efc0_0;
    %store/vec4 v0x7fffec45f0d0_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffec45c5f0;
T_4 ;
    %wait E_0x7fffec43c940;
    %load/vec4 v0x7fffec45c8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x7fffec45c9d0_0;
    %store/vec4 v0x7fffec45cd00_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x7fffec45ca90_0;
    %store/vec4 v0x7fffec45cd00_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x7fffec45cb30_0;
    %store/vec4 v0x7fffec45cd00_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x7fffec45cbf0_0;
    %store/vec4 v0x7fffec45cd00_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffec424b70;
T_5 ;
    %vpi_call 2 15 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars" {0 0 0};
    %vpi_call 2 17 "$monitor", "tiempo=%0d A=%b B=%b L=%b Op=%b R=%b, Z=%b, C=%b, S=%b", $time, v0x7fffec461cb0_0, v0x7fffec461d70_0, v0x7fffec462100_0, v0x7fffec461e40_0, v0x7fffec461f00_0, v0x7fffec462290_0, v0x7fffec462060_0, v0x7fffec4621f0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffec461bb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec462100_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffec461e40_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffec461cb0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffec461d70_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 200, 0;
    %fork TD_alu_tb.check, S_0x7fffec41f6c0;
    %join;
    %load/vec4 v0x7fffec461d70_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffec461d70_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7fffec461cb0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fffec461cb0_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x7fffec461e40_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffec461e40_0, 0, 2;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x7fffec462100_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x7fffec462100_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 41 "$display", "Encontradas %d operaciones erroneas", v0x7fffec461bb0_0 {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "./compl1.v";
    "./mux2_4.v";
    "./sum4.v";
    "./fa.v";
    "./ul4.v";
    "./cl.v";
    "./mux4_1.v";
