

================================================================
== Vivado HLS Report for 'Loop_loop_height_pro'
================================================================
* Date:           Sat Nov  6 09:15:19 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        VIP
* Solution:       VIP
* Product family: kintex7
* Target device:  xc7k325t-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.936|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2080081|  2777761|  2080081|  2777761|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+-------------+-----------+-----------+------+----------+
        |               |      Latency      |  Iteration  |  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- loop_height  |  2080080|  2777760| 1926 ~ 2572 |          -|          -|  1080|    no    |
        | + loop_width  |     1922|     1922|            4|          1|          1|  1920|    yes   |
        +---------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 8 5 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sof_1 = alloca i1"   --->   Operation 9 'alloca' 'sof_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = alloca i8"   --->   Operation 10 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_9 = alloca i8"   --->   Operation 11 'alloca' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_10 = alloca i8"   --->   Operation 12 'alloca' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([129600 x i32]* %mask2, [1 x i8]* @p_str, [12 x i8]* @p_str17, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([129600 x i32]* %mask2, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 129600, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %src_axi0_V_dest_V, i1* %src_axi0_V_id_V, i1* %src_axi0_V_last_V, i1* %src_axi0_V_user_V, i3* %src_axi0_V_strb_V, i3* %src_axi0_V_keep_V, i24* %src_axi0_V_data_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag_1_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag_1_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag_1_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imagSrc_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imagSrc_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imagSrc_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%imag0_0_data_stream_s = alloca i8, align 1" [VIP/vip.cpp:292]   --->   Operation 22 'alloca' 'imag0_0_data_stream_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @imag0_0_OC_data_stre_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1920, i32 1920, i8* %imag0_0_data_stream_s, i8* %imag0_0_data_stream_s)"   --->   Operation 23 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag0_0_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%imag0_0_data_stream_1 = alloca i8, align 1" [VIP/vip.cpp:292]   --->   Operation 25 'alloca' 'imag0_0_data_stream_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @imag0_0_OC_data_stre_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1920, i32 1920, i8* %imag0_0_data_stream_1, i8* %imag0_0_data_stream_1)"   --->   Operation 26 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag0_0_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%imag0_0_data_stream_2 = alloca i8, align 1" [VIP/vip.cpp:292]   --->   Operation 28 'alloca' 'imag0_0_data_stream_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @imag0_0_OC_data_stre, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1920, i32 1920, i8* %imag0_0_data_stream_2, i8* %imag0_0_data_stream_2)"   --->   Operation 29 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag0_0_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.87ns)   --->   "br label %0" [VIP/vip.cpp:320]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %newFuncRoot ], [ %i_V, %loop_height_end ]"   --->   Operation 32 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%k_0 = phi i21 [ 0, %newFuncRoot ], [ %k, %loop_height_end ]"   --->   Operation 33 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.07ns)   --->   "%icmp_ln887 = icmp eq i11 %t_V, -968" [VIP/vip.cpp:320]   --->   Operation 34 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)"   --->   Operation 35 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.35ns)   --->   "%i_V = add i11 %t_V, 1" [VIP/vip.cpp:320]   --->   Operation 36 'add' 'i_V' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.exitStub, label %loop_height_begin" [VIP/vip.cpp:320]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str15) nounwind" [VIP/vip.cpp:320]   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [VIP/vip.cpp:320]   --->   Operation 39 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.07ns)   --->   "%icmp_ln887_1 = icmp ult i11 %t_V, 480" [VIP/vip.cpp:322]   --->   Operation 40 'icmp' 'icmp_ln887_1' <Predicate = (!icmp_ln887)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %2, label %._crit_edge380" [VIP/vip.cpp:322]   --->   Operation 41 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sof_1_load = load i1* %sof_1" [VIP/vip.cpp:322]   --->   Operation 42 'load' 'sof_1_load' <Predicate = (!icmp_ln887 & icmp_ln887_1)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.86ns)   --->   "%sof = call fastcc i1 @AXIvideo2Mat2(i24* %src_axi0_V_data_V, i3* %src_axi0_V_keep_V, i3* %src_axi0_V_strb_V, i1* %src_axi0_V_user_V, i1* %src_axi0_V_last_V, i1* %src_axi0_V_id_V, i1* %src_axi0_V_dest_V, i8* %imag0_0_data_stream_s, i8* %imag0_0_data_stream_1, i8* %imag0_0_data_stream_2, i11 %t_V, i1 %sof_1_load)" [VIP/vip.cpp:322]   --->   Operation 43 'call' 'sof' <Predicate = (!icmp_ln887 & icmp_ln887_1)> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 44 'ret' <Predicate = (icmp_ln887)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.39>
ST_3 : Operation 45 [1/2] (0.00ns)   --->   "%sof = call fastcc i1 @AXIvideo2Mat2(i24* %src_axi0_V_data_V, i3* %src_axi0_V_keep_V, i3* %src_axi0_V_strb_V, i1* %src_axi0_V_user_V, i1* %src_axi0_V_last_V, i1* %src_axi0_V_id_V, i1* %src_axi0_V_dest_V, i8* %imag0_0_data_stream_s, i8* %imag0_0_data_stream_1, i8* %imag0_0_data_stream_2, i11 %t_V, i1 %sof_1_load)" [VIP/vip.cpp:322]   --->   Operation 45 'call' 'sof' <Predicate = (icmp_ln887_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "store i1 %sof, i1* %sof_1" [VIP/vip.cpp:322]   --->   Operation 46 'store' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %._crit_edge380" [VIP/vip.cpp:322]   --->   Operation 47 'br' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.39ns)   --->   "%k = add i21 %k_0, 1920" [VIP/vip.cpp:324]   --->   Operation 48 'add' 'k' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.87ns)   --->   "br label %1" [VIP/vip.cpp:324]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.87>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%t_V_1 = phi i11 [ 0, %._crit_edge380 ], [ %j_V, %loop_width_end ]"   --->   Operation 50 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%op2_assign = phi i21 [ %k_0, %._crit_edge380 ], [ %add_ln324, %loop_width_end ]" [VIP/vip.cpp:324]   --->   Operation 51 'phi' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.07ns)   --->   "%icmp_ln887_2 = icmp eq i11 %t_V_1, -128" [VIP/vip.cpp:324]   --->   Operation 52 'icmp' 'icmp_ln887_2' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)"   --->   Operation 53 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.35ns)   --->   "%j_V = add i11 %t_V_1, 1" [VIP/vip.cpp:324]   --->   Operation 54 'add' 'j_V' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_2, label %loop_height_end, label %loop_width_begin" [VIP/vip.cpp:324]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%lshr_ln = call i17 @_ssdm_op_PartSelect.i17.i21.i32.i32(i21 %op2_assign, i32 4, i32 20)" [VIP/vip.cpp:330]   --->   Operation 56 'partselect' 'lshr_ln' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln330 = zext i17 %lshr_ln to i64" [VIP/vip.cpp:330]   --->   Operation 57 'zext' 'zext_ln330' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%mask2_addr = getelementptr [129600 x i32]* %mask2, i64 0, i64 %zext_ln330" [VIP/vip.cpp:330]   --->   Operation 58 'getelementptr' 'mask2_addr' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (2.26ns)   --->   "%mask2_load = load i32* %mask2_addr, align 4" [VIP/vip.cpp:330]   --->   Operation 59 'load' 'mask2_load' <Predicate = (!icmp_ln887_2)> <Delay = 2.26> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129600> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln330 = trunc i21 %op2_assign to i4" [VIP/vip.cpp:330]   --->   Operation 60 'trunc' 'trunc_ln330' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.39ns)   --->   "%add_ln324 = add i21 %op2_assign, 1" [VIP/vip.cpp:324]   --->   Operation 61 'add' 'add_ln324' <Predicate = (!icmp_ln887_2)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.84>
ST_5 : Operation 62 [1/2] (2.26ns)   --->   "%mask2_load = load i32* %mask2_addr, align 4" [VIP/vip.cpp:330]   --->   Operation 62 'load' 'mask2_load' <Predicate = true> <Delay = 2.26> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 129600> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %trunc_ln330, i1 false)" [VIP/vip.cpp:330]   --->   Operation 63 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln330_1 = zext i5 %shl_ln to i32" [VIP/vip.cpp:330]   --->   Operation 64 'zext' 'zext_ln330_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln330)   --->   "%shl_ln330 = shl i32 3, %zext_ln330_1" [VIP/vip.cpp:330]   --->   Operation 65 'shl' 'shl_ln330' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln330)   --->   "%and_ln330 = and i32 %mask2_load, %shl_ln330" [VIP/vip.cpp:330]   --->   Operation 66 'and' 'and_ln330' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (1.58ns) (out node of the LUT)   --->   "%icmp_ln330 = icmp eq i32 %and_ln330, 0" [VIP/vip.cpp:330]   --->   Operation 67 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln330, label %hls_label_2_begin, label %hls_label_0" [VIP/vip.cpp:330]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln334)   --->   "%shl_ln334 = shl i32 2, %zext_ln330_1" [VIP/vip.cpp:334]   --->   Operation 69 'shl' 'shl_ln334' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln334)   --->   "%and_ln334 = and i32 %mask2_load, %shl_ln334" [VIP/vip.cpp:334]   --->   Operation 70 'and' 'and_ln334' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.58ns) (out node of the LUT)   --->   "%icmp_ln334 = icmp eq i32 %and_ln334, 0" [VIP/vip.cpp:334]   --->   Operation 71 'icmp' 'icmp_ln334' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.46>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str42)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:672->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:332]   --->   Operation 72 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:676->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:332]   --->   Operation 73 'specprotocol' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.46ns)   --->   "%tmp_19 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imag0_0_data_stream_s)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:332]   --->   Operation 74 'read' 'tmp_19' <Predicate = (!icmp_ln330)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 75 [1/1] (2.46ns)   --->   "%tmp_20 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imag0_0_data_stream_1)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:332]   --->   Operation 75 'read' 'tmp_20' <Predicate = (!icmp_ln330)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 76 [1/1] (2.46ns)   --->   "%tmp_21 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imag0_0_data_stream_2)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:332]   --->   Operation 76 'read' 'tmp_21' <Predicate = (!icmp_ln330)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str42, i32 %tmp_7)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:681->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:332]   --->   Operation 77 'specregionend' 'empty_39' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "store i8 %tmp_19, i8* %tmp_10" [VIP/vip.cpp:333]   --->   Operation 78 'store' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "store i8 %tmp_20, i8* %tmp_9" [VIP/vip.cpp:333]   --->   Operation 79 'store' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "store i8 %tmp_21, i8* %tmp" [VIP/vip.cpp:333]   --->   Operation 80 'store' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %hls_label_2_begin" [VIP/vip.cpp:333]   --->   Operation 81 'br' <Predicate = (!icmp_ln330)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.93>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str16) nounwind" [VIP/vip.cpp:324]   --->   Operation 82 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str16)" [VIP/vip.cpp:324]   --->   Operation 83 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:327]   --->   Operation 84 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str29)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:672->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:329]   --->   Operation 85 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:676->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:329]   --->   Operation 86 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (2.46ns)   --->   "%tmp_17 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imagSrc_data_stream_0_V)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:329]   --->   Operation 87 'read' 'tmp_17' <Predicate = true> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 88 [1/1] (2.46ns)   --->   "%tmp_18 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imagSrc_data_stream_1_V)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:329]   --->   Operation 88 'read' 'tmp_18' <Predicate = true> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 89 [1/1] (2.46ns)   --->   "%tmp_13 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %imagSrc_data_stream_2_V)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:329]   --->   Operation 89 'read' 'tmp_13' <Predicate = true> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str29, i32 %tmp_6)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:681->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:329]   --->   Operation 90 'specregionend' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str40)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:696->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:339]   --->   Operation 91 'specregionbegin' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:700->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:339]   --->   Operation 92 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln334, label %hls_label_2_end1, label %hls_label_2_end" [VIP/vip.cpp:334]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%ms_val_2_0116_load = load i8* %tmp" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:336]   --->   Operation 94 'load' 'ms_val_2_0116_load' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_9_load = load i8* %tmp_9" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:336]   --->   Operation 95 'load' 'tmp_9_load' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_10_load = load i8* %tmp_10" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:336]   --->   Operation 96 'load' 'tmp_10_load' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag_1_data_stream_0_V, i8 %tmp_10_load)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:336]   --->   Operation 97 'write' <Predicate = (!icmp_ln334)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 98 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag_1_data_stream_1_V, i8 %tmp_9_load)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:336]   --->   Operation 98 'write' <Predicate = (!icmp_ln334)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 99 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag_1_data_stream_2_V, i8 %ms_val_2_0116_load)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:336]   --->   Operation 99 'write' <Predicate = (!icmp_ln334)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str40, i32 %tmp_8)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:705->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:336]   --->   Operation 100 'specregionend' 'empty_37' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "br label %loop_width_end" [VIP/vip.cpp:337]   --->   Operation 101 'br' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag_1_data_stream_0_V, i8 %tmp_17)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:339]   --->   Operation 102 'write' <Predicate = (icmp_ln334)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 103 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag_1_data_stream_1_V, i8 %tmp_18)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:339]   --->   Operation 103 'write' <Predicate = (icmp_ln334)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 104 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag_1_data_stream_2_V, i8 %tmp_13)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:339]   --->   Operation 104 'write' <Predicate = (icmp_ln334)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str40, i32 %tmp_8)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:705->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:339]   --->   Operation 105 'specregionend' 'empty_40' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "br label %loop_width_end"   --->   Operation 106 'br' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str16, i32 %tmp_5)" [VIP/vip.cpp:342]   --->   Operation 107 'specregionend' 'empty_36' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "br label %1" [VIP/vip.cpp:324]   --->   Operation 108 'br' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_3)" [VIP/vip.cpp:344]   --->   Operation 109 'specregionend' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "br label %0" [VIP/vip.cpp:320]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.872ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V', VIP/vip.cpp:320) [39]  (0.872 ns)

 <State 2>: 2.11ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln887', VIP/vip.cpp:320) [41]  (1.07 ns)
	blocking operation 1.03 ns on control path)

 <State 3>: 1.4ns
The critical path consists of the following:
	'add' operation ('k', VIP/vip.cpp:324) [56]  (1.4 ns)

 <State 4>: 2.27ns
The critical path consists of the following:
	'phi' operation ('op2', VIP/vip.cpp:324) with incoming values : ('k', VIP/vip.cpp:324) ('add_ln324', VIP/vip.cpp:324) [60]  (0 ns)
	'getelementptr' operation ('mask2_addr', VIP/vip.cpp:330) [77]  (0 ns)
	'load' operation ('mask2_load', VIP/vip.cpp:330) on array 'mask2' [78]  (2.27 ns)

 <State 5>: 3.85ns
The critical path consists of the following:
	'load' operation ('mask2_load', VIP/vip.cpp:330) on array 'mask2' [78]  (2.27 ns)
	'and' operation ('and_ln334', VIP/vip.cpp:334) [99]  (0 ns)
	'icmp' operation ('icmp_ln334', VIP/vip.cpp:334) [100]  (1.58 ns)

 <State 6>: 2.47ns
The critical path consists of the following:
	fifo read on port 'imag0_0.data_stream[0].V', VIP/vip.cpp:292 (G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:332) [89]  (2.47 ns)

 <State 7>: 4.94ns
The critical path consists of the following:
	fifo read on port 'imagSrc_data_stream_0_V' (G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->VIP/vip.cpp:329) [71]  (2.47 ns)
	fifo write on port 'imag_1_data_stream_0_V' (G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:339) [114]  (2.47 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
