

================================================================
== Vitis HLS Report for 'xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width'
================================================================
* Date:           Tue Jun 24 19:14:43 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       31|   480030|  0.310 us|  4.800 ms|   31|  480030|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- loop_height_loop_width  |       29|   480028|        30|          1|          1|  1 ~ 480000|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 1, D = 31, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 33 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 34 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 35 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_0_0_010522_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010522_reload"   --->   Operation 36 'read' 'p_0_0_010522_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln137_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln137"   --->   Operation 37 'read' 'sext_ln137_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_0_0_010532_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010532_reload"   --->   Operation 38 'read' 'p_0_0_010532_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln136_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln136_2"   --->   Operation 39 'read' 'sext_ln136_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln136_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln136_1"   --->   Operation 40 'read' 'sext_ln136_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln136_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln136"   --->   Operation 41 'read' 'sext_ln136_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_0_0_010314_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010314_reload"   --->   Operation 42 'read' 'p_0_0_010314_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_0_0_010312_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010312_reload"   --->   Operation 43 'read' 'p_0_0_010312_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln131_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln131"   --->   Operation 44 'read' 'sext_ln131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_0_0_010442_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010442_reload"   --->   Operation 45 'read' 'p_0_0_010442_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_0_0_010420_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010420_reload"   --->   Operation 46 'read' 'p_0_0_010420_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_0_0_010418_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010418_reload"   --->   Operation 47 'read' 'p_0_0_010418_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_0_0_010424_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010424_reload"   --->   Operation 48 'read' 'p_0_0_010424_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_0_0_010430_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010430_reload"   --->   Operation 49 'read' 'p_0_0_010430_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_0_0_010428_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010428_reload"   --->   Operation 50 'read' 'p_0_0_010428_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_0_0_010434_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010434_reload"   --->   Operation 51 'read' 'p_0_0_010434_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_0_0_010440_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010440_reload"   --->   Operation 52 'read' 'p_0_0_010440_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_0_0_010436_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_0_0_010436_reload"   --->   Operation 53 'read' 'p_0_0_010436_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%cols_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cols"   --->   Operation 54 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mul_ln163_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln163"   --->   Operation 55 'read' 'mul_ln163_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln137_cast = sext i32 %sext_ln137_read"   --->   Operation 56 'sext' 'sext_ln137_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln136_2_cast = sext i32 %sext_ln136_2_read"   --->   Operation 57 'sext' 'sext_ln136_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln136_1_cast = sext i32 %sext_ln136_1_read"   --->   Operation 58 'sext' 'sext_ln136_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln136_cast = sext i32 %sext_ln136_read"   --->   Operation 59 'sext' 'sext_ln136_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln131_cast = sext i32 %sext_ln131_read"   --->   Operation 60 'sext' 'sext_ln131_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapyRMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mapxRMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %i_6"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %j"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body44"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.54>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195]   --->   Operation 67 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.55ns)   --->   "%icmp_ln195 = icmp_eq  i32 %indvar_flatten_load, i32 %mul_ln163_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195]   --->   Operation 68 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.55ns)   --->   "%add_ln195 = add i32 %indvar_flatten_load, i32 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195]   --->   Operation 69 'add' 'add_ln195' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %for.inc55.loopexit, void %for.end57.loopexit.exitStub" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195]   --->   Operation 70 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%j_load = load i16 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200]   --->   Operation 71 'load' 'j_load' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%i_6_load = load i16 %i_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195]   --->   Operation 72 'load' 'i_6_load' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.07ns)   --->   "%i = add i16 %i_6_load, i16 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195]   --->   Operation 73 'add' 'i' <Predicate = (!icmp_ln195)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (2.07ns)   --->   "%icmp_ln200 = icmp_eq  i16 %j_load, i16 %cols_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200]   --->   Operation 74 'icmp' 'icmp_ln200' <Predicate = (!icmp_ln195)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.80ns)   --->   "%select_ln195 = select i1 %icmp_ln200, i16 0, i16 %j_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195]   --->   Operation 75 'select' 'select_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.80ns)   --->   "%select_ln195_1 = select i1 %icmp_ln200, i16 %i, i16 %i_6_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195]   --->   Operation 76 'select' 'select_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i16 %select_ln195_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195]   --->   Operation 77 'trunc' 'trunc_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%jfixed = trunc i16 %select_ln195" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:208]   --->   Operation 78 'trunc' 'jfixed' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.07ns)   --->   "%j_7 = add i16 %select_ln195, i16 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200]   --->   Operation 79 'add' 'j_7' <Predicate = (!icmp_ln195)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln200 = store i32 %add_ln195, i32 %indvar_flatten" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200]   --->   Operation 80 'store' 'store_ln200' <Predicate = (!icmp_ln195)> <Delay = 1.58>
ST_2 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln200 = store i16 %select_ln195_1, i16 %i_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200]   --->   Operation 81 'store' 'store_ln200' <Predicate = (!icmp_ln195)> <Delay = 1.58>
ST_2 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln200 = store i16 %j_7, i16 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200]   --->   Operation 82 'store' 'store_ln200' <Predicate = (!icmp_ln195)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i11 %trunc_ln195" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195]   --->   Operation 83 'zext' 'zext_ln195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i11 %jfixed" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:112->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 84 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (2.06ns)   --->   Input mux for Operation 85 '%mul_ln112 = mul i32 %p_0_0_010436_reload_read, i32 %zext_ln195'
ST_3 : Operation 85 [2/2] (4.84ns)   --->   "%mul_ln112 = mul i32 %p_0_0_010436_reload_read, i32 %zext_ln195" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:112->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 85 'mul' 'mul_ln112' <Predicate = true> <Delay = 4.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (2.06ns)   --->   Input mux for Operation 86 '%mul_ln112_1 = mul i32 %p_0_0_010440_reload_read, i32 %zext_ln112'
ST_3 : Operation 86 [2/2] (4.84ns)   --->   "%mul_ln112_1 = mul i32 %p_0_0_010440_reload_read, i32 %zext_ln112" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:112->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 86 'mul' 'mul_ln112_1' <Predicate = true> <Delay = 4.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (2.06ns)   --->   Input mux for Operation 87 '%mul_ln113 = mul i32 %p_0_0_010428_reload_read, i32 %zext_ln195'
ST_3 : Operation 87 [2/2] (4.84ns)   --->   "%mul_ln113 = mul i32 %p_0_0_010428_reload_read, i32 %zext_ln195" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:113->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 87 'mul' 'mul_ln113' <Predicate = true> <Delay = 4.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (2.06ns)   --->   Input mux for Operation 88 '%mul_ln113_1 = mul i32 %p_0_0_010430_reload_read, i32 %zext_ln112'
ST_3 : Operation 88 [2/2] (4.84ns)   --->   "%mul_ln113_1 = mul i32 %p_0_0_010430_reload_read, i32 %zext_ln112" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:113->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 88 'mul' 'mul_ln113_1' <Predicate = true> <Delay = 4.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (2.06ns)   --->   Input mux for Operation 89 '%mul_ln120 = mul i32 %p_0_0_010418_reload_read, i32 %zext_ln195'
ST_3 : Operation 89 [2/2] (4.84ns)   --->   "%mul_ln120 = mul i32 %p_0_0_010418_reload_read, i32 %zext_ln195" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:120->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 89 'mul' 'mul_ln120' <Predicate = true> <Delay = 4.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (2.06ns)   --->   Input mux for Operation 90 '%mul_ln120_1 = mul i32 %p_0_0_010420_reload_read, i32 %zext_ln112'
ST_3 : Operation 90 [2/2] (4.84ns)   --->   "%mul_ln120_1 = mul i32 %p_0_0_010420_reload_read, i32 %zext_ln112" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:120->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 90 'mul' 'mul_ln120_1' <Predicate = true> <Delay = 4.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 91 [1/2] (6.91ns)   --->   "%mul_ln112 = mul i32 %p_0_0_010436_reload_read, i32 %zext_ln195" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:112->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 91 'mul' 'mul_ln112' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/2] (6.91ns)   --->   "%mul_ln112_1 = mul i32 %p_0_0_010440_reload_read, i32 %zext_ln112" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:112->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 92 'mul' 'mul_ln112_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/2] (6.91ns)   --->   "%mul_ln113 = mul i32 %p_0_0_010428_reload_read, i32 %zext_ln195" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:113->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 93 'mul' 'mul_ln113' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/2] (6.91ns)   --->   "%mul_ln113_1 = mul i32 %p_0_0_010430_reload_read, i32 %zext_ln112" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:113->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 94 'mul' 'mul_ln113_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/2] (6.91ns)   --->   "%mul_ln120 = mul i32 %p_0_0_010418_reload_read, i32 %zext_ln195" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:120->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 95 'mul' 'mul_ln120' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/2] (6.91ns)   --->   "%mul_ln120_1 = mul i32 %p_0_0_010420_reload_read, i32 %zext_ln112" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:120->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 96 'mul' 'mul_ln120_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.92>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln112 = add i32 %p_0_0_010434_reload_read, i32 %mul_ln112_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:112->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 97 'add' 'add_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%p_x = add i32 %add_ln112, i32 %mul_ln112" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:112->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 98 'add' 'p_x' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113 = add i32 %p_0_0_010424_reload_read, i32 %mul_ln113_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:113->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 99 'add' 'add_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%p_y = add i32 %add_ln113, i32 %mul_ln113" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:113->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 100 'add' 'p_y' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (2.55ns)   --->   "%sub_ln120 = sub i32 2097152, i32 %p_0_0_010442_reload_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:120->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 101 'sub' 'sub_ln120' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%w = sub i32 %sub_ln120, i32 %mul_ln120" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:120->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 102 'sub' 'w' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%winv = sub i32 %w, i32 %mul_ln120_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:50->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:121->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 103 'sub' 'winv' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i32 %p_x" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:122->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 104 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i32 %winv" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:122->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 105 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_6 : [1/1] (2.66ns)   --->   Input mux for Operation 106 '%mul_ln122 = mul i52 %sext_ln122, i52 %sext_ln122_1'
ST_6 : Operation 106 [2/2] (4.25ns)   --->   "%mul_ln122 = mul i52 %sext_ln122, i52 %sext_ln122_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:122->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 106 'mul' 'mul_ln122' <Predicate = true> <Delay = 4.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i32 %p_y" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:123->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 107 'sext' 'sext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : [1/1] (2.66ns)   --->   Input mux for Operation 108 '%mul_ln123 = mul i52 %sext_ln123, i52 %sext_ln122_1'
ST_6 : Operation 108 [2/2] (4.25ns)   --->   "%mul_ln123 = mul i52 %sext_ln123, i52 %sext_ln122_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:123->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 108 'mul' 'mul_ln123' <Predicate = true> <Delay = 4.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 109 [1/2] (6.91ns)   --->   "%mul_ln122 = mul i52 %sext_ln122, i52 %sext_ln122_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:122->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 109 'mul' 'mul_ln122' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%x = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln122, i32 20, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:122->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 110 'partselect' 'x' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/2] (6.91ns)   --->   "%mul_ln123 = mul i52 %sext_ln123, i52 %sext_ln122_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:123->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 111 'mul' 'mul_ln123' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%y = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln123, i32 20, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:123->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 112 'partselect' 'y' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i32 %x" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:126->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 113 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (2.66ns)   --->   Input mux for Operation 114 '%x2t = mul i52 %sext_ln126, i52 %sext_ln126'
ST_8 : Operation 114 [2/2] (4.25ns)   --->   "%x2t = mul i52 %sext_ln126, i52 %sext_ln126" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:126->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 114 'mul' 'x2t' <Predicate = true> <Delay = 4.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln126_1 = sext i32 %y" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:126->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 115 'sext' 'sext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (2.66ns)   --->   Input mux for Operation 116 '%y2t = mul i52 %sext_ln126_1, i52 %sext_ln126_1'
ST_8 : Operation 116 [2/2] (4.25ns)   --->   "%y2t = mul i52 %sext_ln126_1, i52 %sext_ln126_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:126->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 116 'mul' 'y2t' <Predicate = true> <Delay = 4.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 117 [1/2] (6.91ns)   --->   "%x2t = mul i52 %sext_ln126, i52 %sext_ln126" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:126->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 117 'mul' 'x2t' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/2] (6.91ns)   --->   "%y2t = mul i52 %sext_ln126_1, i52 %sext_ln126_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:126->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 118 'mul' 'y2t' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %x2t, i32 20, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 119 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %y2t, i32 20, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 120 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.21>
ST_10 : Operation 121 [1/1] (3.21ns)   --->   "%add_ln128 = add i52 %x2t, i52 %y2t" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:128->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 121 'add' 'add_ln128' <Predicate = true> <Delay = 3.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%r2 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %add_ln128, i32 20, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:128->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 122 'partselect' 'r2' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln131_1 = sext i32 %r2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 123 'sext' 'sext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_11 : [1/1] (2.66ns)   --->   Input mux for Operation 124 '%mul_ln131 = mul i52 %sext_ln131_1, i52 %sext_ln131_cast'
ST_11 : Operation 124 [2/2] (4.25ns)   --->   "%mul_ln131 = mul i52 %sext_ln131_1, i52 %sext_ln131_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 124 'mul' 'mul_ln131' <Predicate = true> <Delay = 4.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_13, i1 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 125 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln136_7 = sext i33 %shl_ln3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 126 'sext' 'sext_ln136_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln136_8 = sext i32 %r2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 127 'sext' 'sext_ln136_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (2.59ns)   --->   "%add_ln136_1 = add i34 %sext_ln136_7, i34 %sext_ln136_8" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 128 'add' 'add_ln136_1' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %tmp_14, i1 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 129 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln137_1 = sext i33 %shl_ln4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 130 'sext' 'sext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (2.59ns)   --->   "%add_ln137 = add i34 %sext_ln137_1, i34 %sext_ln136_8" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 131 'add' 'add_ln137' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 132 [1/2] (6.91ns)   --->   "%mul_ln131 = mul i52 %sext_ln131_1, i52 %sext_ln131_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 132 'mul' 'mul_ln131' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln136_9 = sext i34 %add_ln136_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 133 'sext' 'sext_ln136_9' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (1.58ns)   --->   Input mux for Operation 134 '%mul_ln136_2 = mul i52 %sext_ln136_9, i52 %sext_ln136_1_cast'
ST_12 : Operation 134 [2/2] (5.32ns)   --->   "%mul_ln136_2 = mul i52 %sext_ln136_9, i52 %sext_ln136_1_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 134 'mul' 'mul_ln136_2' <Predicate = true> <Delay = 5.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln137_2 = sext i34 %add_ln137" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 135 'sext' 'sext_ln137_2' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (1.58ns)   --->   Input mux for Operation 136 '%mul_ln137_1 = mul i52 %sext_ln137_2, i52 %sext_ln136_cast'
ST_12 : Operation 136 [2/2] (5.32ns)   --->   "%mul_ln137_1 = mul i52 %sext_ln137_2, i52 %sext_ln136_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 136 'mul' 'mul_ln137_1' <Predicate = true> <Delay = 5.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %p_0_0_010312_reload_read, i20 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 137 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (3.21ns)   --->   "%add_ln131 = add i52 %mul_ln131, i52 %shl_ln2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 138 'add' 'add_ln131' <Predicate = true> <Delay = 3.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %add_ln131, i32 20, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 139 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/2] (6.91ns)   --->   "%mul_ln136_2 = mul i52 %sext_ln136_9, i52 %sext_ln136_1_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 140 'mul' 'mul_ln136_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln136_2 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln136_2, i32 20, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 141 'partselect' 'trunc_ln136_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/2] (6.91ns)   --->   "%mul_ln137_1 = mul i52 %sext_ln137_2, i52 %sext_ln136_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 142 'mul' 'mul_ln137_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln137_1 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln137_1, i32 20, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 143 'partselect' 'trunc_ln137_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln131_2 = sext i32 %trunc_ln" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 144 'sext' 'sext_ln131_2' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (2.66ns)   --->   Input mux for Operation 145 '%mul_ln131_1 = mul i52 %sext_ln131_2, i52 %sext_ln131_1'
ST_14 : Operation 145 [2/2] (4.25ns)   --->   "%mul_ln131_1 = mul i52 %sext_ln131_2, i52 %sext_ln131_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 145 'mul' 'mul_ln131_1' <Predicate = true> <Delay = 4.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 146 [1/2] (6.91ns)   --->   "%mul_ln131_1 = mul i52 %sext_ln131_2, i52 %sext_ln131_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 146 'mul' 'mul_ln131_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.21>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln131_1 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %p_0_0_010314_reload_read, i20 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 147 'bitconcatenate' 'shl_ln131_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (3.21ns)   --->   "%add_ln131_1 = add i52 %mul_ln131_1, i52 %shl_ln131_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 148 'add' 'add_ln131_1' <Predicate = true> <Delay = 3.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln131_1 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %add_ln131_1, i32 20, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 149 'partselect' 'trunc_ln131_1' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln131_3 = sext i32 %trunc_ln131_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 150 'sext' 'sext_ln131_3' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (2.66ns)   --->   Input mux for Operation 151 '%mul_ln131_2 = mul i52 %sext_ln131_3, i52 %sext_ln131_1'
ST_17 : Operation 151 [2/2] (4.25ns)   --->   "%mul_ln131_2 = mul i52 %sext_ln131_3, i52 %sext_ln131_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 151 'mul' 'mul_ln131_2' <Predicate = true> <Delay = 4.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %x, i1 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:127->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 152 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln127 = sext i33 %shl_ln" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:127->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 153 'sext' 'sext_ln127' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 154 [2/2] (6.91ns)   --->   "%mul_ln127 = mul i52 %sext_ln127, i52 %sext_ln126_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:127->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 154 'mul' 'mul_ln127' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 155 [1/2] (6.91ns)   --->   "%mul_ln131_2 = mul i52 %sext_ln131_3, i52 %sext_ln131_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 155 'mul' 'mul_ln131_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 156 [1/2] (6.91ns)   --->   "%mul_ln127 = mul i52 %sext_ln127, i52 %sext_ln126_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:127->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 156 'mul' 'mul_ln127' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%p_2xy = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln127, i32 20, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:127->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 157 'partselect' 'p_2xy' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (3.21ns)   --->   "%add_ln131_2 = add i52 %mul_ln131_2, i52 1099511627776" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 158 'add' 'add_ln131_2' <Predicate = true> <Delay = 3.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%kr = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %add_ln131_2, i32 20, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 159 'partselect' 'kr' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln136_3 = sext i32 %kr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 160 'sext' 'sext_ln136_3' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (2.66ns)   --->   Input mux for Operation 161 '%mul_ln136 = mul i52 %sext_ln136_3, i52 %sext_ln126'
ST_20 : Operation 161 [2/2] (4.25ns)   --->   "%mul_ln136 = mul i52 %sext_ln136_3, i52 %sext_ln126" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 161 'mul' 'mul_ln136' <Predicate = true> <Delay = 4.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln136_4 = sext i32 %p_2xy" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 162 'sext' 'sext_ln136_4' <Predicate = true> <Delay = 0.00>
ST_20 : [1/1] (2.66ns)   --->   Input mux for Operation 163 '%mul_ln136_1 = mul i52 %sext_ln136_4, i52 %sext_ln136_cast'
ST_20 : Operation 163 [2/2] (4.25ns)   --->   "%mul_ln136_1 = mul i52 %sext_ln136_4, i52 %sext_ln136_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 163 'mul' 'mul_ln136_1' <Predicate = true> <Delay = 4.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (2.66ns)   --->   Input mux for Operation 164 '%mul_ln137 = mul i52 %sext_ln136_3, i52 %sext_ln126_1'
ST_20 : Operation 164 [2/2] (4.25ns)   --->   "%mul_ln137 = mul i52 %sext_ln136_3, i52 %sext_ln126_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 164 'mul' 'mul_ln137' <Predicate = true> <Delay = 4.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (2.66ns)   --->   Input mux for Operation 165 '%mul_ln137_2 = mul i52 %sext_ln136_4, i52 %sext_ln136_1_cast'
ST_20 : Operation 165 [2/2] (4.25ns)   --->   "%mul_ln137_2 = mul i52 %sext_ln136_4, i52 %sext_ln136_1_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 165 'mul' 'mul_ln137_2' <Predicate = true> <Delay = 4.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.91>
ST_21 : Operation 166 [1/2] (6.91ns)   --->   "%mul_ln136 = mul i52 %sext_ln136_3, i52 %sext_ln126" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 166 'mul' 'mul_ln136' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln136, i32 20, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 167 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [1/2] (6.91ns)   --->   "%mul_ln136_1 = mul i52 %sext_ln136_4, i52 %sext_ln136_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 168 'mul' 'mul_ln136_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln136_1 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln136_1, i32 20, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 169 'partselect' 'trunc_ln136_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 170 [1/2] (6.91ns)   --->   "%mul_ln137 = mul i52 %sext_ln136_3, i52 %sext_ln126_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 170 'mul' 'mul_ln137' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln137, i32 20, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 171 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 172 [1/2] (6.91ns)   --->   "%mul_ln137_2 = mul i52 %sext_ln136_4, i52 %sext_ln136_1_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 172 'mul' 'mul_ln137_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln137_2 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln137_2, i32 20, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 173 'partselect' 'trunc_ln137_2' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 5.14>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln136_5 = sext i32 %trunc_ln2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 174 'sext' 'sext_ln136_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln136_6 = sext i32 %trunc_ln136_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 175 'sext' 'sext_ln136_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (2.55ns)   --->   "%add_ln136 = add i33 %sext_ln136_5, i33 %sext_ln136_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 176 'add' 'add_ln136' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln136_10 = sext i33 %add_ln136" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 177 'sext' 'sext_ln136_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln136_11 = sext i32 %trunc_ln136_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 178 'sext' 'sext_ln136_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (2.59ns)   --->   "%add_ln136_2 = add i34 %sext_ln136_10, i34 %sext_ln136_11" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 179 'add' 'add_ln136_2' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln137_3 = sext i32 %trunc_ln3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 180 'sext' 'sext_ln137_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln137_4 = sext i32 %trunc_ln137_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 181 'sext' 'sext_ln137_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (2.55ns)   --->   "%add_ln137_1 = add i33 %sext_ln137_3, i33 %sext_ln137_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 182 'add' 'add_ln137_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln137_5 = sext i33 %add_ln137_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 183 'sext' 'sext_ln137_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln137_6 = sext i32 %trunc_ln137_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 184 'sext' 'sext_ln137_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 185 [1/1] (2.59ns)   --->   "%add_ln137_2 = add i34 %sext_ln137_5, i34 %sext_ln137_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 185 'add' 'add_ln137_2' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln136_12 = sext i34 %add_ln136_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 186 'sext' 'sext_ln136_12' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.58ns)   --->   Input mux for Operation 187 '%mul_ln136_3 = mul i65 %sext_ln136_12, i65 %sext_ln136_2_cast'
ST_23 : Operation 187 [2/2] (5.32ns)   --->   "%mul_ln136_3 = mul i65 %sext_ln136_12, i65 %sext_ln136_2_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 187 'mul' 'mul_ln136_3' <Predicate = true> <Delay = 5.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln137_7 = sext i34 %add_ln137_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 188 'sext' 'sext_ln137_7' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.58ns)   --->   Input mux for Operation 189 '%mul_ln137_3 = mul i65 %sext_ln137_7, i65 %sext_ln137_cast'
ST_23 : Operation 189 [2/2] (5.32ns)   --->   "%mul_ln137_3 = mul i65 %sext_ln137_7, i65 %sext_ln137_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 189 'mul' 'mul_ln137_3' <Predicate = true> <Delay = 5.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.91>
ST_24 : Operation 190 [1/2] (6.91ns)   --->   "%mul_ln136_3 = mul i65 %sext_ln136_12, i65 %sext_ln136_2_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 190 'mul' 'mul_ln136_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/2] (6.91ns)   --->   "%mul_ln137_3 = mul i65 %sext_ln137_7, i65 %sext_ln137_cast" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 191 'mul' 'mul_ln137_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.63>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln136_1 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %p_0_0_010532_reload_read, i20 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 192 'bitconcatenate' 'shl_ln136_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln136_13 = sext i52 %shl_ln136_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 193 'sext' 'sext_ln136_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (3.54ns)   --->   "%add_ln136_3 = add i65 %mul_ln136_3, i65 %sext_ln136_13" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 194 'add' 'add_ln136_3' <Predicate = true> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %add_ln136_3, i32 64" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 195 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln136_3 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %add_ln136_3, i32 35, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 196 'partselect' 'trunc_ln136_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln136)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %add_ln136_3, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 197 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %add_ln136_3, i32 34" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 198 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i1 %tmp_288" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 199 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (2.10ns)   --->   "%add_ln136_4 = add i17 %trunc_ln136_3, i17 %zext_ln136" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 200 'add' 'add_ln136_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln136_4, i32 16" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 201 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln136)   --->   "%xor_ln136 = xor i1 %tmp_289, i1 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 202 'xor' 'xor_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 203 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln136 = and i1 %tmp_287, i1 %xor_ln136" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 203 'and' 'and_ln136' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%tmp = partselect i12 @_ssdm_op_PartSelect.i12.i65.i32.i32, i65 %add_ln136_3, i32 53, i32 64" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 204 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (1.54ns)   --->   "%icmp_ln136 = icmp_eq  i12 %tmp, i12 4095" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 205 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i13 @_ssdm_op_PartSelect.i13.i65.i32.i32, i65 %add_ln136_3, i32 52, i32 64" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 206 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 207 [1/1] (1.67ns)   --->   "%icmp_ln136_1 = icmp_eq  i13 %tmp_10, i13 8191" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 207 'icmp' 'icmp_ln136_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 208 [1/1] (1.67ns)   --->   "%icmp_ln136_2 = icmp_eq  i13 %tmp_10, i13 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 208 'icmp' 'icmp_ln136_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln137_1 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %p_0_0_010522_reload_read, i20 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 209 'bitconcatenate' 'shl_ln137_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln137_8 = sext i52 %shl_ln137_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 210 'sext' 'sext_ln137_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (3.54ns)   --->   "%add_ln137_3 = add i65 %mul_ln137_3, i65 %sext_ln137_8" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 211 'add' 'add_ln137_3' <Predicate = true> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %add_ln137_3, i32 64" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 212 'bitselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln137_3 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %add_ln137_3, i32 35, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 213 'partselect' 'trunc_ln137_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln137)   --->   "%tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %add_ln137_3, i32 51" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 214 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %add_ln137_3, i32 34" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 215 'bitselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i1 %tmp_293" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 216 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 217 [1/1] (2.10ns)   --->   "%add_ln137_4 = add i17 %trunc_ln137_3, i17 %zext_ln137" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 217 'add' 'add_ln137_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_294 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln137_4, i32 16" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 218 'bitselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln137)   --->   "%xor_ln137 = xor i1 %tmp_294, i1 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 219 'xor' 'xor_ln137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 220 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln137 = and i1 %tmp_292, i1 %xor_ln137" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 220 'and' 'and_ln137' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i12 @_ssdm_op_PartSelect.i12.i65.i32.i32, i65 %add_ln137_3, i32 53, i32 64" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 221 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 222 [1/1] (1.54ns)   --->   "%icmp_ln137 = icmp_eq  i12 %tmp_11, i12 4095" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 222 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i13 @_ssdm_op_PartSelect.i13.i65.i32.i32, i65 %add_ln137_3, i32 52, i32 64" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 223 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 224 [1/1] (1.67ns)   --->   "%icmp_ln137_1 = icmp_eq  i13 %tmp_12, i13 8191" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 224 'icmp' 'icmp_ln137_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 225 [1/1] (1.67ns)   --->   "%icmp_ln137_2 = icmp_eq  i13 %tmp_12, i13 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 225 'icmp' 'icmp_ln137_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.85>
ST_26 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_3)   --->   "%select_ln136 = select i1 %and_ln136, i1 %icmp_ln136_1, i1 %icmp_ln136_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 226 'select' 'select_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %add_ln136_3, i32 52" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 227 'bitselect' 'tmp_290' <Predicate = (and_ln136)> <Delay = 0.00>
ST_26 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%xor_ln136_4 = xor i1 %tmp_290, i1 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 228 'xor' 'xor_ln136_4' <Predicate = (and_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%and_ln136_1 = and i1 %icmp_ln136, i1 %xor_ln136_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 229 'and' 'and_ln136_1' <Predicate = (and_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%select_ln136_1 = select i1 %and_ln136, i1 %and_ln136_1, i1 %icmp_ln136_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 230 'select' 'select_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_1)   --->   "%and_ln136_2 = and i1 %and_ln136, i1 %icmp_ln136_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 231 'and' 'and_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_3)   --->   "%xor_ln136_1 = xor i1 %select_ln136, i1 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 232 'xor' 'xor_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_3)   --->   "%or_ln136 = or i1 %tmp_289, i1 %xor_ln136_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 233 'or' 'or_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_3)   --->   "%xor_ln136_2 = xor i1 %tmp_286, i1 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 234 'xor' 'xor_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 235 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln136_3 = and i1 %or_ln136, i1 %xor_ln136_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 235 'and' 'and_ln136_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 236 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln136_4 = and i1 %tmp_289, i1 %select_ln136_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 236 'and' 'and_ln136_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_1)   --->   "%or_ln136_2 = or i1 %and_ln136_2, i1 %and_ln136_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 237 'or' 'or_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_1)   --->   "%xor_ln136_3 = xor i1 %or_ln136_2, i1 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 238 'xor' 'xor_ln136_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_1)   --->   "%and_ln136_5 = and i1 %tmp_286, i1 %xor_ln136_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 239 'and' 'and_ln136_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%select_ln136_2 = select i1 %and_ln136_3, i17 65535, i17 65536" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 240 'select' 'select_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 241 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln136_1 = or i1 %and_ln136_3, i1 %and_ln136_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 241 'or' 'or_ln136_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 242 [1/1] (0.78ns) (out node of the LUT)   --->   "%u = select i1 %or_ln136_1, i17 %select_ln136_2, i17 %add_ln136_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 242 'select' 'u' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln137_3)   --->   "%select_ln137 = select i1 %and_ln137, i1 %icmp_ln137_1, i1 %icmp_ln137_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 243 'select' 'select_ln137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln137_4)   --->   "%tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %add_ln137_3, i32 52" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 244 'bitselect' 'tmp_295' <Predicate = (and_ln137)> <Delay = 0.00>
ST_26 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln137_4)   --->   "%xor_ln137_4 = xor i1 %tmp_295, i1 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 245 'xor' 'xor_ln137_4' <Predicate = (and_ln137)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln137_4)   --->   "%and_ln137_1 = and i1 %icmp_ln137, i1 %xor_ln137_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 246 'and' 'and_ln137_1' <Predicate = (and_ln137)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln137_4)   --->   "%select_ln137_1 = select i1 %and_ln137, i1 %and_ln137_1, i1 %icmp_ln137_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 247 'select' 'select_ln137_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node or_ln137_1)   --->   "%and_ln137_2 = and i1 %and_ln137, i1 %icmp_ln137_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 248 'and' 'and_ln137_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln137_3)   --->   "%xor_ln137_1 = xor i1 %select_ln137, i1 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 249 'xor' 'xor_ln137_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln137_3)   --->   "%or_ln137 = or i1 %tmp_294, i1 %xor_ln137_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 250 'or' 'or_ln137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln137_3)   --->   "%xor_ln137_2 = xor i1 %tmp_291, i1 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 251 'xor' 'xor_ln137_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 252 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln137_3 = and i1 %or_ln137, i1 %xor_ln137_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 252 'and' 'and_ln137_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 253 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln137_4 = and i1 %tmp_294, i1 %select_ln137_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 253 'and' 'and_ln137_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node or_ln137_1)   --->   "%or_ln137_2 = or i1 %and_ln137_2, i1 %and_ln137_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 254 'or' 'or_ln137_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node or_ln137_1)   --->   "%xor_ln137_3 = xor i1 %or_ln137_2, i1 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 255 'xor' 'xor_ln137_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_ln137_1)   --->   "%and_ln137_5 = and i1 %tmp_291, i1 %xor_ln137_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 256 'and' 'and_ln137_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node v)   --->   "%select_ln137_2 = select i1 %and_ln137_3, i17 65535, i17 65536" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 257 'select' 'select_ln137_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 258 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln137_1 = or i1 %and_ln137_3, i1 %and_ln137_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 258 'or' 'or_ln137_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 259 [1/1] (0.78ns) (out node of the LUT)   --->   "%v = select i1 %or_ln137_1, i17 %select_ln137_2, i17 %add_ln137_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:137->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212]   --->   Operation 259 'select' 'v' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %u, i32 16" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 260 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 261 [1/1] (2.10ns)   --->   "%sub_ln219 = sub i17 0, i17 %u" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 261 'sub' 'sub_ln219' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %v, i32 16" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 262 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 263 [1/1] (2.10ns)   --->   "%sub_ln220 = sub i17 0, i17 %v" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 263 'sub' 'sub_ln220' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.43>
ST_27 : Operation 264 [1/1] (2.10ns)   --->   "%icmp_ln219 = icmp_eq  i17 %u, i17 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 264 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 265 [1/1] (0.78ns)   --->   "%select_ln219 = select i1 %tmp_296, i17 %sub_ln219, i17 %u" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 265 'select' 'select_ln219' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i17 @llvm.part.select.i17, i17 %select_ln219, i32 16, i32 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 266 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i17, i1 1, i17 %tmp_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 267 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i18 %tmp_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 268 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_5 = cttz i32 @llvm.cttz.i32, i32 %sext_ln219, i1 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 269 'cttz' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 270 [1/1] (2.55ns)   --->   "%sub_ln219_1 = sub i32 17, i32 %tmp_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 270 'sub' 'sub_ln219_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln219 = trunc i32 %sub_ln219_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 271 'trunc' 'trunc_ln219' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln219_1 = trunc i32 %sub_ln219_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 272 'trunc' 'trunc_ln219_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 273 [1/1] (1.78ns)   --->   "%sub_ln219_4 = sub i5 10, i5 %trunc_ln219_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 273 'sub' 'sub_ln219_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 274 [1/1] (2.10ns)   --->   "%add_ln219_1 = add i17 %trunc_ln219, i17 131048" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 274 'add' 'add_ln219_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%bit_select30_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i17, i17 %select_ln219, i17 %add_ln219_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 275 'bitselect' 'bit_select30_i_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln219_2 = trunc i32 %tmp_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 276 'trunc' 'trunc_ln219_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (2.10ns)   --->   "%icmp_ln220 = icmp_eq  i17 %v, i17 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 277 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 278 [1/1] (0.78ns)   --->   "%select_ln220 = select i1 %tmp_300, i17 %sub_ln220, i17 %v" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 278 'select' 'select_ln220' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i17 @llvm.part.select.i17, i17 %select_ln220, i32 16, i32 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 279 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i17, i1 1, i17 %tmp_9" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 280 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln220 = sext i18 %tmp_s" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 281 'sext' 'sext_ln220' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_1 = cttz i32 @llvm.cttz.i32, i32 %sext_ln220, i1 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 282 'cttz' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 283 [1/1] (2.55ns)   --->   "%sub_ln220_1 = sub i32 17, i32 %tmp_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 283 'sub' 'sub_ln220_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln220 = trunc i32 %sub_ln220_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 284 'trunc' 'trunc_ln220' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln220_1 = trunc i32 %sub_ln220_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 285 'trunc' 'trunc_ln220_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 286 [1/1] (1.78ns)   --->   "%sub_ln220_4 = sub i5 10, i5 %trunc_ln220_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 286 'sub' 'sub_ln220_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 287 [1/1] (2.10ns)   --->   "%add_ln220_1 = add i17 %trunc_ln220, i17 131048" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 287 'add' 'add_ln220_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "%bit_select30_i_i1 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i17, i17 %select_ln220, i17 %add_ln220_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 288 'bitselect' 'bit_select30_i_i1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln220_2 = trunc i32 %tmp_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 289 'trunc' 'trunc_ln220_2' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 6.97>
ST_28 : Operation 290 [1/1] (2.55ns)   --->   "%add_ln219 = add i32 %sub_ln219_1, i32 4294967272" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 290 'add' 'add_ln219' <Predicate = (!icmp_ln219)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_297 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln219, i32 1, i32 31" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 291 'partselect' 'tmp_297' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_28 : Operation 292 [1/1] (2.52ns)   --->   "%icmp_ln219_1 = icmp_sgt  i31 %tmp_297, i31 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 292 'icmp' 'icmp_ln219_1' <Predicate = (!icmp_ln219)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln219_5 = zext i5 %sub_ln219_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 293 'zext' 'zext_ln219_5' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_28 : Operation 294 [1/1] (2.66ns)   --->   "%lshr_ln219_2 = lshr i17 131071, i17 %zext_ln219_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 294 'lshr' 'lshr_ln219_2' <Predicate = (!icmp_ln219)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln219_2)   --->   "%and_ln219_2 = and i17 %select_ln219, i17 %lshr_ln219_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 295 'and' 'and_ln219_2' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 296 [1/1] (2.10ns) (out node of the LUT)   --->   "%icmp_ln219_2 = icmp_ne  i17 %and_ln219_2, i17 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 296 'icmp' 'icmp_ln219_2' <Predicate = (!icmp_ln219)> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln219 = and i1 %icmp_ln219_1, i1 %icmp_ln219_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 297 'and' 'and_ln219' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln219, i32 31" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 298 'bitselect' 'tmp_298' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_28 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln219 = xor i1 %tmp_298, i1 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 299 'xor' 'xor_ln219' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln219_1 = and i1 %bit_select30_i_i, i1 %xor_ln219" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 300 'and' 'and_ln219_1' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln219 = or i1 %and_ln219_1, i1 %and_ln219" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 301 'or' 'or_ln219' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 302 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln219" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 302 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln219)> <Delay = 0.97>
ST_28 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i17 %select_ln219" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 303 'zext' 'zext_ln219' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_28 : Operation 304 [1/1] (2.55ns)   --->   "%icmp_ln219_3 = icmp_sgt  i32 %add_ln219, i32 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 304 'icmp' 'icmp_ln219_3' <Predicate = (!icmp_ln219)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 305 [1/1] (2.55ns)   --->   "%add_ln219_2 = add i32 %sub_ln219_1, i32 4294967271" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 305 'add' 'add_ln219_2' <Predicate = (!icmp_ln219)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln219_1 = zext i32 %add_ln219_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 306 'zext' 'zext_ln219_1' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_28 : Operation 307 [1/1] (4.42ns)   --->   "%lshr_ln219 = lshr i64 %zext_ln219, i64 %zext_ln219_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 307 'lshr' 'lshr_ln219' <Predicate = (!icmp_ln219)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 308 [1/1] (2.55ns)   --->   "%sub_ln219_2 = sub i32 25, i32 %sub_ln219_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 308 'sub' 'sub_ln219_2' <Predicate = (!icmp_ln219)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln219_2 = zext i32 %sub_ln219_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 309 'zext' 'zext_ln219_2' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_28 : Operation 310 [1/1] (4.42ns)   --->   "%shl_ln219 = shl i64 %zext_ln219, i64 %zext_ln219_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 310 'shl' 'shl_ln219' <Predicate = (!icmp_ln219)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 311 [1/1] (2.55ns)   --->   "%add_ln220 = add i32 %sub_ln220_1, i32 4294967272" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 311 'add' 'add_ln220' <Predicate = (!icmp_ln220)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln220, i32 1, i32 31" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 312 'partselect' 'tmp_301' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_28 : Operation 313 [1/1] (2.52ns)   --->   "%icmp_ln220_1 = icmp_sgt  i31 %tmp_301, i31 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 313 'icmp' 'icmp_ln220_1' <Predicate = (!icmp_ln220)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln220_5 = zext i5 %sub_ln220_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 314 'zext' 'zext_ln220_5' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_28 : Operation 315 [1/1] (2.66ns)   --->   "%lshr_ln220_2 = lshr i17 131071, i17 %zext_ln220_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 315 'lshr' 'lshr_ln220_2' <Predicate = (!icmp_ln220)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln220_2)   --->   "%and_ln220_2 = and i17 %select_ln220, i17 %lshr_ln220_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 316 'and' 'and_ln220_2' <Predicate = (!icmp_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 317 [1/1] (2.10ns) (out node of the LUT)   --->   "%icmp_ln220_2 = icmp_ne  i17 %and_ln220_2, i17 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 317 'icmp' 'icmp_ln220_2' <Predicate = (!icmp_ln220)> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln1)   --->   "%and_ln220 = and i1 %icmp_ln220_1, i1 %icmp_ln220_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 318 'and' 'and_ln220' <Predicate = (!icmp_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node or_ln1)   --->   "%tmp_302 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln220, i32 31" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 319 'bitselect' 'tmp_302' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_28 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node or_ln1)   --->   "%xor_ln220 = xor i1 %tmp_302, i1 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 320 'xor' 'xor_ln220' <Predicate = (!icmp_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node or_ln1)   --->   "%and_ln220_1 = and i1 %bit_select30_i_i1, i1 %xor_ln220" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 321 'and' 'and_ln220_1' <Predicate = (!icmp_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node or_ln1)   --->   "%or_ln220 = or i1 %and_ln220_1, i1 %and_ln220" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 322 'or' 'or_ln220' <Predicate = (!icmp_ln220)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 323 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln220" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 323 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln220)> <Delay = 0.97>
ST_28 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i17 %select_ln220" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 324 'zext' 'zext_ln220' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_28 : Operation 325 [1/1] (2.55ns)   --->   "%icmp_ln220_3 = icmp_sgt  i32 %add_ln220, i32 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 325 'icmp' 'icmp_ln220_3' <Predicate = (!icmp_ln220)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 326 [1/1] (2.55ns)   --->   "%add_ln220_2 = add i32 %sub_ln220_1, i32 4294967271" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 326 'add' 'add_ln220_2' <Predicate = (!icmp_ln220)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln220_1 = zext i32 %add_ln220_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 327 'zext' 'zext_ln220_1' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_28 : Operation 328 [1/1] (4.42ns)   --->   "%lshr_ln220 = lshr i64 %zext_ln220, i64 %zext_ln220_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 328 'lshr' 'lshr_ln220' <Predicate = (!icmp_ln220)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 329 [1/1] (2.55ns)   --->   "%sub_ln220_2 = sub i32 25, i32 %sub_ln220_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 329 'sub' 'sub_ln220_2' <Predicate = (!icmp_ln220)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln220_2 = zext i32 %sub_ln220_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 330 'zext' 'zext_ln220_2' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_28 : Operation 331 [1/1] (4.42ns)   --->   "%shl_ln220 = shl i64 %zext_ln220, i64 %zext_ln220_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 331 'shl' 'shl_ln220' <Predicate = (!icmp_ln220)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.52>
ST_29 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln219_3)   --->   "%select_ln219_1 = select i1 %icmp_ln219_3, i64 %lshr_ln219, i64 %shl_ln219" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 332 'select' 'select_ln219_1' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln219_3)   --->   "%zext_ln219_3 = zext i2 %or_ln" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 333 'zext' 'zext_ln219_3' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_29 : Operation 334 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln219_3 = add i64 %select_ln219_1, i64 %zext_ln219_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 334 'add' 'add_ln219_3' <Predicate = (!icmp_ln219)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 335 [1/1] (0.00ns)   --->   "%lshr_ln219_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln219_3, i32 1, i32 63" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 335 'partselect' 'lshr_ln219_1' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_29 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln219_3, i32 25" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 336 'bitselect' 'tmp_299' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_29 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node add_ln220_3)   --->   "%select_ln220_1 = select i1 %icmp_ln220_3, i64 %lshr_ln220, i64 %shl_ln220" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 337 'select' 'select_ln220_1' <Predicate = (!icmp_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node add_ln220_3)   --->   "%zext_ln220_3 = zext i2 %or_ln1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 338 'zext' 'zext_ln220_3' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_29 : Operation 339 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln220_3 = add i64 %select_ln220_1, i64 %zext_ln220_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 339 'add' 'add_ln220_3' <Predicate = (!icmp_ln220)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 340 [1/1] (0.00ns)   --->   "%lshr_ln220_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln220_3, i32 1, i32 63" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 340 'partselect' 'lshr_ln220_1' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_29 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln220_3, i32 25" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 341 'bitselect' 'tmp_303' <Predicate = (!icmp_ln220)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 5.61>
ST_30 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln219_4 = zext i63 %lshr_ln219_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 342 'zext' 'zext_ln219_4' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_30 : Operation 343 [1/1] (1.24ns)   --->   "%select_ln219_2 = select i1 %tmp_299, i8 127, i8 126" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 343 'select' 'select_ln219_2' <Predicate = (!icmp_ln219)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln219_3 = sub i8 12, i8 %trunc_ln219_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 344 'sub' 'sub_ln219_3' <Predicate = (!icmp_ln219)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 345 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln219_4 = add i8 %sub_ln219_3, i8 %select_ln219_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 345 'add' 'add_ln219_4' <Predicate = (!icmp_ln219)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_296, i8 %add_ln219_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 346 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_30 : Operation 347 [1/1] (0.00ns)   --->   "%pi_assign = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln219_4, i9 %tmp_8, i32 23, i32 31" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 347 'partset' 'pi_assign' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_30 : Operation 348 [1/1] (0.00ns)   --->   "%LD = trunc i64 %pi_assign" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 348 'trunc' 'LD' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_30 : Operation 349 [1/1] (0.69ns)   --->   "%select_ln219_3 = select i1 %icmp_ln219, i32 0, i32 %LD" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219]   --->   Operation 349 'select' 'select_ln219_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln220_4 = zext i63 %lshr_ln220_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 350 'zext' 'zext_ln220_4' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_30 : Operation 351 [1/1] (1.24ns)   --->   "%select_ln220_2 = select i1 %tmp_303, i8 127, i8 126" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 351 'select' 'select_ln220_2' <Predicate = (!icmp_ln220)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln220_3 = sub i8 12, i8 %trunc_ln220_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 352 'sub' 'sub_ln220_3' <Predicate = (!icmp_ln220)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 353 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln220_4 = add i8 %sub_ln220_3, i8 %select_ln220_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 353 'add' 'add_ln220_4' <Predicate = (!icmp_ln220)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_300, i8 %add_ln220_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 354 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_30 : Operation 355 [1/1] (0.00ns)   --->   "%pi_assign_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln220_4, i9 %tmp_7, i32 23, i32 31" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 355 'partset' 'pi_assign_1' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_30 : Operation 356 [1/1] (0.00ns)   --->   "%LD_1 = trunc i64 %pi_assign_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 356 'trunc' 'LD_1' <Predicate = (!icmp_ln220)> <Delay = 0.00>
ST_30 : Operation 357 [1/1] (0.69ns)   --->   "%select_ln220_3 = select i1 %icmp_ln220, i32 0, i32 %LD_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:220]   --->   Operation 357 'select' 'select_ln220_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 365 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 365 'ret' 'ret_ln0' <Predicate = (icmp_ln195)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 3.63>
ST_31 : Operation 358 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_height_loop_width_str"   --->   Operation 358 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 359 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 480000, i64 120000"   --->   Operation 359 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 360 [1/1] (0.00ns)   --->   "%specpipeline_ln203 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_84" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:203]   --->   Operation 360 'specpipeline' 'specpipeline_ln203' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 361 [1/1] (0.00ns)   --->   "%specloopname_ln200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200]   --->   Operation 361 'specloopname' 'specloopname_ln200' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 362 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mapxRMat_data, i32 %select_ln219_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:702->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:222]   --->   Operation 362 'write' 'write_ln553' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_31 : Operation 363 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mapyRMat_data, i32 %select_ln220_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:702->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:223]   --->   Operation 363 'write' 'write_ln553' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_31 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln200 = br void %for.body44" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200]   --->   Operation 364 'br' 'br_ln200' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [25]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [53]  (1.588 ns)

 <State 2>: 6.547ns
The critical path consists of the following:
	'load' operation ('j_load', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200) on local variable 'j' [63]  (0.000 ns)
	'icmp' operation ('icmp_ln200', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200) [68]  (2.077 ns)
	'select' operation ('select_ln195', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:195) [69]  (0.805 ns)
	'add' operation ('j', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200) [330]  (2.077 ns)
	'store' operation ('store_ln200', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200) of variable 'j', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:200 on local variable 'j' [333]  (1.588 ns)

 <State 3>: 6.912ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (2.065 ns)
'mul' operation ('mul_ln112', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:112->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [77]  (4.847 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln112', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:112->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [77]  (6.912 ns)

 <State 5>: 6.923ns
The critical path consists of the following:
	'sub' operation ('sub_ln120', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:120->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [87]  (2.552 ns)
	'sub' operation ('w', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:120->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [88]  (0.000 ns)
	'sub' operation ('winv', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:50->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:121->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [89]  (4.371 ns)

 <State 6>: 6.912ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (2.662 ns)
'mul' operation ('mul_ln122', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:122->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [92]  (4.250 ns)

 <State 7>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln122', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:122->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [92]  (6.912 ns)

 <State 8>: 6.912ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (2.662 ns)
'mul' operation ('x2t', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:126->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [98]  (4.250 ns)

 <State 9>: 6.912ns
The critical path consists of the following:
	'mul' operation ('x2t', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:126->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [98]  (6.912 ns)

 <State 10>: 3.211ns
The critical path consists of the following:
	'add' operation ('add_ln128', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:128->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [105]  (3.211 ns)

 <State 11>: 6.912ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (2.662 ns)
'mul' operation ('mul_ln131', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [108]  (4.250 ns)

 <State 12>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln131', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [108]  (6.912 ns)

 <State 13>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln136_2', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [136]  (6.912 ns)

 <State 14>: 6.912ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (2.662 ns)
'mul' operation ('mul_ln131_1', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [113]  (4.250 ns)

 <State 15>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln131_1', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [113]  (6.912 ns)

 <State 16>: 3.211ns
The critical path consists of the following:
	'add' operation ('add_ln131_1', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [115]  (3.211 ns)

 <State 17>: 6.912ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (2.662 ns)
'mul' operation ('mul_ln131_2', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:131->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [118]  (4.250 ns)

 <State 18>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln127', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:127->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [103]  (6.912 ns)

 <State 19>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln127', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:127->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [103]  (6.912 ns)

 <State 20>: 6.912ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (2.662 ns)
'mul' operation ('mul_ln136', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [122]  (4.250 ns)

 <State 21>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln136', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [122]  (6.912 ns)

 <State 22>: 5.145ns
The critical path consists of the following:
	'add' operation ('add_ln136', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [129]  (2.552 ns)
	'add' operation ('add_ln136_2', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [140]  (2.593 ns)

 <State 23>: 6.912ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.588 ns)
'mul' operation ('mul_ln136_3', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [142]  (5.324 ns)

 <State 24>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln136_3', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [142]  (6.912 ns)

 <State 25>: 6.633ns
The critical path consists of the following:
	'add' operation ('add_ln136_3', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [145]  (3.549 ns)
	'add' operation ('add_ln136_4', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [151]  (2.107 ns)
	'xor' operation ('xor_ln136', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [153]  (0.000 ns)
	'and' operation ('and_ln136', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [154]  (0.978 ns)

 <State 26>: 4.858ns
The critical path consists of the following:
	'select' operation ('select_ln136', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [160]  (0.000 ns)
	'xor' operation ('xor_ln136_1', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [166]  (0.000 ns)
	'or' operation ('or_ln136', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [167]  (0.000 ns)
	'and' operation ('and_ln136_3', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [169]  (0.993 ns)
	'or' operation ('or_ln136_1', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [175]  (0.978 ns)
	'select' operation ('u', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:136->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:212) [176]  (0.781 ns)
	'sub' operation ('sub_ln219', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219) [232]  (2.107 ns)

 <State 27>: 5.439ns
The critical path consists of the following:
	'select' operation ('select_ln219', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219) [233]  (0.781 ns)
	'cttz' operation ('tmp_5', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219) [237]  (0.000 ns)
	'sub' operation ('sub_ln219_1', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219) [238]  (2.552 ns)
	'add' operation ('add_ln219_1', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219) [252]  (2.107 ns)

 <State 28>: 6.972ns
The critical path consists of the following:
	'add' operation ('add_ln219_2', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219) [259]  (2.552 ns)
	'lshr' operation ('lshr_ln219', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219) [261]  (4.420 ns)

 <State 29>: 3.520ns
The critical path consists of the following:
	'select' operation ('select_ln219_1', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219) [265]  (0.000 ns)
	'add' operation ('add_ln219_3', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219) [267]  (3.520 ns)

 <State 30>: 5.615ns
The critical path consists of the following:
	'select' operation ('select_ln219_2', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219) [271]  (1.248 ns)
	'add' operation ('add_ln219_4', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219) [274]  (3.669 ns)
	'select' operation ('select_ln219_3', C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:219) [278]  (0.698 ns)

 <State 31>: 3.634ns
The critical path consists of the following:
	fifo write operation ('write_ln553', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:702->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:222) on port 'mapxRMat_data' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:702->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereo_pipeline.hpp:222) [328]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
