<stg><name>sqrt</name>


<trans_list>

<trans id="137" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="res_loc_load" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="5" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
<literal name="res_loc_load" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:0 %p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="64">
<![CDATA[
:1 %agg_result_12_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_12_0_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="64">
<![CDATA[
:2 %agg_result_116_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_116_0_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
:3 %agg_result_1_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="agg_result_1_0_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
:4 %eps_3_2_04_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="eps_3_2_04_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:5 %eps_3_1_05_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="eps_3_1_05_loc"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:6 %eps_3_0_06_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="eps_3_0_06_loc"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:7 %eps_2_2_07_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="eps_2_2_07_loc"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:8 %eps_2_1_08_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="eps_2_1_08_loc"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:9 %num_res_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_res_load_1_loc"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:10 %num_res_load_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_res_load_2_loc"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:11 %eps_1_2_01_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="eps_1_2_01_loc"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
:12 %eps_1_1_02_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="eps_1_1_02_loc"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="64">
<![CDATA[
:13 %res_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_loc"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:14 %aux = alloca i64 1

]]></Node>
<StgValue><ssdm name="aux"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="128">
<![CDATA[
:15 %trunc_ln61 = trunc i128 %p_read

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %icmp_ln61 = icmp_eq  i32 %trunc_ln61, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17 %trunc_ln61_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln61_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:18 %normalizer_1 = bitcast i32 %trunc_ln61_1

]]></Node>
<StgValue><ssdm name="normalizer_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19 %br_ln61 = br i1 %icmp_ln61, void %.critedge25, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %tmp_5 = fcmp_oeq  i32 %normalizer_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %trunc_ln61_2 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln61_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln61_1 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:3 %icmp_ln61_2 = icmp_eq  i23 %trunc_ln61_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %or_ln61 = or i1 %icmp_ln61_2, i1 %icmp_ln61_1

]]></Node>
<StgValue><ssdm name="or_ln61"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %tmp_5 = fcmp_oeq  i32 %normalizer_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %and_ln61 = and i1 %or_ln61, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln61"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln61 = br i1 %and_ln61, void %.critedge, void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:0 %tmp_7 = fcmp_oeq  i32 %normalizer_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:0 %tmp_7 = fcmp_oeq  i32 %normalizer_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge:1 %and_ln61_1 = and i1 %or_ln61, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln61_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:2 %br_ln61 = br i1 %and_ln61_1, void %.critedge25, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.critedge25:0 %br_ln0 = br void %_ZNK3BaneqEf.exit10._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader.preheader:0 %call_ln0 = call void @sqrt_Pipeline_VITIS_LOOP_68_1, i128 %p_read, i1 %res_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="1">
<![CDATA[
.preheader.preheader:0 %call_ln0 = call void @sqrt_Pipeline_VITIS_LOOP_68_1, i128 %p_read, i1 %res_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61" val="0"/>
<literal name="and_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader.preheader:1 %res_loc_load = load i1 %res_loc

]]></Node>
<StgValue><ssdm name="res_loc_load"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61" val="0"/>
<literal name="and_ln61_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:2 %br_ln436 = br i1 %res_loc_load, void %_ZNK3BaneqEf.exit10._crit_edge, void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln436"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="res_loc_load" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:0 %call_ln61 = call void @sqrt_Pipeline_VITIS_LOOP_444_1, i128 %p_read, i32 %normalizer_1, i32 %eps_1_1_02_loc, i32 %eps_1_2_01_loc, i32 %num_res_load_2_loc, i32 %num_res_load_1_loc, i32 %eps_2_1_08_loc, i32 %eps_2_2_07_loc

]]></Node>
<StgValue><ssdm name="call_ln61"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="res_loc_load" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="31" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:22 %p = partselect i31 @_ssdm_op_PartSelect.i31.i128.i32.i32, i128 %p_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
<literal name="res_loc_load" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:0 %trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
<literal name="res_loc_load" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:1 %bitcast_ln437 = bitcast i32 %trunc_ln2

]]></Node>
<StgValue><ssdm name="bitcast_ln437"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
<literal name="res_loc_load" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:2 %trunc_ln437_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln437_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
<literal name="res_loc_load" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:3 %bitcast_ln437_1 = bitcast i32 %trunc_ln437_1

]]></Node>
<StgValue><ssdm name="bitcast_ln437_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61_1" val="1"/>
<literal name="res_loc_load" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61" val="1"/>
<literal name="and_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit:4 %br_ln437 = br void %_ZN3BanC2EiPKf.57.exit

]]></Node>
<StgValue><ssdm name="br_ln437"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:0 %call_ln61 = call void @sqrt_Pipeline_VITIS_LOOP_444_1, i128 %p_read, i32 %normalizer_1, i32 %eps_1_1_02_loc, i32 %eps_1_2_01_loc, i32 %num_res_load_2_loc, i32 %num_res_load_1_loc, i32 %eps_2_1_08_loc, i32 %eps_2_2_07_loc

]]></Node>
<StgValue><ssdm name="call_ln61"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:1 %eps_1_1_02_loc_load = load i32 %eps_1_1_02_loc

]]></Node>
<StgValue><ssdm name="eps_1_1_02_loc_load"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:2 %eps_1_2_01_loc_load = load i32 %eps_1_2_01_loc

]]></Node>
<StgValue><ssdm name="eps_1_2_01_loc_load"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:5 %eps_2_1_08_loc_load = load i32 %eps_2_1_08_loc

]]></Node>
<StgValue><ssdm name="eps_2_1_08_loc_load"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:6 %eps_2_2_07_loc_load = load i32 %eps_2_2_07_loc

]]></Node>
<StgValue><ssdm name="eps_2_2_07_loc_load"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:7 %call_ln0 = call void @sqrt_Pipeline_VITIS_LOOP_169_1, i32 %eps_1_1_02_loc_load, i32 %eps_1_2_01_loc_load, i32 %eps_2_1_08_loc_load, i32 %eps_2_2_07_loc_load, i32 %aux

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:7 %call_ln0 = call void @sqrt_Pipeline_VITIS_LOOP_169_1, i32 %eps_1_1_02_loc_load, i32 %eps_1_2_01_loc_load, i32 %eps_2_1_08_loc_load, i32 %eps_2_2_07_loc_load, i32 %aux

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="76" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:8 %call_ln0 = call void @sqrt_Pipeline_VITIS_LOOP_187_1, i32 %aux, i32 %eps_3_0_06_loc, i32 %eps_3_1_05_loc, i32 %eps_3_2_04_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="77" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:8 %call_ln0 = call void @sqrt_Pipeline_VITIS_LOOP_187_1, i32 %aux, i32 %eps_3_0_06_loc, i32 %eps_3_1_05_loc, i32 %eps_3_2_04_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="8" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:18 %normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:9 %eps_3_0_06_loc_load = load i32 %eps_3_0_06_loc

]]></Node>
<StgValue><ssdm name="eps_3_0_06_loc_load"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:10 %eps_3_1_05_loc_load = load i32 %eps_3_1_05_loc

]]></Node>
<StgValue><ssdm name="eps_3_1_05_loc_load"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:11 %eps_3_2_04_loc_load = load i32 %eps_3_2_04_loc

]]></Node>
<StgValue><ssdm name="eps_3_2_04_loc_load"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:12 %mul = fmul i32 %eps_3_0_06_loc_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:14 %mul23_1 = fmul i32 %eps_3_1_05_loc_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul23_1"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:16 %mul23_2 = fmul i32 %eps_3_2_04_loc_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul23_2"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="7" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:18 %normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="86" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:12 %mul = fmul i32 %eps_3_0_06_loc_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:14 %mul23_1 = fmul i32 %eps_3_1_05_loc_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul23_1"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:16 %mul23_2 = fmul i32 %eps_3_2_04_loc_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul23_2"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="6" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:18 %normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="90" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:12 %mul = fmul i32 %eps_3_0_06_loc_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:14 %mul23_1 = fmul i32 %eps_3_1_05_loc_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul23_1"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:16 %mul23_2 = fmul i32 %eps_3_2_04_loc_load, i32 -0.125

]]></Node>
<StgValue><ssdm name="mul23_2"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="5" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:18 %normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:3 %num_res_load = load i32 %num_res_load_2_loc

]]></Node>
<StgValue><ssdm name="num_res_load"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:4 %num_res_load_6 = load i32 %num_res_load_1_loc

]]></Node>
<StgValue><ssdm name="num_res_load_6"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:13 %tmp = fadd i32 %mul, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:15 %tmp_2 = fadd i32 %num_res_load_6, i32 %mul23_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:17 %tmp_3 = fadd i32 %num_res_load, i32 %mul23_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="4" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:18 %normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="100" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:13 %tmp = fadd i32 %mul, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:15 %tmp_2 = fadd i32 %num_res_load_6, i32 %mul23_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:17 %tmp_3 = fadd i32 %num_res_load, i32 %mul23_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="3" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:18 %normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="104" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:13 %tmp = fadd i32 %mul, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:15 %tmp_2 = fadd i32 %num_res_load_6, i32 %mul23_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:17 %tmp_3 = fadd i32 %num_res_load, i32 %mul23_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="2" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:18 %normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="108" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:13 %tmp = fadd i32 %mul, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:15 %tmp_2 = fadd i32 %num_res_load_6, i32 %mul23_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:17 %tmp_3 = fadd i32 %num_res_load, i32 %mul23_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:18 %normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="112" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:19 %tmp_11 = fmul i32 %tmp, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="113" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:20 %tmp_12 = fmul i32 %tmp_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="114" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:21 %tmp_13 = fmul i32 %tmp_3, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="115" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:19 %tmp_11 = fmul i32 %tmp, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="116" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:20 %tmp_12 = fmul i32 %tmp_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="117" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:21 %tmp_13 = fmul i32 %tmp_3, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="118" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:19 %tmp_11 = fmul i32 %tmp, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="119" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:20 %tmp_12 = fmul i32 %tmp_2, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="120" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:21 %tmp_13 = fmul i32 %tmp_3, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="121" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:23 %call_ln498 = call void @sqrt_Pipeline_VITIS_LOOP_21_1, i32 %tmp_11, i32 %tmp_12, i32 %tmp_13, i32 %agg_result_1_0_loc, i32 %agg_result_116_0_loc, i32 %agg_result_12_0_loc

]]></Node>
<StgValue><ssdm name="call_ln498"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="122" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:23 %call_ln498 = call void @sqrt_Pipeline_VITIS_LOOP_21_1, i32 %tmp_11, i32 %tmp_12, i32 %tmp_13, i32 %agg_result_1_0_loc, i32 %agg_result_116_0_loc, i32 %agg_result_12_0_loc

]]></Node>
<StgValue><ssdm name="call_ln498"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="123" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="res_loc_load" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:24 %agg_result_1_0_loc_load = load i32 %agg_result_1_0_loc

]]></Node>
<StgValue><ssdm name="agg_result_1_0_loc_load"/></StgValue>
</operation>

<operation id="124" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="res_loc_load" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:25 %agg_result_116_0_loc_load = load i32 %agg_result_116_0_loc

]]></Node>
<StgValue><ssdm name="agg_result_116_0_loc_load"/></StgValue>
</operation>

<operation id="125" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="res_loc_load" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:26 %agg_result_12_0_loc_load = load i32 %agg_result_12_0_loc

]]></Node>
<StgValue><ssdm name="agg_result_12_0_loc_load"/></StgValue>
</operation>

<operation id="126" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="res_loc_load" val="0"/>
</and_exp><and_exp><literal name="and_ln61" val="0"/>
<literal name="and_ln61_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit10._crit_edge:27 %br_ln0 = br void %_ZN3BanC2EiPKf.57.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="127" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN3BanC2EiPKf.57.exit:0 %this_num_0_write_assign = phi i32 %normalizer_1, void %_ZNK3BaneqEf.exit, i32 %agg_result_1_0_loc_load, void %_ZNK3BaneqEf.exit10._crit_edge

]]></Node>
<StgValue><ssdm name="this_num_0_write_assign"/></StgValue>
</operation>

<operation id="128" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN3BanC2EiPKf.57.exit:1 %this_num_1_write_assign = phi i32 %bitcast_ln437, void %_ZNK3BaneqEf.exit, i32 %agg_result_116_0_loc_load, void %_ZNK3BaneqEf.exit10._crit_edge

]]></Node>
<StgValue><ssdm name="this_num_1_write_assign"/></StgValue>
</operation>

<operation id="129" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN3BanC2EiPKf.57.exit:2 %this_num_2_write_assign = phi i32 %bitcast_ln437_1, void %_ZNK3BaneqEf.exit, i32 %agg_result_12_0_loc_load, void %_ZNK3BaneqEf.exit10._crit_edge

]]></Node>
<StgValue><ssdm name="this_num_2_write_assign"/></StgValue>
</operation>

<operation id="130" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
_ZN3BanC2EiPKf.57.exit:3 %this_p_write_assign = phi i31 0, void %_ZNK3BaneqEf.exit, i31 %p, void %_ZNK3BaneqEf.exit10._crit_edge

]]></Node>
<StgValue><ssdm name="this_p_write_assign"/></StgValue>
</operation>

<operation id="131" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="31">
<![CDATA[
_ZN3BanC2EiPKf.57.exit:4 %sext_ln0 = sext i31 %this_p_write_assign

]]></Node>
<StgValue><ssdm name="sext_ln0"/></StgValue>
</operation>

<operation id="132" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3BanC2EiPKf.57.exit:5 %mrv = insertvalue i128 <undef>, i32 %sext_ln0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="133" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3BanC2EiPKf.57.exit:6 %mrv_1 = insertvalue i128 %mrv, i32 %this_num_0_write_assign

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="134" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3BanC2EiPKf.57.exit:7 %mrv_2 = insertvalue i128 %mrv_1, i32 %this_num_1_write_assign

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="135" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ZN3BanC2EiPKf.57.exit:8 %mrv_3 = insertvalue i128 %mrv_2, i32 %this_num_2_write_assign

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="136" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="128">
<![CDATA[
_ZN3BanC2EiPKf.57.exit:9 %ret_ln503 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln503"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
