\doxysection{TIMER\+\_\+\+CC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_t_i_m_e_r___c_c___type_def}{}\label{struct_t_i_m_e_r___c_c___type_def}\index{TIMER\_CC\_TypeDef@{TIMER\_CC\_TypeDef}}


TIMER\+\_\+\+CC EFM32\+GG TIMER CC.  




{\ttfamily \#include $<$efm32gg\+\_\+timer\+\_\+cc.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___c_c___type_def_a6cc61bb28f687753c3527f6d0ccfba27}{CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___c_c___type_def_a08171cad28467b1a803b3557cc1127d7}{CCV}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___c_c___type_def_a1345286209ed7a06df44020b776103ca}{CCVP}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_t_i_m_e_r___c_c___type_def_a954e0fd8b3bda78f99106ad3ebb7fa0f}{CCVB}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TIMER\+\_\+\+CC EFM32\+GG TIMER CC. 

\doxysubsection{Field Documentation}
\Hypertarget{struct_t_i_m_e_r___c_c___type_def_a08171cad28467b1a803b3557cc1127d7}\index{TIMER\_CC\_TypeDef@{TIMER\_CC\_TypeDef}!CCV@{CCV}}
\index{CCV@{CCV}!TIMER\_CC\_TypeDef@{TIMER\_CC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCV}{CCV}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___c_c___type_def_a08171cad28467b1a803b3557cc1127d7} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+CC\+\_\+\+Type\+Def\+::\+CCV}

CC Channel Value Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___c_c___type_def_a954e0fd8b3bda78f99106ad3ebb7fa0f}\index{TIMER\_CC\_TypeDef@{TIMER\_CC\_TypeDef}!CCVB@{CCVB}}
\index{CCVB@{CCVB}!TIMER\_CC\_TypeDef@{TIMER\_CC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCVB}{CCVB}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___c_c___type_def_a954e0fd8b3bda78f99106ad3ebb7fa0f} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+CC\+\_\+\+Type\+Def\+::\+CCVB}

CC Channel Buffer Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___c_c___type_def_a1345286209ed7a06df44020b776103ca}\index{TIMER\_CC\_TypeDef@{TIMER\_CC\_TypeDef}!CCVP@{CCVP}}
\index{CCVP@{CCVP}!TIMER\_CC\_TypeDef@{TIMER\_CC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCVP}{CCVP}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___c_c___type_def_a1345286209ed7a06df44020b776103ca} 
\+\_\+\+\_\+\+IM uint32\+\_\+t TIMER\+\_\+\+CC\+\_\+\+Type\+Def\+::\+CCVP}

CC Channel Value Peek Register ~\newline
 \Hypertarget{struct_t_i_m_e_r___c_c___type_def_a6cc61bb28f687753c3527f6d0ccfba27}\index{TIMER\_CC\_TypeDef@{TIMER\_CC\_TypeDef}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!TIMER\_CC\_TypeDef@{TIMER\_CC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \label{struct_t_i_m_e_r___c_c___type_def_a6cc61bb28f687753c3527f6d0ccfba27} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t TIMER\+\_\+\+CC\+\_\+\+Type\+Def\+::\+CTRL}

CC Channel Control Register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__timer__cc_8h}{efm32gg\+\_\+timer\+\_\+cc.\+h}}\end{DoxyCompactItemize}
