{"vcs1":{"timestamp_begin":1681062922.320327839, "rt":0.39, "ut":0.17, "st":0.11}}
{"vcselab":{"timestamp_begin":1681062922.775001139, "rt":0.45, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1681062923.284536635, "rt":0.24, "ut":0.09, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681062921.952284882}
{"VCS_COMP_START_TIME": 1681062921.952284882}
{"VCS_COMP_END_TIME": 1681062923.594882585}
{"VCS_USER_OPTIONS": "+lint=all -sverilog datapath.sv FSM.sv IO.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 337068}}
{"stitch_vcselab": {"peak_mem": 222604}}
