
set_property PACKAGE_PIN H1 [get_ports {i_cpu_a_core[11]}]
set_property PACKAGE_PIN F3 [get_ports {i_cpu_a_core[4]}]
set_property PACKAGE_PIN E1 [get_ports {i_cpu_a_core[12]}]
set_property PACKAGE_PIN G2 [get_ports {i_cpu_a_core[2]}]
set_property PACKAGE_PIN D2 [get_ports {i_cpu_a_core[14]}]
set_property PACKAGE_PIN G1 [get_ports {i_cpu_a_core[10]}]
set_property PACKAGE_PIN J2 [get_ports {i_cpu_a_core[9]}]
set_property PACKAGE_PIN J3 [get_ports {i_cpu_a_core[8]}]
set_property PACKAGE_PIN E3 [get_ports {i_cpu_a_core[7]}]
set_property PACKAGE_PIN D3 [get_ports {i_cpu_a_core[6]}]
set_property PACKAGE_PIN F4 [get_ports {i_cpu_a_core[5]}]
set_property PACKAGE_PIN K1 [get_ports {i_cpu_a_core[0]}]
set_property PACKAGE_PIN H2 [get_ports {i_cpu_a_core[3]}]
set_property PACKAGE_PIN K2 [get_ports {i_cpu_a_core[1]}]
set_property PACKAGE_PIN E2 [get_ports {i_cpu_a_core[15]}]
set_property PACKAGE_PIN F1 [get_ports {i_cpu_a_core[13]}]
set_property PACKAGE_PIN B6 [get_ports {i_cpu_do_core[4]}]
set_property PACKAGE_PIN A5 [get_ports {i_cpu_do_core[6]}]
set_property PACKAGE_PIN D5 [get_ports {i_cpu_do_core[7]}]
set_property PACKAGE_PIN A6 [get_ports {i_cpu_do_core[5]}]
set_property PACKAGE_PIN B7 [get_ports {i_cpu_do_core[3]}]
set_property PACKAGE_PIN B4 [get_ports {i_cpu_do_core[2]}]
set_property PACKAGE_PIN C4 [get_ports {i_cpu_do_core[1]}]
set_property PACKAGE_PIN C5 [get_ports {i_cpu_do_core[0]}]
set_property PACKAGE_PIN E7 [get_ports {o_cpu_di_core[4]}]
set_property PACKAGE_PIN F6 [get_ports {o_cpu_di_core[2]}]
set_property PACKAGE_PIN E5 [get_ports {o_cpu_di_core[7]}]
set_property PACKAGE_PIN E6 [get_ports {o_cpu_di_core[6]}]
set_property PACKAGE_PIN D7 [get_ports {o_cpu_di_core[5]}]
set_property PACKAGE_PIN G6 [get_ports {o_cpu_di_core[3]}]
set_property PACKAGE_PIN C7 [get_ports {o_cpu_di_core[1]}]
set_property PACKAGE_PIN D8 [get_ports {o_cpu_di_core[0]}]
set_property PACKAGE_PIN C2 [get_ports i_cpu_rfrsh_l_core]
set_property PACKAGE_PIN B3 [get_ports i_cpu_iorq_l_core]
set_property PACKAGE_PIN D4 [get_ports i_cpu_wr_l_core]
set_property PACKAGE_PIN C1 [get_ports o_cpu_wait_l_core]
set_property PACKAGE_PIN V6 [get_ports o_dip_l_cs]
set_property PACKAGE_PIN T6 [get_ports o_in0_l_cs]
set_property PACKAGE_PIN V7 [get_ports o_in1_l_cs]
set_property PACKAGE_PIN M2 [get_ports {o_vga[r_vga][0]}]
set_property PACKAGE_PIN N6 [get_ports {i_config_reg[4]}]
set_property PACKAGE_PIN U7 [get_ports {i_config_reg[7]}]
set_property PACKAGE_PIN U6 [get_ports {i_config_reg[6]}]
set_property PACKAGE_PIN T8 [get_ports {i_config_reg[0]}]
set_property PACKAGE_PIN R8 [get_ports {i_config_reg[1]}]

set_property PULLUP true [get_ports {o_cpu_di_core[7]}]
set_property PULLUP true [get_ports {o_cpu_di_core[6]}]
set_property PULLUP true [get_ports {o_cpu_di_core[5]}]
set_property PULLUP true [get_ports {o_cpu_di_core[4]}]
set_property PULLUP true [get_ports {o_cpu_di_core[3]}]
set_property PULLUP true [get_ports {o_cpu_di_core[2]}]
set_property PULLUP true [get_ports {o_cpu_di_core[1]}]
set_property PULLUP true [get_ports {o_cpu_di_core[0]}]
set_property DRIVE 12 [get_ports {o_audio_vol_out[3]}]
set_property DRIVE 12 [get_ports {o_audio_vol_out[2]}]
set_property DRIVE 12 [get_ports {o_audio_vol_out[1]}]
set_property DRIVE 12 [get_ports {o_audio_vol_out[0]}]
set_property SLEW SLOW [get_ports {o_audio_vol_out[3]}]
set_property SLEW SLOW [get_ports {o_audio_vol_out[2]}]
set_property SLEW SLOW [get_ports {o_audio_vol_out[1]}]
set_property SLEW SLOW [get_ports {o_audio_vol_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_config_reg[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_config_reg[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_config_reg[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_config_reg[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_config_reg[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_config_reg[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_config_reg[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_config_reg[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_a_core[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_a_core[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_a_core[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_a_core[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_a_core[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_a_core[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_a_core[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_a_core[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_a_core[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_a_core[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_a_core[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_a_core[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_a_core[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_a_core[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_a_core[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_a_core[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_do_core[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_do_core[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_do_core[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_do_core[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_do_core[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_do_core[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_do_core[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {i_cpu_do_core[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_audio_vol_out[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_audio_vol_out[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_audio_vol_out[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_audio_vol_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_audio_wav_out[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_audio_wav_out[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_audio_wav_out[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_audio_wav_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_cpu_di_core[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_cpu_di_core[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_cpu_di_core[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_cpu_di_core[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_cpu_di_core[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_cpu_di_core[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_cpu_di_core[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_cpu_di_core[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_vga[b_vga][2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_vga[b_vga][1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_vga[b_vga][0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_vga[g_vga][2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_vga[g_vga][1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_vga[g_vga][0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_vga[r_vga][2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_vga[r_vga][1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_vga[r_vga][0]}]
set_property IOSTANDARD LVCMOS33 [get_ports i_clk_sys]
set_property IOSTANDARD LVCMOS33 [get_ports i_cpu_iorq_l_core]
set_property IOSTANDARD LVCMOS33 [get_ports i_cpu_m1_l_core]
set_property IOSTANDARD LVCMOS33 [get_ports i_cpu_mreq_l_core]
set_property IOSTANDARD LVCMOS33 [get_ports i_cpu_rd_l_core]
set_property IOSTANDARD LVCMOS33 [get_ports i_cpu_rfrsh_l_core]
set_property IOSTANDARD LVCMOS33 [get_ports i_cpu_wr_l_core]
set_property IOSTANDARD LVCMOS33 [get_ports o_cpu_clk_core]
set_property IOSTANDARD LVCMOS33 [get_ports o_cpu_int_l_core]
set_property IOSTANDARD LVCMOS33 [get_ports o_cpu_rst_core]
set_property IOSTANDARD LVCMOS33 [get_ports o_cpu_wait_l_core]
set_property IOSTANDARD LVCMOS33 [get_ports o_dip_l_cs]
set_property IOSTANDARD LVCMOS33 [get_ports o_in0_l_cs]
set_property IOSTANDARD LVCMOS33 [get_ports o_in1_l_cs]
set_property IOSTANDARD LVCMOS33 [get_ports {o_vga[hsync]}]
set_property IOSTANDARD LVCMOS33 [get_ports {o_vga[vsync]}]


set_property IOSTANDARD LVCMOS33 [get_ports i_rst_sys_n]
set_property PACKAGE_PIN C6 [get_ports i_rst_sys_n]
set_property PACKAGE_PIN V9 [get_ports {i_config_reg[2]}]
set_property PACKAGE_PIN U9 [get_ports {i_config_reg[3]}]
set_property PACKAGE_PIN M6 [get_ports {i_config_reg[5]}]
set_property PACKAGE_PIN P5 [get_ports {o_audio_vol_out[3]}]
set_property PACKAGE_PIN R3 [get_ports {o_audio_wav_out[3]}]
set_property PACKAGE_PIN P4 [get_ports {o_audio_wav_out[2]}]
set_property PACKAGE_PIN P3 [get_ports {o_audio_wav_out[1]}]
set_property PACKAGE_PIN N4 [get_ports {o_audio_wav_out[0]}]
set_property PACKAGE_PIN R1 [get_ports {o_vga[b_vga][2]}]
set_property PACKAGE_PIN T5 [get_ports {o_audio_vol_out[2]}]
set_property PACKAGE_PIN T4 [get_ports {o_audio_vol_out[1]}]
set_property PACKAGE_PIN T3 [get_ports {o_audio_vol_out[0]}]
set_property PACKAGE_PIN R2 [get_ports {o_vga[b_vga][1]}]
set_property PACKAGE_PIN P2 [get_ports {o_vga[b_vga][0]}]
set_property PACKAGE_PIN N1 [get_ports {o_vga[g_vga][2]}]
set_property PACKAGE_PIN N2 [get_ports {o_vga[g_vga][1]}]
set_property PACKAGE_PIN M1 [get_ports {o_vga[g_vga][0]}]
set_property PACKAGE_PIN L1 [get_ports {o_vga[r_vga][2]}]
set_property PACKAGE_PIN M3 [get_ports {o_vga[r_vga][1]}]
set_property PACKAGE_PIN B1 [get_ports i_cpu_m1_l_core]
set_property PACKAGE_PIN A4 [get_ports i_cpu_mreq_l_core]
set_property PACKAGE_PIN A3 [get_ports i_cpu_rd_l_core]
set_property PACKAGE_PIN R7 [get_ports o_cpu_clk_core]
set_property PACKAGE_PIN B2 [get_ports o_cpu_int_l_core]
set_property PACKAGE_PIN A1 [get_ports o_cpu_rst_core]
set_property PACKAGE_PIN T1 [get_ports {o_vga[hsync]}]
set_property PACKAGE_PIN M4 [get_ports {o_vga[vsync]}]
