--
-- VHDL Test Bench VHDL_PROJECT_lib.debounce_tester.debounce_tester
--
-- Created:
--          by - . (PC-000)
--          at - 01:00:00 01/01/70
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2013.1b (Build 2)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;


ENTITY debounce_tester IS
   GENERIC (
      counter_size : INTEGER := 4
   );
   PORT (
      clk    : OUT    STD_LOGIC;
      button : OUT    STD_LOGIC;
      rst    : OUT    STD_LOGIC;
      result : IN     STD_LOGIC
   );
END debounce_tester;


LIBRARY VHDL_PROJECT_lib;

ARCHITECTURE rtl OF debounce_tester IS
  CONSTANT bouncing_period : time := 20ns;
  SIGNAL btn : STD_LOGIC := '0';
BEGIN
 test_clk : PROCESS
  BEGIN
  clk <= '1';
  wait for 10ns;
  
  clk <= '0';
  wait for 10ns;
  END PROCESS; 
  
  test_reset : PROCESS
  BEGIN
  rst <= '1';
  wait for 100ns;
  
  rst <= '0';
  wait;
  END PROCESS;

   test_btn : PROCESS
   BEGIN
     wait for 200 ns;
      for i in 4 downto 0 loop
        wait for bouncing_period;
          btn <= not(btn);
      end loop;
      wait;
   END PROCESS;
button <= btn;
END rtl;
