#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 18 12:45:59 2024
# Process ID: 25296
# Current directory: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20552 C:\Temp\EE316\p6\EE316_Project6-Final\vga_sync\vga_sync.xpr
# Log file: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vivado.log
# Journal file: C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.vhd
add_files -norecurse -copy_to c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.vhd
add_files -norecurse -copy_to c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.vhd -force
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {15} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.ip_user_files -ipstatic_source_dir c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.cache/compile_simlib/questa} {riviera=c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {38400} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Temp/EE316/p6/EE316_Project6-Final/coeFile.coe} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_ips blk_mem_gen_0]
generate_target all [get_files  c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.ip_user_files -ipstatic_source_dir c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.cache/compile_simlib/questa} {riviera=c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects  [get_files  c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -sync -no_script -force -quiet
generate_target all [get_files  c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.ip_user_files -ipstatic_source_dir c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.cache/compile_simlib/questa} {riviera=c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Coe_File {C:/Temp/EE316/p6/EE316_Project6-Final/vga_sync/vga_sync.srcs/sources_1/coeFile.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target all [get_files  c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Temp/EE316/p6/EE316_Project6-Final/ip_repo/vga_bram_1.0/src/blk_mem_gen_0/blk_mem_gen_0.xci] -directory c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.ip_user_files -ipstatic_source_dir c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.cache/compile_simlib/questa} {riviera=c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/temp/ee316/p6/ee316_project6-final/vga_sync/vga_sync.tmp/vga_bram_v1_0_project/vga_bram_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
