// Seed: 3761493479
module module_0 (
    id_1
);
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd78,
    parameter id_1 = 32'd67,
    parameter id_2 = 32'd1
) (
    input wire _id_0,
    output wand _id_1,
    output tri0 _id_2,
    input wand id_3,
    output wor id_4,
    output logic id_5,
    input tri0 id_6,
    input supply1 id_7
);
  always @(posedge id_7) begin : LABEL_0
    if (1) begin : LABEL_1
      assert (-1);
      deassign id_1;
    end
  end
  logic [id_2 : id_2] id_9 = id_7;
  always @(-1'b0) begin : LABEL_2
    id_5 = -1;
    id_9 <= -1'b0;
  end
  logic [id_0 : id_1] id_10;
  ;
  module_0 modCall_1 (id_10);
endmodule
