---
layout: post
title: "RISC-V Chip Collection"
categories: Project
tags: Chip-Collection
---

<style>
  .chipimg {
    float:center;
    height:auto;
    width:100%;
    max-width:650px;
  }
</style>

## IV. Crypto Processor (CryPro) Chips

### IV.1) CryPro Single-core Rocket-chip with TLS-1.3 Compatible Crypto-cores

<p align="center"><b><font size=5>Summary</font></b></p>

<p align="center"><b><font size=5>Floorplan</font></b></p>

<img src="/assets/sources/ChipCollection/CryPro-22-02-floorplan.jpg" class="chipimg">

<p align="center"><b><font size=5>Layout</font></b></p>

<img src="/assets/sources/ChipCollection/CryPro-22-02-layout.jpg" class="chipimg">

<p align="center"><b><font size=5>Barechip</font></b></p>

<img src="/assets/sources/ChipCollection/CryPro-22-02-chip.jpg" class="chipimg">

## III. Trusted Execution Environment (TEE) Hardware Chips

### III.6) TEEHW 64-bit Dual-core Rocket-Boom with Secure Boot Sub-system, Crypto-cores, and TRNG

<p align="center"><b><font size=5>Summary</font></b></p>

<p align="center"><b><font size=5>Floorplan</font></b></p>

<img src="/assets/sources/ChipCollection/TEEHW-21-06-R4253-floorplan.jpg" class="chipimg">

<p align="center"><b><font size=5>Layout</font></b></p>

<img src="/assets/sources/ChipCollection/TEEHW-21-06-R4253-layout.jpg" class="chipimg">

<p align="center"><b><font size=5>Barechip</font></b></p>

<img src="/assets/sources/ChipCollection/TEEHW-21-06-R4253-chip.jpg" class="chipimg">

### III.5) TEEHW 32-bit Dual-core Rocket-Boom with Secure Boot Sub-system, Crypto-cores, and TRNG

<p align="center"><b><font size=5>Summary</font></b></p>

<p align="center"><b><font size=5>Floorplan</font></b></p>

<img src="/assets/sources/ChipCollection/TEEHW-21-06-R4252-floorplan.jpg" class="chipimg">

<p align="center"><b><font size=5>Layout</font></b></p>

<img src="/assets/sources/ChipCollection/TEEHW-21-06-R4252-layout.jpg" class="chipimg">

<p align="center"><b><font size=5>Barechip</font></b></p>

<img src="/assets/sources/ChipCollection/TEEHW-21-06-R4252-chip.jpg" class="chipimg">

### III.4) TEEHW 64-bit Dual-core Rocket-chip with Crypto-cores and TRNG

<p align="center"><b><font size=5>Summary</font></b></p>

<p align="center"><b><font size=5>Floorplan</font></b></p>

<img src="/assets/sources/ChipCollection/TEEHW-21-02-floorplan.jpg" class="chipimg">

<p align="center"><b><font size=5>Layout</font></b></p>

<img src="/assets/sources/ChipCollection/TEEHW-21-02-layout.jpg" class="chipimg">

<p align="center"><b><font size=5>Barechip</font></b></p>

<img src="/assets/sources/ChipCollection/TEEHW-21-02-chip.jpg" class="chipimg">

### III.3) TEEHW 64-bit Single-core Boom with Crypto-cores

<p align="center"><b><font size=5>Summary</font></b></p>

<p align="center"><b><font size=5>Layout</font></b></p>

<img src="/assets/sources/ChipCollection/TEEHW-20-06-R4254-layout.jpg" class="chipimg">

<p align="center"><b><font size=5>Barechip</font></b></p>

<img src="/assets/sources/ChipCollection/TEEHW-20-06-R4254-chip.jpg" class="chipimg">

### III.2) TEEHW 32-bit Dual-core Rocket-Boom with Crypto-cores

<p align="center"><b><font size=5>Summary</font></b></p>

<p align="center"><b><font size=5>Layout</font></b></p>

<img src="/assets/sources/ChipCollection/TEEHW-20-06-R4252-layout.jpg" class="chipimg">

<p align="center"><b><font size=5>Barechip</font></b></p>

<img src="/assets/sources/ChipCollection/TEEHW-20-06-R4252-chip.jpg" class="chipimg">

### III.1) TEEHW 64-bit Dual-core Rocket-chip with Crypto-cores

<p align="center"><b><font size=5>Summary</font></b></p>

<p align="center"><b><font size=5>Layout</font></b></p>

<img src="/assets/sources/ChipCollection/TEEHW-20-01-layout.jpg" class="chipimg">

<p align="center"><b><font size=5>Barechip</font></b></p>

<img src="/assets/sources/ChipCollection/TEEHW-20-01-chip.jpg" class="chipimg">

## II. VexRiscv Chips

### II.2) VexRiscv ROHM Chip

<p align="center"><b><font size=5>Summary</font></b></p>

<p align="center"><b><font size=5>Layout</font></b></p>

<img src="/assets/sources/ChipCollection/VexRiscv-20-01-layout.jpg" class="chipimg">

<p align="center"><b><font size=5>Barechip</font></b></p>

<img src="/assets/sources/ChipCollection/VexRiscv-20-01-chip.jpg" class="chipimg">

### II.1) VexRiscv SOTB Chip

<p align="center"><b><font size=5>Summary</font></b></p>

<p align="center"><b><font size=5>Layout</font></b></p>

<img src="/assets/sources/ChipCollection/VexRiscv-19-08-layout.jpg" class="chipimg">

<p align="center"><b><font size=5>Barechip</font></b></p>

<img src="/assets/sources/ChipCollection/VexRiscv-19-08-chip.jpg" class="chipimg">

## I. Freedom Chips

### I.1) Freedom Quad-core Rocket-chip

<p align="center"><b><font size=5>Summary</font></b></p>

<p align="center"><b><font size=5>Layout</font></b></p>

<img src="/assets/sources/ChipCollection/Freedom-19-10-layout.jpg" class="chipimg">

<p align="center"><b><font size=5>Barechip</font></b></p>

<img src="/assets/sources/ChipCollection/Freedom-19-10-chip.jpg" class="chipimg">
