C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis"   -part A3P250  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\synlog\report\Toplevel_fpga_mapper.xml"  -top_level_module  work.Toplevel  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\scratchproject.prs"  -implementation  synthesis  -multisrs  -oedif  "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.edn"   -freq 32.000   "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\synwork\Toplevel_prem.srd"  -sap  "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.sap"  -otap  "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.tap"  -omap  "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.map"  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.sap"  -ologparam  "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\syntmp\Toplevel.plg"  -osyn  "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srm"  -prjdir  "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\"  -prjname  Toplevel_syn  -log  "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\synlog\Toplevel_fpga_mapper.srr" 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis" -part A3P250 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\synlog\report\Toplevel_fpga_mapper.xml" -top_level_module work.Toplevel -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\scratchproject.prs" -implementation synthesis -multisrs -oedif "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.edn" -freq 32.000 "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\synwork\Toplevel_prem.srd" -sap "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.sap" -otap "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.tap" -omap "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.map" -devicelib ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.sap" -ologparam "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\syntmp\Toplevel.plg" -osyn "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\Toplevel.srm" -prjdir "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\" -prjname Toplevel_syn -log "C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\synlog\Toplevel_fpga_mapper.srr"
rc:1 success:1 runtime:12
file:..\scratchproject.prs|io:o|time:1742768744|size:6081|exec:0|csum:
file:..\Toplevel.edn|io:o|time:1742768759|size:2785840|exec:0|csum:
file:..\synwork\Toplevel_prem.srd|io:i|time:1742768748|size:250590|exec:0|csum:E67084A1D94BCDE4C21F8253A88A991D
file:..\Toplevel.sap|io:o|time:1742768748|size:9903|exec:0|csum:
file:..\Toplevel.tap|io:o|time:0|size:0|exec:0|csum:
file:..\Toplevel.map|io:o|time:1742768759|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1509009488|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\Toplevel.sap|io:o|time:1742768748|size:9903|exec:0|csum:
file:"C:\Users\sergi\Desktop\Master Year 2\Master Thesis\LP-Software-FPGA\synthesis\syntmp\Toplevel.plg"|io:o|time:0|size:0|exec:0|csum:
file:..\Toplevel.srm|io:o|time:1742768759|size:87406|exec:0|csum:
file:..\synlog\Toplevel_fpga_mapper.srr|io:o|time:1742768759|size:144779|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509355872|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509357286|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
