var g_data = {"8":{"st":"inst","pa":0,"n":"/tb_Question5/dut/u_adder/BLK[1]/u4","l":"Verilog","sn":3,"ln":15,"du":{"n":"work.cla_4bit","s":4,"b":1},"bc":[{"n":"tb_Question5","s":5,"b":1},{"n":"dut","s":6,"b":1},{"n":"u_adder","s":7,"b":1},{"n":"BLK[1]/u4","s":8,"z":1}],"loc":{"cp":96.12,"data":{"fe":[43,38,1]}}},"9":{"st":"inst","pa":0,"n":"/tb_Question5/dut/u_adder/BLK[0]/u4","l":"Verilog","sn":3,"ln":15,"du":{"n":"work.cla_4bit","s":4,"b":1},"bc":[{"n":"tb_Question5","s":5,"b":1},{"n":"dut","s":6,"b":1},{"n":"u_adder","s":7,"b":1},{"n":"BLK[0]/u4","s":9,"z":1}],"loc":{"cp":99.22,"data":{"fe":[43,42,1]}}},"7":{"st":"inst","pa":0,"n":"/tb_Question5/dut/u_adder","l":"Verilog","sn":2,"ln":37,"du":{"n":"work.cla_8bit","s":3,"b":0},"bc":[{"n":"tb_Question5","s":5,"b":1},{"n":"dut","s":6,"b":1},{"n":"u_adder","s":7,"z":1}],"children":[{"n":"BLK[0]/u4","id":9,"zf":1,"tc":99.22,"fe":97.67},{"n":"BLK[1]/u4","id":8,"zf":1,"tc":96.12,"fe":88.37}],"rec":{"cp":97.82,"data":{"fe":[92,86]}}},"6":{"st":"inst","pa":0,"n":"/tb_Question5/dut","l":"Verilog","sn":1,"ln":15,"du":{"n":"work.alu_8bit","s":2,"b":1},"bc":[{"n":"tb_Question5","s":5,"b":1},{"n":"dut","s":6,"z":1}],"children":[{"n":"u_adder","id":7,"zf":1,"tc":97.82,"fe":93.47}],"rec":{"cp":96.94,"data":{"s":[42,41],"b":[21,20],"fe":[118,112]}},"loc":{"cp":97.24,"data":{"s":[16,15,1],"b":[21,20,1]}}},"5":{"st":"inst","pa":0,"n":"/tb_Question5","l":"Verilog","sn":1,"ln":0,"du":{"n":"work.tb_Question5","s":1,"b":1},"bc":[{"n":"tb_Question5","s":5,"z":1}],"children":[{"n":"dut","id":6,"zf":1,"tc":96.94,"s":97.61,"b":95.23,"fe":94.91}],"rec":{"cp":73.95,"data":{"s":[133,126],"b":[38,32],"fc":[8,3],"fe":[118,112],"t":[548,320]}},"loc":{"cp":60.21,"data":{"s":[91,85,1],"b":[17,12,1],"fc":[8,3,1],"t":[376,148,1]}}},"2":{"st":"du","pa":0,"n":"work.alu_8bit","l":"Verilog","sn":2,"ln":1,"one_inst":6,"loc":{"cp":97.24,"data":{"s":[16,15,1],"b":[21,20,1]}}},"4":{"st":"du","pa":0,"n":"work.cla_4bit","l":"Verilog","sn":4,"ln":1,"loc":{"cp":99.22,"data":{"fe":[43,42,1]}}},"1":{"st":"du","pa":0,"n":"work.tb_Question5","l":"Verilog","sn":1,"ln":3,"one_inst":5,"loc":{"cp":60.21,"data":{"s":[91,85,1],"b":[17,12,1],"fc":[8,3,1],"t":[376,148,1]}}}};
processSummaryData(g_data);