Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: pipeline_1_unrolling_1_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pipeline_1_unrolling_1_test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pipeline_1_unrolling_1_test"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : pipeline_1_unrolling_1_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "theta.v" in library work
Compiling verilog file "rho.v" in library work
Module <theta> compiled
Compiling verilog file "RC_lookup.v" in library work
Module <rho> compiled
Compiling verilog file "pi.v" in library work
Module <RC_lookup> compiled
Compiling verilog file "iota.v" in library work
Module <pi> compiled
Compiling verilog file "chi.v" in library work
Module <iota> compiled
Compiling verilog file "round_comb.v" in library work
Module <chi> compiled
Compiling verilog file "input_buffer.v" in library work
Module <round_comb> compiled
Compiling verilog file "absorb_stage.v" in library work
Module <input_buffer> compiled
Compiling verilog file "test.v" in library work
Module <absorb_stage> compiled
Module <pipeline_1_unrolling_1_test> compiled
No errors in compilation
Analysis of file <"pipeline_1_unrolling_1_test.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <pipeline_1_unrolling_1_test> in library <work>.

Analyzing hierarchy for module <input_buffer> in library <work>.

Analyzing hierarchy for module <absorb_stage> in library <work>.

Analyzing hierarchy for module <round_comb> in library <work>.

Analyzing hierarchy for module <RC_lookup> in library <work>.

Analyzing hierarchy for module <theta> in library <work>.

Analyzing hierarchy for module <rho> in library <work>.

Analyzing hierarchy for module <pi> in library <work>.

Analyzing hierarchy for module <chi> in library <work>.

Analyzing hierarchy for module <iota> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <pipeline_1_unrolling_1_test>.
Module <pipeline_1_unrolling_1_test> is correct for synthesis.
 
Analyzing module <input_buffer> in library <work>.
Module <input_buffer> is correct for synthesis.
 
Analyzing module <absorb_stage> in library <work>.
Module <absorb_stage> is correct for synthesis.
 
Analyzing module <round_comb> in library <work>.
Module <round_comb> is correct for synthesis.
 
Analyzing module <RC_lookup> in library <work>.
Module <RC_lookup> is correct for synthesis.
 
Analyzing module <theta> in library <work>.
Module <theta> is correct for synthesis.
 
Analyzing module <rho> in library <work>.
Module <rho> is correct for synthesis.
 
Analyzing module <pi> in library <work>.
Module <pi> is correct for synthesis.
 
Analyzing module <chi> in library <work>.
Module <chi> is correct for synthesis.
 
Analyzing module <iota> in library <work>.
Module <iota> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <input_buffer>.
    Related source file is "input_buffer.v".
    Register <buf1> equivalent to <buf0> has been removed
    Register <buf2> equivalent to <buf0> has been removed
    Register <buf3> equivalent to <buf0> has been removed
    Register <buf4> equivalent to <buf0> has been removed
    Register <buf5> equivalent to <buf0> has been removed
    Register <buf6> equivalent to <buf0> has been removed
    Register <buf7> equivalent to <buf0> has been removed
    Found 136-bit register for signal <buf0>.
    Summary:
	inferred 136 D-type flip-flop(s).
Unit <input_buffer> synthesized.


Synthesizing Unit <absorb_stage>.
    Related source file is "absorb_stage.v".
    Found 5-bit register for signal <next_round>.
    Found 1600-bit register for signal <next_state>.
    Found 1088-bit xor2 for signal <xored_padded_block<1087:0>>.
    Summary:
	inferred 1605 D-type flip-flop(s).
Unit <absorb_stage> synthesized.


Synthesizing Unit <RC_lookup>.
    Related source file is "RC_lookup.v".
    Found 32x64-bit ROM for signal <round_constant>.
    Summary:
	inferred   1 ROM(s).
Unit <RC_lookup> synthesized.


Synthesizing Unit <theta>.
    Related source file is "theta.v".
    Found 1600-bit xor2 for signal <state_out>.
    Found 320-bit xor5 for signal <parities>.
    Found 1-bit xor2 for signal <state_out_0$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_1$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_10$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_100$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_101$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_102$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_103$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_104$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_105$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_106$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_107$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_108$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_109$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_11$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_110$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_111$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_112$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_113$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_114$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_115$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_116$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_117$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_118$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_119$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_12$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_120$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_121$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_122$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_123$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_124$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_125$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_126$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_127$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_128$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_129$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_13$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_130$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_131$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_132$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_133$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_134$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_135$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_136$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_137$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_138$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_139$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_14$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_140$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_141$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_142$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_143$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_144$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_145$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_146$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_147$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_148$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_149$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_15$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_150$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_151$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_152$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_153$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_154$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_155$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_156$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_157$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_158$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_159$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_16$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_160$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_161$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_162$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_163$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_164$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_165$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_166$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_167$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_168$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_169$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_17$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_170$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_171$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_172$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_173$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_174$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_175$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_176$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_177$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_178$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_179$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_18$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_180$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_181$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_182$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_183$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_184$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_185$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_186$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_187$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_188$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_189$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_19$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_190$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_191$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_192$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_193$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_194$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_195$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_196$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_197$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_198$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_199$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_2$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_20$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_200$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_201$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_202$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_203$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_204$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_205$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_206$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_207$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_208$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_209$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_21$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_210$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_211$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_212$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_213$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_214$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_215$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_216$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_217$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_218$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_219$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_22$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_220$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_221$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_222$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_223$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_224$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_225$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_226$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_227$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_228$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_229$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_23$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_230$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_231$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_232$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_233$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_234$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_235$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_236$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_237$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_238$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_239$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_24$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_240$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_241$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_242$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_243$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_244$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_245$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_246$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_247$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_248$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_249$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_25$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_250$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_251$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_252$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_253$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_254$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_255$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_256$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_257$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_258$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_259$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_26$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_260$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_261$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_262$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_263$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_264$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_265$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_266$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_267$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_268$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_269$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_27$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_270$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_271$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_272$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_273$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_274$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_275$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_276$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_277$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_278$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_279$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_28$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_280$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_281$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_282$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_283$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_284$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_285$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_286$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_287$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_288$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_289$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_29$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_290$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_291$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_292$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_293$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_294$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_295$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_296$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_297$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_298$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_299$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_3$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_30$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_300$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_301$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_302$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_303$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_304$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_305$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_306$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_307$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_308$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_309$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_31$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_310$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_311$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_312$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_313$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_314$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_315$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_316$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_317$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_318$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_319$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_32$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_33$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_34$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_35$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_36$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_37$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_38$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_39$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_4$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_40$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_41$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_42$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_43$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_44$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_45$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_46$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_47$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_48$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_49$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_5$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_50$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_51$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_52$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_53$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_54$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_55$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_56$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_57$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_58$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_59$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_6$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_60$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_61$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_62$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_63$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_64$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_65$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_66$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_67$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_68$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_69$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_7$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_70$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_71$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_72$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_73$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_74$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_75$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_76$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_77$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_78$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_79$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_8$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_80$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_81$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_82$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_83$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_84$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_85$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_86$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_87$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_88$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_89$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_9$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_90$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_91$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_92$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_93$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_94$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_95$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_96$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_97$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_98$xor0000> created at line 61.
    Found 1-bit xor2 for signal <state_out_99$xor0000> created at line 61.
    Summary:
	inferred 320 Xor(s).
Unit <theta> synthesized.


Synthesizing Unit <rho>.
    Related source file is "rho.v".
Unit <rho> synthesized.


Synthesizing Unit <pi>.
    Related source file is "pi.v".
Unit <pi> synthesized.


Synthesizing Unit <chi>.
    Related source file is "chi.v".
    Found 1600-bit xor2 for signal <state_out>.
Unit <chi> synthesized.


Synthesizing Unit <iota>.
    Related source file is "iota.v".
    Found 64-bit xor2 for signal <state_out<63:0>>.
Unit <iota> synthesized.


Synthesizing Unit <round_comb>.
    Related source file is "round_comb.v".
    Found 5-bit adder for signal <round_out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <round_comb> synthesized.


Synthesizing Unit <pipeline_1_unrolling_1_test>.
    Related source file is "test.v".
Unit <pipeline_1_unrolling_1_test> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x64-bit ROM                                         : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 3
 136-bit register                                      : 1
 1600-bit register                                     : 1
 5-bit register                                        : 1
# Xors                                                 : 4992
 1-bit xor2                                            : 4672
 1-bit xor5                                            : 320

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x64-bit ROM                                         : 1
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 1741
 Flip-Flops                                            : 1741
# Xors                                                 : 4992
 1-bit xor2                                            : 4672
 1-bit xor5                                            : 320

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pipeline_1_unrolling_1_test> ...

Optimizing unit <input_buffer> ...

Optimizing unit <theta> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pipeline_1_unrolling_1_test, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1741
 Flip-Flops                                            : 1741

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pipeline_1_unrolling_1_test.ngr
Top Level Output File Name         : pipeline_1_unrolling_1_test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 396

Cell Usage :
# BELS                             : 3789
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 1601
#      LUT4                        : 1
#      LUT5                        : 2171
#      LUT6                        : 14
# FlipFlops/Latches                : 1741
#      FDR                         : 136
#      FDRE                        : 1605
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 394
#      IBUF                        : 138
#      OBUF                        : 256
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1605  out of  69120     2%  
 Number of Slice LUTs:                 3789  out of  69120     5%  
    Number used as Logic:              3789  out of  69120     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3789
   Number with an unused Flip Flop:    2184  out of   3789    57%  
   Number with an unused LUT:             0  out of   3789     0%  
   Number of fully used LUT-FF pairs:  1605  out of   3789    42%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         396
 Number of bonded IOBs:                 396  out of    640    61%  
    IOB Flip Flops/Latches:             136

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1605  |
scan_clk                           | BUFGP                  | 136   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.115ns (Maximum Frequency: 321.027MHz)
   Minimum input arrival time before clock: 1.941ns
   Maximum output required time after clock: 5.898ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.115ns (frequency: 321.027MHz)
  Total number of paths / destination ports: 58290 / 1605
-------------------------------------------------------------------------
Delay:               3.115ns (Levels of Logic = 3)
  Source:            absorb/next_state_1254 (FF)
  Destination:       absorb/next_state_448 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: absorb/next_state_1254 to absorb/next_state_448
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   0.978  absorb/next_state_1254 (absorb/next_state_1254)
     LUT5:I0->O           16   0.094   0.658  round/t/Mxor_parities<294>_xo<0>1 (round/t/parities<294>)
     LUT3:I1->O            4   0.094   0.726  round/t/Mxor_state_out<871>_Result1 (round/theta_out<871>)
     LUT5:I2->O            1   0.094   0.000  absorb/next_state_mux0000<448>1 (absorb/next_state_mux0000<448>)
     FDRE:D                   -0.018          absorb/next_state_448
    ----------------------------------------
    Total                      3.115ns (0.753ns logic, 2.362ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3210 / 3210
-------------------------------------------------------------------------
Offset:              1.941ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       absorb/next_state_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to absorb/next_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1741   0.818   0.550  reset_IBUF (reset_IBUF)
     FDRE:R                    0.573          absorb/next_state_0
    ----------------------------------------
    Total                      1.941ns (1.391ns logic, 0.550ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'scan_clk'
  Total number of paths / destination ports: 272 / 272
-------------------------------------------------------------------------
Offset:              1.941ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       inputbuf/buf0_135 (FF)
  Destination Clock: scan_clk rising

  Data Path: reset to inputbuf/buf0_135
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1741   0.818   0.550  reset_IBUF (reset_IBUF)
     FDR:R                     0.573          inputbuf/buf0_0
    ----------------------------------------
    Total                      1.941ns (1.391ns logic, 0.550ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8483 / 256
-------------------------------------------------------------------------
Offset:              5.898ns (Levels of Logic = 4)
  Source:            absorb/next_state_1022 (FF)
  Destination:       digest<63> (PAD)
  Source Clock:      clk rising

  Data Path: absorb/next_state_1022 to digest<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.471   0.984  absorb/next_state_1022 (absorb/next_state_1022)
     LUT5:I0->O           14   0.094   0.647  round/t/Mxor_parities<62>_xo<0>1 (round/t/parities<62>)
     LUT3:I1->O            4   0.094   0.726  round/t/Mxor_state_out<126>_Result1 (round/theta_out<126>)
     LUT6:I3->O            1   0.094   0.336  round/i/Mxor_state_out<63>_Result1 (digest_63_OBUF)
     OBUF:I->O                 2.452          digest_63_OBUF (digest<63>)
    ----------------------------------------
    Total                      5.898ns (3.205ns logic, 2.693ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================


Total REAL time to Xst completion: 103.00 secs
Total CPU time to Xst completion: 103.34 secs
 
--> 

Total memory usage is 4917716 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

