

================================================================
== Vivado HLS Report for 'math_accel_hls_fptoui_double_i321'
================================================================
* Date:           Sun Sep  4 20:47:50 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        math_accel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      6.77|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 6.77ns
ST_1: p_read_1 [1/1] 0.00ns
_ifconv:0  %p_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %p_read)

ST_1: p_Val2_s [1/1] 0.00ns
_ifconv:1  %p_Val2_s = bitcast double %p_read_1 to i64

ST_1: loc_V [1/1] 0.00ns
_ifconv:2  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

ST_1: loc_V_1 [1/1] 0.00ns
_ifconv:3  %loc_V_1 = trunc i64 %p_Val2_s to i52

ST_1: p_Result_s [1/1] 0.00ns
_ifconv:4  %p_Result_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind

ST_1: tmp_i_cast [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:5  %tmp_i_cast = zext i53 %p_Result_s to i84

ST_1: tmp_i_i_cast [1/1] 0.00ns
_ifconv:6  %tmp_i_i_cast = zext i11 %loc_V to i12

ST_1: sh_assign [1/1] 1.84ns
_ifconv:7  %sh_assign = add i12 -1023, %tmp_i_i_cast

ST_1: isNeg [1/1] 0.00ns
_ifconv:8  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

ST_1: tmp_8_i [1/1] 1.84ns
_ifconv:9  %tmp_8_i = sub i11 1023, %loc_V

ST_1: tmp_8_i_cast [1/1] 0.00ns
_ifconv:10  %tmp_8_i_cast = sext i11 %tmp_8_i to i12

ST_1: sh_assign_1 [1/1] 1.37ns
_ifconv:11  %sh_assign_1 = select i1 %isNeg, i12 %tmp_8_i_cast, i12 %sh_assign

ST_1: sh_assign_1_i_cast [1/1] 0.00ns
_ifconv:12  %sh_assign_1_i_cast = sext i12 %sh_assign_1 to i32

ST_1: tmp_i_cast_27 [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:13  %tmp_i_cast_27 = zext i32 %sh_assign_1_i_cast to i53

ST_1: tmp_1_i [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:14  %tmp_1_i = lshr i53 %p_Result_s, %tmp_i_cast_27

ST_1: tmp_2_i_cast [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:15  %tmp_2_i_cast = zext i32 %sh_assign_1_i_cast to i84

ST_1: tmp_3_i [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:16  %tmp_3_i = shl i84 %tmp_i_cast, %tmp_2_i_cast

ST_1: tmp [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:17  %tmp = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_1_i, i32 52)

ST_1: tmp_1 [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:18  %tmp_1 = zext i1 %tmp to i32

ST_1: tmp_2 [1/1] 0.00ns (grouped into LUT with out node result_V)
_ifconv:19  %tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i84.i32.i32(i84 %tmp_3_i, i32 52, i32 83)

ST_1: result_V [1/1] 3.56ns (out node of the LUT)
_ifconv:20  %result_V = select i1 %isNeg, i32 %tmp_1, i32 %tmp_2

ST_1: stg_23 [1/1] 0.00ns
_ifconv:21  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %return_r, i32 %result_V)

ST_1: stg_24 [1/1] 0.00ns
_ifconv:22  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
