Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Dec 03 14:03:40 2016
| Host         : styx running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/INPUT_FSM/cs_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/INPUT_FSM/cs_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/OUTPUT_FSM/cs_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.631    -4450.375                   2147                18723        0.022        0.000                      0                18723        3.750        0.000                       0                  7189  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -6.631    -4450.375                   2147                17134        0.022        0.000                      0                17134        3.750        0.000                       0                  7189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.221        0.000                      0                 1589        0.328        0.000                      0                 1589  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2147  Failing Endpoints,  Worst Slack       -6.631ns,  Total Violation    -4450.375ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.631ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.260ns  (logic 2.744ns (16.876%)  route 13.516ns (83.124%))
  Logic Levels:           15  (LUT3=1 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.662     2.956    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/clk
    SLICE_X48Y35         FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.456     3.412 r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/Q
                         net (fo=10, routed)          1.372     4.784    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q_reg[8]_4[4]
    SLICE_X55Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.908 r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q[4]_i_10__13/O
                         net (fo=1, routed)           0.619     5.527    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_72
    SLICE_X55Y34         LUT4 (Prop_lut4_I3_O)        0.153     5.680 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_5__14/O
                         net (fo=26, routed)          0.914     6.594    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_37
    SLICE_X58Y38         LUT4 (Prop_lut4_I0_O)        0.327     6.921 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_4__59/O
                         net (fo=21, routed)          1.439     8.361    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_11
    SLICE_X73Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.485 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_9__15/O
                         net (fo=5, routed)           1.253     9.738    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q_reg[4]_283
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.116     9.854 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q[8]_i_28__54/O
                         net (fo=2, routed)           1.034    10.888    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_136
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.328    11.216 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33/O
                         net (fo=1, routed)           0.661    11.877    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.001 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_11__31/O
                         net (fo=9, routed)           0.982    12.983    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_2
    SLICE_X49Y28         LUT6 (Prop_lut6_I2_O)        0.124    13.107 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[1]_i_2__68/O
                         net (fo=3, routed)           1.040    14.146    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/options_29[0]
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124    14.270 f  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63/O
                         net (fo=2, routed)           1.003    15.274    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124    15.398 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/valid_out_INST_0_i_38/O
                         net (fo=1, routed)           1.219    16.617    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.741 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7/O
                         net (fo=1, routed)           0.293    17.034    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.158 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.603    17.761    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X54Y21         LUT3 (Prop_lut3_I1_O)        0.124    17.885 r  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/O
                         net (fo=3, routed)           0.409    18.294    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.418 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0/O
                         net (fo=1, routed)           0.350    18.768    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.892 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__1/O
                         net (fo=2, routed)           0.324    19.216    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__1_n_0
    SLICE_X51Y21         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.470    12.649    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X51Y21         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/C
                         clock pessimism              0.129    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X51Y21         FDRE (Setup_fdre_C_D)       -0.040    12.584    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg
  -------------------------------------------------------------------
                         required time                         12.584    
                         arrival time                         -19.216    
  -------------------------------------------------------------------
                         slack                                 -6.631    

Slack (VIOLATED) :        -6.612ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.290ns  (logic 2.744ns (16.844%)  route 13.546ns (83.156%))
  Logic Levels:           15  (LUT3=1 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.662     2.956    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/clk
    SLICE_X48Y35         FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.456     3.412 r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/Q
                         net (fo=10, routed)          1.372     4.784    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q_reg[8]_4[4]
    SLICE_X55Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.908 r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q[4]_i_10__13/O
                         net (fo=1, routed)           0.619     5.527    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_72
    SLICE_X55Y34         LUT4 (Prop_lut4_I3_O)        0.153     5.680 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_5__14/O
                         net (fo=26, routed)          0.914     6.594    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_37
    SLICE_X58Y38         LUT4 (Prop_lut4_I0_O)        0.327     6.921 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_4__59/O
                         net (fo=21, routed)          1.439     8.361    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_11
    SLICE_X73Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.485 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_9__15/O
                         net (fo=5, routed)           1.253     9.738    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q_reg[4]_283
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.116     9.854 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q[8]_i_28__54/O
                         net (fo=2, routed)           1.034    10.888    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_136
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.328    11.216 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33/O
                         net (fo=1, routed)           0.661    11.877    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.001 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_11__31/O
                         net (fo=9, routed)           0.982    12.983    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_2
    SLICE_X49Y28         LUT6 (Prop_lut6_I2_O)        0.124    13.107 f  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[1]_i_2__68/O
                         net (fo=3, routed)           1.040    14.146    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/options_29[0]
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124    14.270 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63/O
                         net (fo=2, routed)           1.003    15.274    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124    15.398 f  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/valid_out_INST_0_i_38/O
                         net (fo=1, routed)           1.219    16.617    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.741 f  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7/O
                         net (fo=1, routed)           0.293    17.034    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.158 f  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.603    17.761    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X54Y21         LUT3 (Prop_lut3_I1_O)        0.124    17.885 f  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/O
                         net (fo=3, routed)           0.475    18.360    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X55Y21         LUT5 (Prop_lut5_I1_O)        0.124    18.484 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__2/O
                         net (fo=1, routed)           0.306    18.790    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__2_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I0_O)        0.124    18.914 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__3/O
                         net (fo=2, routed)           0.333    19.246    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__3_n_0
    SLICE_X55Y23         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.538    12.717    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X55Y23         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X55Y23         FDRE (Setup_fdre_C_D)       -0.058    12.634    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                         -19.246    
  -------------------------------------------------------------------
                         slack                                 -6.612    

Slack (VIOLATED) :        -6.236ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.936ns  (logic 2.744ns (17.219%)  route 13.192ns (82.781%))
  Logic Levels:           15  (LUT3=1 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.662     2.956    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/clk
    SLICE_X48Y35         FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.456     3.412 r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/Q
                         net (fo=10, routed)          1.372     4.784    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q_reg[8]_4[4]
    SLICE_X55Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.908 r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q[4]_i_10__13/O
                         net (fo=1, routed)           0.619     5.527    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_72
    SLICE_X55Y34         LUT4 (Prop_lut4_I3_O)        0.153     5.680 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_5__14/O
                         net (fo=26, routed)          0.914     6.594    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_37
    SLICE_X58Y38         LUT4 (Prop_lut4_I0_O)        0.327     6.921 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_4__59/O
                         net (fo=21, routed)          1.439     8.361    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_11
    SLICE_X73Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.485 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_9__15/O
                         net (fo=5, routed)           1.253     9.738    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q_reg[4]_283
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.116     9.854 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q[8]_i_28__54/O
                         net (fo=2, routed)           1.034    10.888    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_136
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.328    11.216 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33/O
                         net (fo=1, routed)           0.661    11.877    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.001 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_11__31/O
                         net (fo=9, routed)           0.982    12.983    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_2
    SLICE_X49Y28         LUT6 (Prop_lut6_I2_O)        0.124    13.107 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[1]_i_2__68/O
                         net (fo=3, routed)           1.040    14.146    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/options_29[0]
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124    14.270 f  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63/O
                         net (fo=2, routed)           1.003    15.274    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124    15.398 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/valid_out_INST_0_i_38/O
                         net (fo=1, routed)           1.219    16.617    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.741 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7/O
                         net (fo=1, routed)           0.293    17.034    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.158 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.603    17.761    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X54Y21         LUT3 (Prop_lut3_I1_O)        0.124    17.885 r  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/O
                         net (fo=3, routed)           0.409    18.294    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.418 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0/O
                         net (fo=1, routed)           0.350    18.768    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2__0_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.892 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__1/O
                         net (fo=2, routed)           0.000    18.892    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1__1_n_0
    SLICE_X52Y21         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.470    12.649    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y21         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/C
                         clock pessimism              0.129    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X52Y21         FDRE (Setup_fdre_C_D)        0.032    12.656    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg
  -------------------------------------------------------------------
                         required time                         12.656    
                         arrival time                         -18.892    
  -------------------------------------------------------------------
                         slack                                 -6.236    

Slack (VIOLATED) :        -6.143ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.958ns  (logic 2.744ns (17.195%)  route 13.214ns (82.805%))
  Logic Levels:           15  (LUT3=1 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.662     2.956    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/clk
    SLICE_X48Y35         FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.456     3.412 r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/Q
                         net (fo=10, routed)          1.372     4.784    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q_reg[8]_4[4]
    SLICE_X55Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.908 r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q[4]_i_10__13/O
                         net (fo=1, routed)           0.619     5.527    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_72
    SLICE_X55Y34         LUT4 (Prop_lut4_I3_O)        0.153     5.680 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_5__14/O
                         net (fo=26, routed)          0.914     6.594    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_37
    SLICE_X58Y38         LUT4 (Prop_lut4_I0_O)        0.327     6.921 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_4__59/O
                         net (fo=21, routed)          1.439     8.361    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_11
    SLICE_X73Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.485 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_9__15/O
                         net (fo=5, routed)           1.253     9.738    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q_reg[4]_283
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.116     9.854 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q[8]_i_28__54/O
                         net (fo=2, routed)           1.034    10.888    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_136
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.328    11.216 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33/O
                         net (fo=1, routed)           0.661    11.877    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.001 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_11__31/O
                         net (fo=9, routed)           0.982    12.983    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_2
    SLICE_X49Y28         LUT6 (Prop_lut6_I2_O)        0.124    13.107 f  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[1]_i_2__68/O
                         net (fo=3, routed)           1.040    14.146    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/options_29[0]
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124    14.270 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63/O
                         net (fo=2, routed)           1.003    15.274    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124    15.398 f  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/valid_out_INST_0_i_38/O
                         net (fo=1, routed)           1.219    16.617    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.741 f  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7/O
                         net (fo=1, routed)           0.293    17.034    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.158 f  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.603    17.761    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X54Y21         LUT3 (Prop_lut3_I1_O)        0.124    17.885 f  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/O
                         net (fo=3, routed)           0.475    18.360    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X55Y21         LUT5 (Prop_lut5_I1_O)        0.124    18.484 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__2/O
                         net (fo=1, routed)           0.306    18.790    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__2_n_0
    SLICE_X54Y22         LUT5 (Prop_lut5_I0_O)        0.124    18.914 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__3/O
                         net (fo=2, routed)           0.000    18.914    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1__3_n_0
    SLICE_X54Y22         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.539    12.719    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X54Y22         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.077    12.770    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -18.914    
  -------------------------------------------------------------------
                         slack                                 -6.143    

Slack (VIOLATED) :        -5.984ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.330ns  (logic 2.489ns (16.236%)  route 12.841ns (83.764%))
  Logic Levels:           13  (LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.662     2.956    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/clk
    SLICE_X48Y35         FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.456     3.412 r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/Q
                         net (fo=10, routed)          1.372     4.784    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q_reg[8]_4[4]
    SLICE_X55Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.908 r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q[4]_i_10__13/O
                         net (fo=1, routed)           0.619     5.527    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_72
    SLICE_X55Y34         LUT4 (Prop_lut4_I3_O)        0.153     5.680 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_5__14/O
                         net (fo=26, routed)          0.914     6.594    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_37
    SLICE_X58Y38         LUT4 (Prop_lut4_I0_O)        0.327     6.921 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_4__59/O
                         net (fo=21, routed)          1.439     8.361    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_11
    SLICE_X73Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.485 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_9__15/O
                         net (fo=5, routed)           1.253     9.738    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q_reg[4]_283
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.116     9.854 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q[8]_i_28__54/O
                         net (fo=2, routed)           1.034    10.888    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_136
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.328    11.216 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33/O
                         net (fo=1, routed)           0.661    11.877    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.001 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_11__31/O
                         net (fo=9, routed)           0.982    12.983    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_2
    SLICE_X49Y28         LUT6 (Prop_lut6_I2_O)        0.124    13.107 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[1]_i_2__68/O
                         net (fo=3, routed)           1.040    14.146    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/options_29[0]
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124    14.270 f  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63/O
                         net (fo=2, routed)           1.003    15.274    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124    15.398 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/valid_out_INST_0_i_38/O
                         net (fo=1, routed)           1.219    16.617    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.741 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7/O
                         net (fo=1, routed)           0.293    17.034    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.158 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.628    17.786    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X54Y21         LUT5 (Prop_lut5_I2_O)        0.117    17.903 r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1__0/O
                         net (fo=4, routed)           0.383    18.286    design_1_i/top_0/inst/CURR_ROW_OUTPUT/E[0]
    SLICE_X54Y21         FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.541    12.720    design_1_i/top_0/inst/CURR_ROW_OUTPUT/clk
    SLICE_X54Y21         FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[0]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X54Y21         FDCE (Setup_fdce_C_CE)      -0.393    12.302    design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                 -5.984    

Slack (VIOLATED) :        -5.984ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.330ns  (logic 2.489ns (16.236%)  route 12.841ns (83.764%))
  Logic Levels:           13  (LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.662     2.956    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/clk
    SLICE_X48Y35         FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.456     3.412 r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/Q
                         net (fo=10, routed)          1.372     4.784    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q_reg[8]_4[4]
    SLICE_X55Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.908 r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q[4]_i_10__13/O
                         net (fo=1, routed)           0.619     5.527    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_72
    SLICE_X55Y34         LUT4 (Prop_lut4_I3_O)        0.153     5.680 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_5__14/O
                         net (fo=26, routed)          0.914     6.594    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_37
    SLICE_X58Y38         LUT4 (Prop_lut4_I0_O)        0.327     6.921 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_4__59/O
                         net (fo=21, routed)          1.439     8.361    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_11
    SLICE_X73Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.485 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_9__15/O
                         net (fo=5, routed)           1.253     9.738    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q_reg[4]_283
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.116     9.854 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q[8]_i_28__54/O
                         net (fo=2, routed)           1.034    10.888    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_136
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.328    11.216 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33/O
                         net (fo=1, routed)           0.661    11.877    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.001 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_11__31/O
                         net (fo=9, routed)           0.982    12.983    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_2
    SLICE_X49Y28         LUT6 (Prop_lut6_I2_O)        0.124    13.107 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[1]_i_2__68/O
                         net (fo=3, routed)           1.040    14.146    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/options_29[0]
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124    14.270 f  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63/O
                         net (fo=2, routed)           1.003    15.274    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124    15.398 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/valid_out_INST_0_i_38/O
                         net (fo=1, routed)           1.219    16.617    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.741 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7/O
                         net (fo=1, routed)           0.293    17.034    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.158 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.628    17.786    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X54Y21         LUT5 (Prop_lut5_I2_O)        0.117    17.903 r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1__0/O
                         net (fo=4, routed)           0.383    18.286    design_1_i/top_0/inst/CURR_ROW_OUTPUT/E[0]
    SLICE_X54Y21         FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.541    12.720    design_1_i/top_0/inst/CURR_ROW_OUTPUT/clk
    SLICE_X54Y21         FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[1]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X54Y21         FDCE (Setup_fdce_C_CE)      -0.393    12.302    design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                 -5.984    

Slack (VIOLATED) :        -5.984ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.330ns  (logic 2.489ns (16.236%)  route 12.841ns (83.764%))
  Logic Levels:           13  (LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.662     2.956    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/clk
    SLICE_X48Y35         FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.456     3.412 r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/Q
                         net (fo=10, routed)          1.372     4.784    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q_reg[8]_4[4]
    SLICE_X55Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.908 r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q[4]_i_10__13/O
                         net (fo=1, routed)           0.619     5.527    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_72
    SLICE_X55Y34         LUT4 (Prop_lut4_I3_O)        0.153     5.680 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_5__14/O
                         net (fo=26, routed)          0.914     6.594    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_37
    SLICE_X58Y38         LUT4 (Prop_lut4_I0_O)        0.327     6.921 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_4__59/O
                         net (fo=21, routed)          1.439     8.361    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_11
    SLICE_X73Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.485 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_9__15/O
                         net (fo=5, routed)           1.253     9.738    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q_reg[4]_283
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.116     9.854 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q[8]_i_28__54/O
                         net (fo=2, routed)           1.034    10.888    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_136
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.328    11.216 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33/O
                         net (fo=1, routed)           0.661    11.877    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.001 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_11__31/O
                         net (fo=9, routed)           0.982    12.983    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_2
    SLICE_X49Y28         LUT6 (Prop_lut6_I2_O)        0.124    13.107 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[1]_i_2__68/O
                         net (fo=3, routed)           1.040    14.146    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/options_29[0]
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124    14.270 f  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63/O
                         net (fo=2, routed)           1.003    15.274    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124    15.398 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/valid_out_INST_0_i_38/O
                         net (fo=1, routed)           1.219    16.617    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.741 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7/O
                         net (fo=1, routed)           0.293    17.034    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.158 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.628    17.786    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X54Y21         LUT5 (Prop_lut5_I2_O)        0.117    17.903 r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1__0/O
                         net (fo=4, routed)           0.383    18.286    design_1_i/top_0/inst/CURR_ROW_OUTPUT/E[0]
    SLICE_X54Y21         FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.541    12.720    design_1_i/top_0/inst/CURR_ROW_OUTPUT/clk
    SLICE_X54Y21         FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[2]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X54Y21         FDCE (Setup_fdce_C_CE)      -0.393    12.302    design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                 -5.984    

Slack (VIOLATED) :        -5.984ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.330ns  (logic 2.489ns (16.236%)  route 12.841ns (83.764%))
  Logic Levels:           13  (LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.662     2.956    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/clk
    SLICE_X48Y35         FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.456     3.412 r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/Q
                         net (fo=10, routed)          1.372     4.784    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q_reg[8]_4[4]
    SLICE_X55Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.908 r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q[4]_i_10__13/O
                         net (fo=1, routed)           0.619     5.527    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_72
    SLICE_X55Y34         LUT4 (Prop_lut4_I3_O)        0.153     5.680 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_5__14/O
                         net (fo=26, routed)          0.914     6.594    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_37
    SLICE_X58Y38         LUT4 (Prop_lut4_I0_O)        0.327     6.921 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_4__59/O
                         net (fo=21, routed)          1.439     8.361    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_11
    SLICE_X73Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.485 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_9__15/O
                         net (fo=5, routed)           1.253     9.738    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q_reg[4]_283
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.116     9.854 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q[8]_i_28__54/O
                         net (fo=2, routed)           1.034    10.888    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_136
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.328    11.216 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33/O
                         net (fo=1, routed)           0.661    11.877    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.001 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_11__31/O
                         net (fo=9, routed)           0.982    12.983    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_2
    SLICE_X49Y28         LUT6 (Prop_lut6_I2_O)        0.124    13.107 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[1]_i_2__68/O
                         net (fo=3, routed)           1.040    14.146    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/options_29[0]
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124    14.270 f  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63/O
                         net (fo=2, routed)           1.003    15.274    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124    15.398 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/valid_out_INST_0_i_38/O
                         net (fo=1, routed)           1.219    16.617    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.741 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7/O
                         net (fo=1, routed)           0.293    17.034    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.158 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.628    17.786    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X54Y21         LUT5 (Prop_lut5_I2_O)        0.117    17.903 r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1__0/O
                         net (fo=4, routed)           0.383    18.286    design_1_i/top_0/inst/CURR_ROW_OUTPUT/E[0]
    SLICE_X54Y21         FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.541    12.720    design_1_i/top_0/inst/CURR_ROW_OUTPUT/clk
    SLICE_X54Y21         FDCE                                         r  design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[3]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X54Y21         FDCE (Setup_fdce_C_CE)      -0.393    12.302    design_1_i/top_0/inst/CURR_ROW_OUTPUT/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                         -18.286    
  -------------------------------------------------------------------
                         slack                                 -5.984    

Slack (VIOLATED) :        -5.914ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.485ns  (logic 2.496ns (16.119%)  route 12.989ns (83.881%))
  Logic Levels:           13  (LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.662     2.956    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/clk
    SLICE_X48Y35         FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.456     3.412 r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/Q
                         net (fo=10, routed)          1.372     4.784    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q_reg[8]_4[4]
    SLICE_X55Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.908 r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q[4]_i_10__13/O
                         net (fo=1, routed)           0.619     5.527    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_72
    SLICE_X55Y34         LUT4 (Prop_lut4_I3_O)        0.153     5.680 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_5__14/O
                         net (fo=26, routed)          0.914     6.594    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_37
    SLICE_X58Y38         LUT4 (Prop_lut4_I0_O)        0.327     6.921 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_4__59/O
                         net (fo=21, routed)          1.439     8.361    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_11
    SLICE_X73Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.485 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_9__15/O
                         net (fo=5, routed)           1.253     9.738    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q_reg[4]_283
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.116     9.854 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q[8]_i_28__54/O
                         net (fo=2, routed)           1.034    10.888    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_136
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.328    11.216 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33/O
                         net (fo=1, routed)           0.661    11.877    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.001 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_11__31/O
                         net (fo=9, routed)           0.982    12.983    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_2
    SLICE_X49Y28         LUT6 (Prop_lut6_I2_O)        0.124    13.107 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[1]_i_2__68/O
                         net (fo=3, routed)           1.040    14.146    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/options_29[0]
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124    14.270 f  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63/O
                         net (fo=2, routed)           1.003    15.274    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124    15.398 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/valid_out_INST_0_i_38/O
                         net (fo=1, routed)           1.219    16.617    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.741 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7/O
                         net (fo=1, routed)           0.293    17.034    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.158 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.628    17.786    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X54Y21         LUT4 (Prop_lut4_I2_O)        0.124    17.910 r  design_1_i/top_0/inst/OUTPUT_FSM/count[3]_i_1/O
                         net (fo=4, routed)           0.531    18.441    design_1_i/top_0/inst/CURR_COL_OUTPUT/E[0]
    SLICE_X54Y20         FDCE                                         r  design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.542    12.722    design_1_i/top_0/inst/CURR_COL_OUTPUT/clk
    SLICE_X54Y20         FDCE                                         r  design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[1]/C
                         clock pessimism              0.129    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X54Y20         FDCE (Setup_fdce_C_CE)      -0.169    12.527    design_1_i/top_0/inst/CURR_COL_OUTPUT/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -18.441    
  -------------------------------------------------------------------
                         slack                                 -5.914    

Slack (VIOLATED) :        -5.717ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.422ns  (logic 2.496ns (16.185%)  route 12.926ns (83.815%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.662     2.956    design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/clk
    SLICE_X48Y35         FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDCE (Prop_fdce_C_Q)         0.456     3.412 r  design_1_i/top_0/inst/SOLVER/row_square[8].col_square[3].s/r1/Q_reg[4]/Q
                         net (fo=10, routed)          1.372     4.784    design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q_reg[8]_4[4]
    SLICE_X55Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.908 r  design_1_i/top_0/inst/SOLVER/row_square[6].col_square[3].s/r1/Q[4]_i_10__13/O
                         net (fo=1, routed)           0.619     5.527    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_72
    SLICE_X55Y34         LUT4 (Prop_lut4_I3_O)        0.153     5.680 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_5__14/O
                         net (fo=26, routed)          0.914     6.594    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_37
    SLICE_X58Y38         LUT4 (Prop_lut4_I0_O)        0.327     6.921 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_4__59/O
                         net (fo=21, routed)          1.439     8.361    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q_reg[4]_11
    SLICE_X73Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.485 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[3].s/r1/Q[4]_i_9__15/O
                         net (fo=5, routed)           1.253     9.738    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q_reg[4]_283
    SLICE_X46Y19         LUT5 (Prop_lut5_I1_O)        0.116     9.854 r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[7].s/r1/Q[8]_i_28__54/O
                         net (fo=2, routed)           1.034    10.888    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_136
    SLICE_X48Y18         LUT6 (Prop_lut6_I1_O)        0.328    11.216 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33/O
                         net (fo=1, routed)           0.661    11.877    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_15__33_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.001 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_11__31/O
                         net (fo=9, routed)           0.982    12.983    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q_reg[4]_2
    SLICE_X49Y28         LUT6 (Prop_lut6_I2_O)        0.124    13.107 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[1]_i_2__68/O
                         net (fo=3, routed)           1.040    14.146    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/options_29[0]
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124    14.270 f  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63/O
                         net (fo=2, routed)           1.003    15.274    design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/Q[8]_i_7__63_n_0
    SLICE_X47Y24         LUT6 (Prop_lut6_I3_O)        0.124    15.398 r  design_1_i/top_0/inst/SOLVER/row_square[5].col_square[5].s/r1/valid_out_INST_0_i_38/O
                         net (fo=1, routed)           1.219    16.617    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/Q_reg[0]_22
    SLICE_X54Y22         LUT6 (Prop_lut6_I0_O)        0.124    16.741 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7/O
                         net (fo=1, routed)           0.293    17.034    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_7_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.158 r  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[6].s/r1/valid_out_INST_0_i_1/O
                         net (fo=4, routed)           0.603    17.761    design_1_i/top_0/inst/OUTPUT_FSM/puzzle_done
    SLICE_X54Y21         LUT3 (Prop_lut3_I1_O)        0.124    17.885 r  design_1_i/top_0/inst/OUTPUT_FSM/valid_out_INST_0/O
                         net (fo=3, routed)           0.493    18.378    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/s_axis_s2mm_tvalid
    SLICE_X54Y23         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.538    12.717    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/m_axi_sg_aclk
    SLICE_X54Y23         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_reg/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X54Y23         FDRE (Setup_fdre_C_D)       -0.031    12.661    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN/GEN_FOR_SYNC.s_valid_reg
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                         -18.378    
  -------------------------------------------------------------------
                         slack                                 -5.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.514%)  route 0.180ns (58.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.552     0.888    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X53Y56         FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[27]/Q
                         net (fo=1, routed)           0.180     1.196    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[25]
    SLICE_X45Y56         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.824     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X45Y56         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[25]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X45Y56         FDRE (Hold_fdre_C_D)         0.019     1.174    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.707%)  route 0.214ns (60.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.555     0.891    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/m_axi_sg_aclk
    SLICE_X48Y53         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i_reg/Q
                         net (fo=2, routed)           0.214     1.246    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/mm2s_decerr
    SLICE_X53Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.821     1.187    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/m_axi_sg_aclk
    SLICE_X53Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[30]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.070     1.222    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.845%)  route 0.175ns (54.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.553     0.889    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/m_axi_sg_aclk
    SLICE_X50Y50         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2_reg[14]/Q
                         net (fo=1, routed)           0.175     1.211    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_sts_reg_0[14]
    SLICE_X51Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.826     1.192    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/m_axi_sg_aclk
    SLICE_X51Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X51Y47         FDRE (Hold_fdre_C_D)         0.017     1.179    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.621     0.957    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y35          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     1.098 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.107     1.204    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X2Y35          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.890     1.256    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X2Y35          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.286     0.970    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.170    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.621     0.957    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y35          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     1.098 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.107     1.204    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X2Y35          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.890     1.256    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X2Y35          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.286     0.970    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.170    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.621     0.957    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y35          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     1.098 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.107     1.204    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X2Y35          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.890     1.256    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X2Y35          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.286     0.970    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.170    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.621     0.957    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y35          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     1.098 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.107     1.204    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X2Y35          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.890     1.256    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X2Y35          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.286     0.970    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.170    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.621     0.957    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y35          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     1.098 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.107     1.204    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X2Y35          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.890     1.256    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X2Y35          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.286     0.970    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.170    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.621     0.957    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y35          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     1.098 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.107     1.204    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X2Y35          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.890     1.256    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X2Y35          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.286     0.970    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.170    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.621     0.957    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y35          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     1.098 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.107     1.204    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X2Y35          RAMS32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.890     1.256    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X2Y35          RAMS32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.286     0.970    
    SLICE_X2Y35          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.170    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y9     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y62    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y57    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_decerr_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y58    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y60    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_error_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y57    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_interr_i_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y35    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y35    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y35    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y35    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y35    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y35    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y35    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y35    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y35    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y35    design_1_i/axi_dma_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y35     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y35     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y35     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y35     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y35     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y35     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y35     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y35     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y29     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y29     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[3].genblk1[2].input_vector_buffer/Q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 0.580ns (6.381%)  route 8.510ns (93.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.682     2.976    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          2.614     6.046    design_1_i/top_0/inst/genblk1[5].genblk1[6].input_vector_buffer/reset_L
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.124     6.170 f  design_1_i/top_0/inst/genblk1[5].genblk1[6].input_vector_buffer/r1/Q[7]_i_1__0/O
                         net (fo=123, routed)         5.895    12.066    design_1_i/top_0/inst/genblk1[3].genblk1[2].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X63Y35         FDCE                                         f  design_1_i/top_0/inst/genblk1[3].genblk1[2].input_vector_buffer/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.551    12.731    design_1_i/top_0/inst/genblk1[3].genblk1[2].input_vector_buffer/clk
    SLICE_X63Y35         FDCE                                         r  design_1_i/top_0/inst/genblk1[3].genblk1[2].input_vector_buffer/Q_reg[3]/C
                         clock pessimism              0.115    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X63Y35         FDCE (Recov_fdce_C_CLR)     -0.405    12.286    design_1_i/top_0/inst/genblk1[3].genblk1[2].input_vector_buffer/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 0.580ns (6.427%)  route 8.445ns (93.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.682     2.976    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          1.834     5.266    design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/reset_L
    SLICE_X24Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.390 f  design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/r1/Q[1]_i_2/O
                         net (fo=125, routed)         6.611    12.001    design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/Q_reg[0]_0
    SLICE_X60Y30         FDCE                                         f  design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.545    12.724    design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/clk
    SLICE_X60Y30         FDCE                                         r  design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/Q_reg[2]/C
                         clock pessimism              0.115    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X60Y30         FDCE (Recov_fdce_C_CLR)     -0.405    12.280    design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/Q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 0.580ns (6.427%)  route 8.445ns (93.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.682     2.976    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          1.834     5.266    design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/reset_L
    SLICE_X24Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.390 f  design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/r1/Q[1]_i_2/O
                         net (fo=125, routed)         6.611    12.001    design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/Q_reg[0]_0
    SLICE_X60Y30         FDCE                                         f  design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.545    12.724    design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/clk
    SLICE_X60Y30         FDCE                                         r  design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/Q_reg[3]/C
                         clock pessimism              0.115    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X60Y30         FDCE (Recov_fdce_C_CLR)     -0.405    12.280    design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[8].genblk1[2].input_vector_buffer/Q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 0.580ns (6.489%)  route 8.358ns (93.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.682     2.976    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          1.834     5.266    design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/reset_L
    SLICE_X24Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.390 f  design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/r1/Q[1]_i_2/O
                         net (fo=125, routed)         6.524    11.914    design_1_i/top_0/inst/genblk1[8].genblk1[2].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X71Y29         FDCE                                         f  design_1_i/top_0/inst/genblk1[8].genblk1[2].input_vector_buffer/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.547    12.726    design_1_i/top_0/inst/genblk1[8].genblk1[2].input_vector_buffer/clk
    SLICE_X71Y29         FDCE                                         r  design_1_i/top_0/inst/genblk1[8].genblk1[2].input_vector_buffer/Q_reg[3]/C
                         clock pessimism              0.115    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X71Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.282    design_1_i/top_0/inst/genblk1[8].genblk1[2].input_vector_buffer/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                         -11.914    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[8].genblk1[2].input_vector_buffer/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 0.580ns (6.489%)  route 8.358ns (93.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.682     2.976    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          1.834     5.266    design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/reset_L
    SLICE_X24Y31         LUT1 (Prop_lut1_I0_O)        0.124     5.390 f  design_1_i/top_0/inst/genblk1[6].genblk1[2].input_vector_buffer/r1/Q[1]_i_2/O
                         net (fo=125, routed)         6.524    11.914    design_1_i/top_0/inst/genblk1[8].genblk1[2].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X71Y29         FDCE                                         f  design_1_i/top_0/inst/genblk1[8].genblk1[2].input_vector_buffer/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.547    12.726    design_1_i/top_0/inst/genblk1[8].genblk1[2].input_vector_buffer/clk
    SLICE_X71Y29         FDCE                                         r  design_1_i/top_0/inst/genblk1[8].genblk1[2].input_vector_buffer/Q_reg[4]/C
                         clock pessimism              0.115    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X71Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.282    design_1_i/top_0/inst/genblk1[8].genblk1[2].input_vector_buffer/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                         -11.914    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 0.580ns (6.641%)  route 8.154ns (93.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.682     2.976    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          3.253     6.685    design_1_i/top_0/inst/genblk1[0].genblk1[2].input_vector_buffer/reset_L
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     6.809 f  design_1_i/top_0/inst/genblk1[0].genblk1[2].input_vector_buffer/r1/Q[4]_i_2/O
                         net (fo=123, routed)         4.901    11.710    design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X75Y39         FDCE                                         f  design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.557    12.736    design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/clk
    SLICE_X75Y39         FDCE                                         r  design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/Q_reg[4]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X75Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.292    design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/Q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 0.580ns (6.641%)  route 8.154ns (93.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.682     2.976    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          3.253     6.685    design_1_i/top_0/inst/genblk1[0].genblk1[2].input_vector_buffer/reset_L
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     6.809 f  design_1_i/top_0/inst/genblk1[0].genblk1[2].input_vector_buffer/r1/Q[4]_i_2/O
                         net (fo=123, routed)         4.901    11.710    design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X75Y39         FDCE                                         f  design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.557    12.736    design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/clk
    SLICE_X75Y39         FDCE                                         r  design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/Q_reg[5]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X75Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.292    design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/Q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 0.580ns (6.641%)  route 8.154ns (93.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.682     2.976    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          3.253     6.685    design_1_i/top_0/inst/genblk1[0].genblk1[2].input_vector_buffer/reset_L
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     6.809 f  design_1_i/top_0/inst/genblk1[0].genblk1[2].input_vector_buffer/r1/Q[4]_i_2/O
                         net (fo=123, routed)         4.901    11.710    design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X75Y39         FDCE                                         f  design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.557    12.736    design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/clk
    SLICE_X75Y39         FDCE                                         r  design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/Q_reg[7]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X75Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.292    design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/Q_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 0.580ns (6.641%)  route 8.154ns (93.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.682     2.976    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          3.253     6.685    design_1_i/top_0/inst/genblk1[0].genblk1[2].input_vector_buffer/reset_L
    SLICE_X33Y39         LUT1 (Prop_lut1_I0_O)        0.124     6.809 f  design_1_i/top_0/inst/genblk1[0].genblk1[2].input_vector_buffer/r1/Q[4]_i_2/O
                         net (fo=123, routed)         4.901    11.710    design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X75Y39         FDCE                                         f  design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.557    12.736    design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/clk
    SLICE_X75Y39         FDCE                                         r  design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/Q_reg[8]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X75Y39         FDCE (Recov_fdce_C_CLR)     -0.405    12.292    design_1_i/top_0/inst/genblk1[2].genblk1[0].input_vector_buffer/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/SOLVER/row_square[7].col_square[2].s/r1/Q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 0.580ns (6.665%)  route 8.122ns (93.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.682     2.976    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y72         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=39, routed)          3.114     6.546    design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/reset_L
    SLICE_X33Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.670 f  design_1_i/top_0/inst/SOLVER/row_square[0].col_square[2].s/r1/Q[8]_i_3__0/O
                         net (fo=123, routed)         5.008    11.678    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[2].s/r1/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X72Y28         FDCE                                         f  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[2].s/r1/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        1.547    12.726    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[2].s/r1/clk
    SLICE_X72Y28         FDCE                                         r  design_1_i/top_0/inst/SOLVER/row_square[7].col_square[2].s/r1/Q_reg[3]/C
                         clock pessimism              0.115    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X72Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.282    design_1_i/top_0/inst/SOLVER/row_square[7].col_square[2].s/r1/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                  0.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.401%)  route 0.132ns (44.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.621     0.957    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y34          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDPE (Prop_fdpe_C_Q)         0.164     1.121 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.253    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X2Y34          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.889     1.255    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X2Y34          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.264     0.991    
    SLICE_X2Y34          FDCE (Remov_fdce_C_CLR)     -0.067     0.924    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.401%)  route 0.132ns (44.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.621     0.957    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y34          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDPE (Prop_fdpe_C_Q)         0.164     1.121 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.253    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X2Y34          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.889     1.255    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X2Y34          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.264     0.991    
    SLICE_X2Y34          FDCE (Remov_fdce_C_CLR)     -0.067     0.924    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.401%)  route 0.132ns (44.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.621     0.957    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y34          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDPE (Prop_fdpe_C_Q)         0.164     1.121 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.132     1.253    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X2Y34          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.889     1.255    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X2Y34          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.264     0.991    
    SLICE_X2Y34          FDPE (Remov_fdpe_C_PRE)     -0.071     0.920    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.034%)  route 0.129ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.618     0.954    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y31          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDPE (Prop_fdpe_C_Q)         0.164     1.118 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.129     1.246    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X3Y30          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.885     1.251    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y30          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.285     0.967    
    SLICE_X3Y30          FDCE (Remov_fdce_C_CLR)     -0.092     0.875    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.034%)  route 0.129ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.618     0.954    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y31          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDPE (Prop_fdpe_C_Q)         0.164     1.118 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.129     1.246    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X3Y30          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.885     1.251    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y30          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.285     0.967    
    SLICE_X3Y30          FDCE (Remov_fdce_C_CLR)     -0.092     0.875    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.034%)  route 0.129ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.618     0.954    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y31          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDPE (Prop_fdpe_C_Q)         0.164     1.118 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.129     1.246    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X3Y30          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.885     1.251    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y30          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.285     0.967    
    SLICE_X3Y30          FDCE (Remov_fdce_C_CLR)     -0.092     0.875    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.034%)  route 0.129ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.618     0.954    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y31          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDPE (Prop_fdpe_C_Q)         0.164     1.118 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.129     1.246    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X3Y30          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.885     1.251    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y30          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.285     0.967    
    SLICE_X3Y30          FDCE (Remov_fdce_C_CLR)     -0.092     0.875    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.034%)  route 0.129ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.618     0.954    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y31          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDPE (Prop_fdpe_C_Q)         0.164     1.118 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.129     1.246    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X3Y30          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.885     1.251    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y30          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.285     0.967    
    SLICE_X3Y30          FDPE (Remov_fdpe_C_PRE)     -0.095     0.872    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.396%)  route 0.161ns (49.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.621     0.957    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y34          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.164     1.121 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.161     1.282    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X2Y33          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.888     1.254    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y33          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.285     0.970    
    SLICE_X2Y33          FDCE (Remov_fdce_C_CLR)     -0.067     0.903    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.396%)  route 0.161ns (49.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.621     0.957    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y34          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDPE (Prop_fdpe_C_Q)         0.164     1.121 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.161     1.282    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X2Y33          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7190, routed)        0.888     1.254    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y33          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.285     0.970    
    SLICE_X2Y33          FDCE (Remov_fdce_C_CLR)     -0.067     0.903    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.379    





