
---------- Begin Simulation Statistics ----------
final_tick                               1640877262500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62408                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702580                       # Number of bytes of host memory used
host_op_rate                                    62576                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25095.73                       # Real time elapsed on the host
host_tick_rate                               65384720                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566182772                       # Number of instructions simulated
sim_ops                                    1570386539                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.640877                       # Number of seconds simulated
sim_ticks                                1640877262500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.228900                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              190521024                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           220947994                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16047444                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        290047810                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          27695227                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       28292885                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          597658                       # Number of indirect misses.
system.cpu0.branchPred.lookups              372870888                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276249                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100286                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9898369                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343025407                       # Number of branches committed
system.cpu0.commit.bw_lim_events             56763959                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309775                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      123799977                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408181616                       # Number of instructions committed
system.cpu0.commit.committedOps            1410285196                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2491469941                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.566045                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.444084                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1876158258     75.30%     75.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    354022220     14.21%     89.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84161162      3.38%     92.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     74243432      2.98%     95.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     29510384      1.18%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8964095      0.36%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5288344      0.21%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2358087      0.09%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     56763959      2.28%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2491469941                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29098013                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363643505                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423704910                       # Number of loads committed
system.cpu0.commit.membars                    4203744                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203750      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798537085     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12622000      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425805188     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165444415     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410285196                       # Class of committed instruction
system.cpu0.commit.refs                     591249631                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408181616                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410285196                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.322068                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.322068                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            576223266                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6160981                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           188055236                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1556227807                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               851815126                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1063666459                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9912127                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15244305                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             12610110                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  372870888                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                277611329                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1633960618                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5914801                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1584410926                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 142                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               32122416                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.114031                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         864204976                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         218216251                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.484545                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2514227088                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.631015                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.875078                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1371869681     54.56%     54.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               852335531     33.90%     88.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               180903749      7.20%     95.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                83223153      3.31%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12175852      0.48%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10424496      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1189017      0.05%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2102369      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3240      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2514227088                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      755666864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10030114                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               357512295                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.463266                       # Inst execution rate
system.cpu0.iew.exec_refs                   656883329                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 185183214                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              408715256                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            471585430                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106284                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5499720                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           187339623                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1534023199                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            471700115                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9001501                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1514830906                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1632841                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             21981401                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9912127                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             26315154                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       609687                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        42420273                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        33719                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14023                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7797597                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     47880520                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     19794901                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14023                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       541666                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9488448                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                682933034                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1501571087                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.834718                       # average fanout of values written-back
system.cpu0.iew.wb_producers                570056335                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.459211                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1501703168                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1867850015                       # number of integer regfile reads
system.cpu0.int_regfile_writes              971355439                       # number of integer regfile writes
system.cpu0.ipc                              0.430651                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.430651                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205616      0.28%      0.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            844969411     55.45%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12624332      0.83%     56.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673641      0.24%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           475132068     31.18%     87.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          183227289     12.02%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1523832408                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7691976                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005048                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1607738     20.90%     20.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  6990      0.09%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1099939     14.30%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4295823     55.85%     91.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               681482      8.86%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1527318713                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5569992306                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1501571036                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1657774779                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1527712859                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1523832408                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310340                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      123737994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           408533                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           565                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31526633                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2514227088                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.606084                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.869072                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1442632693     57.38%     57.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          737851122     29.35%     86.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          263341719     10.47%     97.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42261643      1.68%     98.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16401649      0.65%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5491780      0.22%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4664323      0.19%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1195787      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             386372      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2514227088                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.466019                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         28258101                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8753686                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           471585430                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          187339623                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1891                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3269893952                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12455920                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              451296898                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911010565                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              16099871                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               865854539                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              52641050                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                40374                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1912217657                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1550629435                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1010205760                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1061035681                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              56523298                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9912127                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            125955556                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                99195183                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1912217613                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        172287                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5901                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 49213372                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5891                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3968767027                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3090981672                       # The number of ROB writes
system.cpu0.timesIdled                       27260795                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1858                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.645712                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               25033287                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31041064                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2895008                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33304863                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2172925                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2189886                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16961                       # Number of indirect misses.
system.cpu1.branchPred.lookups               42214868                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148194                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100011                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1956351                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34312131                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6363728                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300710                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18872612                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158001156                       # Number of instructions committed
system.cpu1.commit.committedOps             160101343                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    579981209                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.276046                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.076346                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    515979664     88.96%     88.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     32272384      5.56%     94.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12371095      2.13%     96.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      5947419      1.03%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3066104      0.53%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2387916      0.41%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1019601      0.18%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       573298      0.10%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6363728      1.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    579981209                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3695376                       # Number of function calls committed.
system.cpu1.commit.int_insts                152794470                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38886210                       # Number of loads committed
system.cpu1.commit.membars                    4200141                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200141      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98338274     61.42%     64.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40986221     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15784361      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160101343                       # Class of committed instruction
system.cpu1.commit.refs                      56770594                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158001156                       # Number of Instructions Simulated
system.cpu1.committedOps                    160101343                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.729234                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.729234                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            443108789                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               955047                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23548306                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             186385071                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                42122237                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 90859158                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1957800                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2367703                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5766228                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   42214868                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 33374655                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    535805531                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               782399                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     193381774                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5792914                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.071645                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45112223                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27206212                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.328198                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         583814212                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.334837                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.760123                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               454659111     77.88%     77.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                87131777     14.92%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                26468943      4.53%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10373554      1.78%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2307916      0.40%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2177794      0.37%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  694665      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     207      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     245      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           583814212                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        5409057                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2031658                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                37223030                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.294414                       # Inst execution rate
system.cpu1.iew.exec_refs                    61617817                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18529806                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              347300878                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             43854055                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100692                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1777534                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            19124273                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          178928444                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             43088011                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1632216                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            173475597                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1192730                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9667565                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1957800                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13604594                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       116045                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1610591                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29939                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1942                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3770                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4967845                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1239889                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1942                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       418612                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1613046                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 95903170                       # num instructions consuming a value
system.cpu1.iew.wb_count                    171999751                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812689                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 77939419                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.291909                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     172081056                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               219025359                       # number of integer regfile reads
system.cpu1.int_regfile_writes              116133187                       # number of integer regfile writes
system.cpu1.ipc                              0.268152                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.268152                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200243      2.40%      2.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            107738608     61.53%     63.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265412      0.15%     64.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527097      0.30%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            45860437     26.19%     90.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16516004      9.43%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             175107813                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4299605                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024554                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 746744     17.37%     17.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  6058      0.14%     17.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 476049     11.07%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     28.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2419279     56.27%     84.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               651471     15.15%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             175207159                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         938608001                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    171999739                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        197757166                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 172627504                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                175107813                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300940                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18827100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           278586                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           230                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8281048                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    583814212                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.299938                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.785024                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          474533200     81.28%     81.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           72220502     12.37%     93.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22688636      3.89%     97.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5720691      0.98%     98.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5684403      0.97%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1088890      0.19%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1171932      0.20%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             513352      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             192606      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      583814212                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.297184                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15173761                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2935069                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            43854055                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           19124273                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       589223269                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2692517000                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              376509404                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107554941                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15677790                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                46035856                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6258879                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                47283                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            232880230                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             183754825                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          124292056                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 91520118                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              45204089                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1957800                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             67773525                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16737115                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       232880218                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17509                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               643                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 31372952                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           643                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   752591202                       # The number of ROB reads
system.cpu1.rob.rob_writes                  361818984                       # The number of ROB writes
system.cpu1.timesIdled                         520479                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6915380                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                27168                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7577590                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              19919634                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18414675                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      36740633                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2824578                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       112618                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     74844983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     14705464                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    149689280                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       14818082                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13985319                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5288876                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13036968                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              364                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            268                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4428670                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4428665                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13985322                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           165                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     55154617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               55154617                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1516983040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1516983040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              537                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18414789                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18414789    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18414789                       # Request fanout histogram
system.membus.respLayer1.occupancy        98139187780                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         62969052010                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1245592500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   901789827.026093                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       136000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2264075000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1634649300000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6227962500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    244922361                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       244922361                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    244922361                       # number of overall hits
system.cpu0.icache.overall_hits::total      244922361                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32688967                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32688967                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32688967                       # number of overall misses
system.cpu0.icache.overall_misses::total     32688967                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 820315357497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 820315357497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 820315357497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 820315357497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    277611328                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    277611328                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    277611328                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    277611328                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.117751                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.117751                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.117751                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.117751                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25094.563481                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25094.563481                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25094.563481                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25094.563481                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2323                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29255591                       # number of writebacks
system.cpu0.icache.writebacks::total         29255591                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3433342                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3433342                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3433342                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3433342                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29255625                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29255625                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29255625                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29255625                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 697233103997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 697233103997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 697233103997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 697233103997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.105383                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.105383                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.105383                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.105383                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23832.446034                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23832.446034                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23832.446034                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23832.446034                       # average overall mshr miss latency
system.cpu0.icache.replacements              29255591                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    244922361                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      244922361                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32688967                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32688967                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 820315357497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 820315357497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    277611328                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    277611328                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.117751                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.117751                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25094.563481                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25094.563481                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3433342                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3433342                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29255625                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29255625                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 697233103997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 697233103997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.105383                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.105383                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23832.446034                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23832.446034                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999964                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          274177497                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29255591                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.371798                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999964                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        584478279                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       584478279                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    502961365                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       502961365                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    502961365                       # number of overall hits
system.cpu0.dcache.overall_hits::total      502961365                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     82250803                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      82250803                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     82250803                       # number of overall misses
system.cpu0.dcache.overall_misses::total     82250803                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2777868506340                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2777868506340                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2777868506340                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2777868506340                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    585212168                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    585212168                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    585212168                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    585212168                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.140549                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.140549                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.140549                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.140549                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33773.147556                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33773.147556                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33773.147556                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33773.147556                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23797206                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       131950                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1087977                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1710                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    21.872894                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.163743                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41512551                       # number of writebacks
system.cpu0.dcache.writebacks::total         41512551                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     41653279                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     41653279                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     41653279                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     41653279                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     40597524                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     40597524                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     40597524                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     40597524                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 986261862666                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 986261862666                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 986261862666                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 986261862666                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.069372                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069372                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.069372                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069372                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 24293.645658                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24293.645658                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 24293.645658                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24293.645658                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41512551                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    372721809                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      372721809                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     47049808                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     47049808                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1471964882500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1471964882500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    419771617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    419771617                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.112084                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.112084                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31285.247381                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31285.247381                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17723510                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17723510                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29326298                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29326298                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 687286987000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 687286987000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069863                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069863                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23435.859071                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23435.859071                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    130239556                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     130239556                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     35200995                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     35200995                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1305903623840                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1305903623840                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165440551                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165440551                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.212771                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.212771                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37098.486104                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37098.486104                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     23929769                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     23929769                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     11271226                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     11271226                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 298974875666                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 298974875666                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068129                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068129                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26525.497374                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26525.497374                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2172                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1764                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1764                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11558000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11558000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.448171                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.448171                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6552.154195                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6552.154195                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1757                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1757                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       499500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       499500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001778                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001778                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 71357.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71357.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       758500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       758500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3881                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3881                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.041226                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.041226                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4740.625000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4740.625000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       598500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       598500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.041226                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.041226                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3740.625000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3740.625000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184272                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184272                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       916014                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       916014                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92930174500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92930174500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100286                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100286                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436138                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436138                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101450.605013                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101450.605013                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       916014                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       916014                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92014160500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92014160500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436138                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436138                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100450.605013                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100450.605013                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999485                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          545665366                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41513237                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.144370                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999485                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1216153811                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1216153811                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            24706631                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            34885148                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              643419                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              627271                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60862469                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           24706631                       # number of overall hits
system.l2.overall_hits::.cpu0.data           34885148                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             643419                       # number of overall hits
system.l2.overall_hits::.cpu1.data             627271                       # number of overall hits
system.l2.overall_hits::total                60862469                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           4548992                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6627039                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2796006                       # number of demand (read+write) misses
system.l2.demand_misses::total               13980697                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          4548992                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6627039                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8660                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2796006                       # number of overall misses
system.l2.overall_misses::total              13980697                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 388578373000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 629233610492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    769133000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 304027651998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1322608768490                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 388578373000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 629233610492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    769133000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 304027651998                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1322608768490                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29255623                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41512187                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          652079                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3423277                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             74843166                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29255623                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41512187                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         652079                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3423277                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            74843166                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.155491                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.159641                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.013281                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.816763                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.186800                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.155491                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.159641                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.013281                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.816763                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.186800                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85420.764204                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94949.435259                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88814.434180                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108736.409006                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94602.491456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85420.764204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94949.435259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88814.434180                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108736.409006                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94602.491456                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               7196                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       121                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      59.471074                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3834702                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5288878                       # number of writebacks
system.l2.writebacks::total                   5288878                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         180464                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          72810                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              253332                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        180464                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         72810                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             253332                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      4548963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6446575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2723196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13727365                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      4548963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6446575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2723196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5076027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18803392                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 343087001000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 553447337493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    681294500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 271772896498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1168988529491                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 343087001000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 553447337493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    681294500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 271772896498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 371423880316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1540412409807                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.155490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.155294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.013236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.795494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.183415                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.155490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.155294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.013236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.795494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.251237                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75420.925824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85851.376505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78935.754837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99799.241956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85157.532381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75420.925824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85851.376505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78935.754837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99799.241956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73172.164040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81922.049480                       # average overall mshr miss latency
system.l2.replacements                       32693663                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14575245                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14575245                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14575245                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14575245                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     59413651                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         59413651                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     59413651                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     59413651                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5076027                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5076027                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 371423880316                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 371423880316                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73172.164040                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73172.164040                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 85                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       390500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       451500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.950617                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.955056                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5071.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         7625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5311.764706                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1555000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       161500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1716500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.950617                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.955056                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20194.805195                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20187.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20194.117647                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        79500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       144500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       224000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20363.636364                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9249305                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           229653                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9478958                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2938007                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1663041                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4601048                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 270595100995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 182790494999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  453385595994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     12187312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1892694                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14080006                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.241071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.878663                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.326779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92101.584848                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109913.402615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98539.636186                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       131423                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        43801                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           175224                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2806584                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1619240                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4425824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 233264820496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 162790878999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 396055699495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.230287                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.855521                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.314334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83113.429171                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100535.361651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89487.449003                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      24706631                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        643419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           25350050                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      4548992                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4557652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 388578373000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    769133000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 389347506000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29255623                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       652079                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29907702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.155491                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.013281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.152391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85420.764204                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88814.434180                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85427.212521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      4548963                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8631                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4557594                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 343087001000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    681294500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 343768295500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.155490                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.013236                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.152389                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75420.925824                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78935.754837                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75427.582075                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25635843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       397618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26033461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3689032                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1132965                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4821997                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 358638509497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 121237156999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 479875666496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29324875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1530583                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30855458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.125799                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.740218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.156277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97217.511124                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107008.739898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99518.035058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        49041                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        29009                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        78050                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3639991                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1103956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4743947                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 320182516997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 108982017499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 429164534496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.124126                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.721265                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.153747                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87962.447434                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98719.530035                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90465.710198                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           47                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           39                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                86                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          154                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           97                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             251                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4246000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1750000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5996000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          201                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          136                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           337                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.766169                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.713235                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.744807                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27571.428571                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18041.237113                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23888.446215                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           52                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           34                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           86                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          102                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          165                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1981500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1233500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3215000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.507463                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.463235                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.489614                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19426.470588                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19579.365079                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19484.848485                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999938                       # Cycle average of tags in use
system.l2.tags.total_refs                   153265022                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  32693835                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.687888                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.334777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.679428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.742849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.070542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.551299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.621044                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.489606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.010616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.152232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.337829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.828125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1223353899                       # Number of tag accesses
system.l2.tags.data_accesses               1223353899                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     291133504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     412695424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        552384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     174353408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    299760448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1178495168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    291133504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       552384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     291685888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    338488064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       338488064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        4548961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6448366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2724272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4683757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18413987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5288876                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5288876                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        177425521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        251509015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           336639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        106256215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    182683041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             718210432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    177425521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       336639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        177762161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      206284816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206284816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      206284816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       177425521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       251509015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          336639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       106256215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    182683041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            924495248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4644435.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   4548962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5767408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2697574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4625784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005455103250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       283957                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       283957                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            36912920                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4373234                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18413988                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5288876                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18413988                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5288876                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 765629                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                644441                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            609632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            609186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            611796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            655413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2230936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4182964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            691907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            635232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            645282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            632149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           635827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           851452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           974645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           930136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           608128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2143674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            276465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            278374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            276530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            276728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            279623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            279180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            281537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            283684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            292663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            289025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           288722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           382492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           275822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           278253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           277304                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 501440376819                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                88241795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            832347108069                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28412.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47162.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10163543                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2540291                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18413988                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5288876                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9686668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2570220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1573231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1337007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1043397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  505377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  277890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  206696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  146146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   97247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  65910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  50978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  34386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  22755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  35116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 115288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 220728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 258886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 278241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 284938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 287695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 289751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 293023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 298337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 309248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 300107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 302352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 297677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 287950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 284375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 285480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9588922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.789917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.980452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.359971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      7001677     73.02%     73.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1229292     12.82%     85.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       482496      5.03%     90.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       221420      2.31%     93.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        82863      0.86%     94.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        56137      0.59%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       132473      1.38%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        52269      0.55%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       330295      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9588922                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       283957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.151438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.098276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    436.528738                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       283952    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::204800-212991            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        283957                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       283957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.356015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.332707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.914171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           241164     84.93%     84.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4031      1.42%     86.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25211      8.88%     95.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9274      3.27%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3007      1.06%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              930      0.33%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              262      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               60      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        283957                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1129494976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                49000256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               297241920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1178495232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            338488064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       688.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    718.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1640877245500                       # Total gap between requests
system.mem_ctrls.avgGap                      69226.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    291133568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    369114112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       552384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    172644736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    296050176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    297241920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 177425560.493437558413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 224949251.498327702284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 336639.438319963927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 105214899.338030159473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 180421889.415997684002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181148174.085324048996                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      4548962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6448366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2724272                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4683757                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5288876                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 155512081016                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 293535630131                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    318383042                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 159065094267                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 223915919613                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 39644685385636                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34186.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45520.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36888.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58388.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47806.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7495862.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23561028960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12522961110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         52988032020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12592122480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     129529233600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     707156201550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34596909600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       972946489320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        592.942880                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  82386995178                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  54792400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1503697867322                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          44903931240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          23866997880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         73021251240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11651671620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     129529233600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     724158496140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20279187840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1027410769560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        626.135052                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  43398958144                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  54792400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1542685904356                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    16022492666.666666                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   79456190647.582275                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6e+11-6.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        50500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 646618321000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   294987878500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1345889384000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32710132                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32710132                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32710132                       # number of overall hits
system.cpu1.icache.overall_hits::total       32710132                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       664523                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        664523                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       664523                       # number of overall misses
system.cpu1.icache.overall_misses::total       664523                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   9991797000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   9991797000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   9991797000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   9991797000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     33374655                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     33374655                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     33374655                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     33374655                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.019911                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019911                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.019911                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019911                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15036.043899                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15036.043899                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15036.043899                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15036.043899                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          274                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       652047                       # number of writebacks
system.cpu1.icache.writebacks::total           652047                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12444                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12444                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12444                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12444                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       652079                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       652079                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       652079                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       652079                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9208574500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9208574500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9208574500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9208574500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019538                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019538                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019538                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019538                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14121.869436                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14121.869436                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14121.869436                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14121.869436                       # average overall mshr miss latency
system.cpu1.icache.replacements                652047                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32710132                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32710132                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       664523                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       664523                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   9991797000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   9991797000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     33374655                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     33374655                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.019911                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019911                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15036.043899                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15036.043899                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12444                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12444                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       652079                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       652079                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9208574500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9208574500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019538                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019538                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14121.869436                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14121.869436                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.208752                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           32878288                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           652047                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            50.423187                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        376359500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.208752                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975274                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975274                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         67401389                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        67401389                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43215778                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43215778                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43215778                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43215778                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13595893                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13595893                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13595893                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13595893                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1341688852983                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1341688852983                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1341688852983                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1341688852983                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56811671                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56811671                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56811671                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56811671                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.239315                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.239315                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.239315                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.239315                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 98683.393065                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98683.393065                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 98683.393065                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98683.393065                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7933210                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       125758                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           132781                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1468                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.746575                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.666213                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3423242                       # number of writebacks
system.cpu1.dcache.writebacks::total          3423242                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10949252                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10949252                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10949252                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10949252                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2646641                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2646641                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2646641                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2646641                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 241600741618                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 241600741618                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 241600741618                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 241600741618                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046586                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046586                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046586                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046586                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91285.800234                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91285.800234                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91285.800234                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91285.800234                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3423242                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33727889                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33727889                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7299865                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7299865                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 588980353000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 588980353000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     41027754                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     41027754                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.177925                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.177925                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80683.732233                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80683.732233                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5768970                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5768970                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1530895                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1530895                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 128682748500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 128682748500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037314                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037314                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84057.200853                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84057.200853                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      9487889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9487889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6296028                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6296028                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 752708499983                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 752708499983                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15783917                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15783917                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.398889                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.398889                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 119552.914946                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 119552.914946                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5180282                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5180282                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1115746                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1115746                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 112917993118                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 112917993118                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.070689                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070689                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101204.031310                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101204.031310                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6788000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6788000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.310924                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.310924                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45864.864865                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45864.864865                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          348                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          348                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       639500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       639500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          456                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          456                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.236842                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.236842                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5921.296296                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5921.296296                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       531500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       531500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.236842                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.236842                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4921.296296                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4921.296296                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322353                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322353                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777658                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777658                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77206413500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77206413500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100011                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100011                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370311                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370311                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99280.678010                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99280.678010                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777658                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777658                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76428755500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76428755500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370311                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370311                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98280.678010                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98280.678010                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.341070                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           47961856                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3424176                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.006831                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        376371000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.341070                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.948158                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948158                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121249435                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121249435                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1640877262500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          60763924                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19864123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60268186                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        27404785                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8416762                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              82                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             365                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           268                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            633                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14080919                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14080917                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29907704                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30856222                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          337                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          337                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     87766837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    124538766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1956205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10271119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             224532927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3744717568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5313585664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     83464064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    438179904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9579947200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        41112719                       # Total snoops (count)
system.tol2bus.snoopTraffic                 338600896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        115956254                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.153133                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.362803                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               98312144     84.78%     84.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1               17531492     15.12%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 112618      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          115956254                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       149688088473                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       62275801535                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44208990578                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5139984897                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         979494237                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           123091                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1870895624000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1346400                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708784                       # Number of bytes of host memory used
host_op_rate                                  1350183                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1211.47                       # Real time elapsed on the host
host_tick_rate                              189867574                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1631119249                       # Number of instructions simulated
sim_ops                                    1635702225                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.230018                       # Number of seconds simulated
sim_ticks                                230018361500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            80.678374                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5278260                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6542348                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           879711                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7863178                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            424890                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         491161                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           66271                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9793128                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        40599                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        105995                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           606385                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6534840                       # Number of branches committed
system.cpu0.commit.bw_lim_events               634607                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         706458                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8073730                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            28279159                       # Number of instructions committed
system.cpu0.commit.committedOps              28536183                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    114157962                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.249971                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.902957                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     99556518     87.21%     87.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9321585      8.17%     95.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1881861      1.65%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1740133      1.52%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       433807      0.38%     98.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       230809      0.20%     99.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       246146      0.22%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       112496      0.10%     99.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       634607      0.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    114157962                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      7067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              882213                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27697342                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5660157                       # Number of loads committed
system.cpu0.commit.membars                     418905                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       420504      1.47%      1.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        17347915     60.79%     62.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         187909      0.66%     62.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           77559      0.27%     63.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     63.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          1066      0.00%     63.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          3199      0.01%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           533      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          567      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     63.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5765032     20.20%     83.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4730197     16.58%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         1120      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          566      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         28536183                       # Class of committed instruction
system.cpu0.commit.refs                      10496915                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   28279159                       # Number of Instructions Simulated
system.cpu0.committedOps                     28536183                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.061859                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.061859                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             60434938                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               276285                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4715455                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              38815737                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                33086326                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 21024217                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                628230                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               592554                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               504400                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9793128                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4832699                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     76120752                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               351060                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          670                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      44150043                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 288                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1098                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1803364                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.042956                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          38653621                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5703150                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.193655                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         115678111                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.387096                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870691                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                86473927     74.75%     74.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                21508918     18.59%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3489312      3.02%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2036428      1.76%     98.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1481909      1.28%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  336690      0.29%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  100530      0.09%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   35787      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  214610      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           115678111                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     6013                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    4372                       # number of floating regfile writes
system.cpu0.idleCycles                      112304490                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              657890                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7292869                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.149357                       # Inst execution rate
system.cpu0.iew.exec_refs                    13222898                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5105107                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                1948420                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8390001                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            397254                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           211349                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5339748                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           36531102                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8117791                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           417434                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             34050905                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 13663                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6746161                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                628230                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6747908                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       181997                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           85871                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1361                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          709                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           86                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2729844                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       502991                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           709                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       246552                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        411338                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 18505960                       # num instructions consuming a value
system.cpu0.iew.wb_count                     32894417                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.748336                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13848684                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.144285                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      32970386                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                44289494                       # number of integer regfile reads
system.cpu0.int_regfile_writes               21034463                       # number of integer regfile writes
system.cpu0.ipc                              0.124041                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.124041                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           442059      1.28%      1.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             20245227     58.74%     60.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              257370      0.75%     60.76% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                77630      0.23%     60.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     60.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1066      0.00%     60.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               3199      0.01%     61.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     61.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     61.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                533      0.00%     61.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               567      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     61.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8401924     24.38%     85.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5037036     14.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           1135      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           571      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              34468338                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   7107                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              14201                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         7071                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              7117                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     181319                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005260                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  22956     12.66%     12.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   105      0.06%     12.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    256      0.14%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                117907     65.03%     77.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                40080     22.10%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               15      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              34200491                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         184847698                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     32887346                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         44519521                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  35543879                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 34468338                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             987223                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        7994927                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            65792                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        280765                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4254897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    115678111                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.297968                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.722186                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           92693971     80.13%     80.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           15842329     13.70%     93.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4245061      3.67%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1967431      1.70%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             614814      0.53%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             173852      0.15%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              95124      0.08%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              29898      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              15631      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      115678111                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.151188                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           612787                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          154398                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8390001                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5339748                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  29411                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  5381                       # number of misc regfile writes
system.cpu0.numCycles                       227982601                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   232054204                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                8825039                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             17498664                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                124337                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                33925652                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4941324                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9036                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             48451587                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              37317914                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           24203671                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 20635668                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7487463                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                628230                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12697423                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6705019                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             6016                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        48445571                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      38966099                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            281406                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2600283                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        287007                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   149944599                       # The number of ROB reads
system.cpu0.rob.rob_writes                   74744705                       # The number of ROB writes
system.cpu0.timesIdled                        1336236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                21348                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            76.151151                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5390095                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7078153                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           641286                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7546449                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            821858                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         941849                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          119991                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9762823                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       117692                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         81197                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           456920                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8420597                       # Number of branches committed
system.cpu1.commit.bw_lim_events               682861                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         430603                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2411842                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36657318                       # Number of instructions committed
system.cpu1.commit.committedOps              36779503                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     93587882                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.392994                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.062245                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     74198016     79.28%     79.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12006547     12.83%     92.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3231564      3.45%     95.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2084123      2.23%     97.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       745599      0.80%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       309821      0.33%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       242387      0.26%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        86964      0.09%     99.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       682861      0.73%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     93587882                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     75422                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1476303                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36197653                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6455083                       # Number of loads committed
system.cpu1.commit.membars                     200722                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       218116      0.59%      0.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        23744559     64.56%     65.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         204768      0.56%     65.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           66295      0.18%     65.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     65.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         11596      0.03%     65.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         34788      0.09%     66.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          5798      0.02%     66.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         5798      0.02%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6524652     17.74%     83.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5945691     16.17%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        11628      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         5814      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         36779503                       # Class of committed instruction
system.cpu1.commit.refs                      12487785                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36657318                       # Number of Instructions Simulated
system.cpu1.committedOps                     36779503                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.451903                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.451903                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             17475836                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               186170                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5180013                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40362604                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                51724680                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24346765                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                499753                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               301570                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               213909                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9762823                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5567145                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     38881842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               326894                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         1932                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      42273051                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 319                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           27                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1368246                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.031511                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          54692700                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6211953                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.136442                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          94260943                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.451267                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.907527                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                65580891     69.57%     69.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                21538974     22.85%     92.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3784994      4.02%     96.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1638042      1.74%     98.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  984124      1.04%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  295729      0.31%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  163699      0.17%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   79449      0.08%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  195041      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            94260943                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    63802                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   46416                       # number of floating regfile writes
system.cpu1.idleCycles                      215563160                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              477770                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8742746                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.125108                       # Inst execution rate
system.cpu1.iew.exec_refs                    13431469                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6141232                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 377065                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7141119                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            263303                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           269305                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6228560                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           39185366                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7290237                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           309132                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             38761615                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  2320                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1557282                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                499753                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1560080                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        86540                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          314531                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1286                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          486                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           55                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       686036                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       195858                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           486                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       203868                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        273902                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 16227927                       # num instructions consuming a value
system.cpu1.iew.wb_count                     38173112                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.776762                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 12605238                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.123209                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      38232978                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                50614031                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24117465                       # number of integer regfile writes
system.cpu1.ipc                              0.118317                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.118317                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           260550      0.67%      0.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             24918626     63.78%     64.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              212234      0.54%     64.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                66431      0.17%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              11596      0.03%     65.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              34788      0.09%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               5798      0.01%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              5798      0.01%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7455565     19.08%     84.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6081896     15.57%     99.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          11643      0.03%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          5822      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              39070747                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  75463                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             150908                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        75422                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             75468                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     254090                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006503                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   9790      3.85%      3.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   196      0.08%      3.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   3112      1.22%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      5.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                165301     65.06%     70.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                75673     29.78%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               18      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              38988824                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         172544314                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     38097690                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41516229                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  38707586                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 39070747                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             477780                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2405863                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            38695                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         47177                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       954014                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     94260943                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.414496                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.822637                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           67864091     72.00%     72.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18714816     19.85%     91.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4526774      4.80%     96.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1973308      2.09%     98.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             749379      0.80%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             275657      0.29%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             104161      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              40364      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              12393      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       94260943                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.126106                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           189176                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           85887                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7141119                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6228560                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 129377                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 57980                       # number of misc regfile writes
system.cpu1.numCycles                       309824103                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   150122069                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1978468                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             23047796                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 21968                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                52257340                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                769833                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  514                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             51565748                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39787417                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           25142285                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24019900                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7590780                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                499753                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8492090                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2094489                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            63802                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        51501946                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7013392                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            162506                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1072477                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        162582                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   131700022                       # The number of ROB reads
system.cpu1.rob.rob_writes                   79056158                       # The number of ROB writes
system.cpu1.timesIdled                        2231639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued           775501                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                31908                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              862462                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1449874                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4867138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9199881                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       751828                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       381399                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5997860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4055047                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12021066                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4436446                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4302367                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1055385                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3286403                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            95609                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          47002                       # Transaction distribution
system.membus.trans_dist::ReadExReq            411743                       # Transaction distribution
system.membus.trans_dist::ReadExResp           408831                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4302364                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1371                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13911079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13911079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    369061568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               369061568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           115304                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4858089                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4858089    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4858089                       # Request fanout histogram
system.membus.respLayer1.occupancy        25032998913                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14580219754                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   230018361500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   230018361500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13700                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6850                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16938763.065693                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   6454871.076827                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6850    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     80199000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6850                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   113987834500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 116030527000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3423858                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3423858                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3423858                       # number of overall hits
system.cpu0.icache.overall_hits::total        3423858                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1408837                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1408837                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1408837                       # number of overall misses
system.cpu0.icache.overall_misses::total      1408837                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  88794651991                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  88794651991                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  88794651991                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  88794651991                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4832695                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4832695                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4832695                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4832695                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.291522                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.291522                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.291522                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.291522                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 63026.916521                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63026.916521                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 63026.916521                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63026.916521                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        25940                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              636                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.786164                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1294777                       # number of writebacks
system.cpu0.icache.writebacks::total          1294777                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       113992                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       113992                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       113992                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       113992                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1294845                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1294845                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1294845                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1294845                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  81046572993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  81046572993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  81046572993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  81046572993                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.267934                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.267934                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.267934                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.267934                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62591.717922                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62591.717922                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62591.717922                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62591.717922                       # average overall mshr miss latency
system.cpu0.icache.replacements               1294777                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3423858                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3423858                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1408837                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1408837                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  88794651991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  88794651991                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4832695                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4832695                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.291522                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.291522                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 63026.916521                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63026.916521                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       113992                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       113992                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1294845                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1294845                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  81046572993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  81046572993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.267934                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.267934                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62591.717922                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62591.717922                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999068                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4719191                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1294878                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.644506                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999068                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999971                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10960236                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10960236                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7736061                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7736061                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7736061                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7736061                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4076238                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4076238                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4076238                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4076238                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 291998650577                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 291998650577                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 291998650577                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 291998650577                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11812299                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11812299                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11812299                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11812299                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.345084                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.345084                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.345084                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.345084                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 71634.347792                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71634.347792                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 71634.347792                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71634.347792                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17509937                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          174                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           249824                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    70.089091                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           58                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1389157                       # number of writebacks
system.cpu0.dcache.writebacks::total          1389157                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2570451                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2570451                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2570451                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2570451                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1505787                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1505787                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1505787                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1505787                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 108037663955                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 108037663955                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 108037663955                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 108037663955                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.127476                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.127476                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.127476                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.127476                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 71748.304345                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71748.304345                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 71748.304345                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71748.304345                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1389154                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5297830                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5297830                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1942314                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1942314                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 138528906000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 138528906000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7240144                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7240144                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.268270                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.268270                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 71321.581371                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 71321.581371                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       875443                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       875443                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1066871                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1066871                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  76219974000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  76219974000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.147355                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.147355                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71442.539913                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71442.539913                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2438231                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2438231                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2133924                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2133924                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 153469744577                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 153469744577                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4572155                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4572155                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.466722                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.466722                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71919.030189                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71919.030189                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1695008                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1695008                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       438916                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       438916                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  31817689955                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  31817689955                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.095998                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.095998                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 72491.524472                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 72491.524472                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       153429                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       153429                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        22440                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        22440                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    907167000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    907167000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       175869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       175869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.127595                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.127595                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40426.336898                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40426.336898                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        19379                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        19379                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3061                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3061                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     29751500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     29751500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017405                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017405                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9719.536099                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9719.536099                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       136786                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       136786                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        21402                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        21402                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    182944000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    182944000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       158188                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       158188                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.135295                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.135295                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8547.986170                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8547.986170                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        21311                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        21311                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    161663000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    161663000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.134719                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.134719                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7585.894608                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7585.894608                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       937500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       937500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       907500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       907500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        73630                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          73630                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        32365                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        32365                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    509324998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    509324998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       105995                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       105995                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.305345                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.305345                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15736.907091                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15736.907091                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        32365                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        32365                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    476959998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    476959998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.305345                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.305345                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14736.907091                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14736.907091                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.566904                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9681770                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1483963                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.524266                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.566904                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.986466                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986466                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25988633                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25988633                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              397884                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              327222                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              444684                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              243747                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1413537                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             397884                       # number of overall hits
system.l2.overall_hits::.cpu0.data             327222                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             444684                       # number of overall hits
system.l2.overall_hits::.cpu1.data             243747                       # number of overall hits
system.l2.overall_hits::total                 1413537                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            896934                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1054534                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1694007                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            752611                       # number of demand (read+write) misses
system.l2.demand_misses::total                4398086                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           896934                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1054534                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1694007                       # number of overall misses
system.l2.overall_misses::.cpu1.data           752611                       # number of overall misses
system.l2.overall_misses::total               4398086                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  74495058500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 101567410499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 135572315500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  67759478496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     379394262995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  74495058500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 101567410499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 135572315500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  67759478496                       # number of overall miss cycles
system.l2.overall_miss_latency::total    379394262995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1294818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1381756                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2138691                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          996358                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5811623                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1294818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1381756                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2138691                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         996358                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5811623                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.692710                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.763184                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.792077                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.755362                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.756774                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.692710                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.763184                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.792077                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.755362                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.756774                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83055.228701                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96314.969929                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80030.552117                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90032.538052                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86263.493482                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83055.228701                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96314.969929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80030.552117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90032.538052                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86263.493482                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  6                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs              6                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    344158                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1055383                       # number of writebacks
system.l2.writebacks::total                   1055383                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           2451                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          85521                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            912                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          87196                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              176080                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          2451                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         85521                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           912                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         87196                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             176080                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       894483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       969013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1693095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       665415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4222006                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       894483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       969013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1693095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       665415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       493407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4715413                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  65399922552                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  84119051558                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 118589926532                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53249794021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 321358694663                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  65399922552                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  84119051558                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 118589926532                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53249794021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  58385564988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 379744259651                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.690818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.701291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.791650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.667847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.726476                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.690818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.701291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.791650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.667847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.811376                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73114.774179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86809.002106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70043.279634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80024.937852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76115.167686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73114.774179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86809.002106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70043.279634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80024.937852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 118331.448455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80532.555611                       # average overall mshr miss latency
system.l2.replacements                        8752774                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1288093                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1288093                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1288093                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1288093                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4012861                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4012861                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      4012865                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4012865                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       493407                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         493407                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  58385564988                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  58385564988                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 118331.448455                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 118331.448455                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            2810                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1254                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4064                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         14707                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6662                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              21369                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     47538000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     25830500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     73368500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        17517                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7916                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            25433                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.839584                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.841587                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.840208                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3232.338342                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3877.289102                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3433.408208                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        14702                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6662                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         21364                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    297372998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    132588997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    429961995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.839299                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.841587                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.840011                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20226.703714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19902.281147                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20125.538055                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           387                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           997                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1384                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         3220                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         5388                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             8608                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2965000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     10329500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     13294500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         3607                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         6385                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           9992                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.892709                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.843853                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.861489                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   920.807453                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1917.130661                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1544.435409                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           25                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            27                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         3195                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         5386                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         8581                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     65518480                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    109754475                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    175272955                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.885778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.843540                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.858787                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20506.566510                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20377.733940                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20425.702715                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           107362                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           129165                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                236527                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         290938                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         280486                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              571424                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  29690726499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  27556303996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   57247030495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       398300                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       409651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            807951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.730449                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.684695                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.707251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102051.730950                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98244.846431                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100183.104831                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        82818                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        82110                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           164928                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       208120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       198376                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         406496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  19993119003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  17994949999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  37988069002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.522521                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.484256                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.503120                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96065.342125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90711.325962                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93452.503843                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        397884                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        444684                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             842568                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       896934                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1694007                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2590941                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  74495058500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 135572315500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 210067374000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1294818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2138691                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3433509                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.692710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.792077                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.754604                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83055.228701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80030.552117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81077.637044                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         2451                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          912                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3363                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       894483                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1693095                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2587578                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  65399922552                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 118589926532                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 183989849084                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.690818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.791650                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.753625                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73114.774179                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70043.279634                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71105.044595                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       219860                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       114582                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            334442                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       763596                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       472125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1235721                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  71876684000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  40203174500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 112079858500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       983456                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       586707                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1570163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.776441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.804703                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.787002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94129.204448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85153.665872                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90699.970705                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2703                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5086                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         7789                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       760893                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       467039                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1227932                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  64125932555                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  35254844022                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  99380776577                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.773693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.796034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.782041                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84277.201334                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75485.867394                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80933.452811                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1273                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          110                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1383                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1212                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          159                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1371                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data         2485                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          269                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2754                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.487726                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.591078                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.497821                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1212                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          159                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1371                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     23275000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3042500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     26317500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.487726                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.591078                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.497821                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19203.795380                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19135.220126                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19195.842451                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997047                       # Cycle average of tags in use
system.l2.tags.total_refs                    11436115                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8754221                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.306354                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      46.846543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.650460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.254485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.742401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.715200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     2.787958                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.731977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.103913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.035226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.074100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.043562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999954                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  97960349                       # Number of tag accesses
system.l2.tags.data_accesses                 97960349                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      57247040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      62085056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     108358080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      42671488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     31154816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          301516480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     57247040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    108358080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     165605120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     67544640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        67544640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         894485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         970079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1693095                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         666742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       486794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4711195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1055385                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1055385                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        248880305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        269913478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        471084479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        185513399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    135444909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1310836570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    248880305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    471084479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        719964784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      293648905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            293648905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      293648905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       248880305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       269913478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       471084479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       185513399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    135444909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1604485475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    992213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    894482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    876382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1693094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    561270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    484369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000293849250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        61204                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        61204                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8933491                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             936582                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4711194                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1055389                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4711194                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1055389                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 201597                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 63176                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             81663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             79072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            458162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            216818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            278243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            956699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            202373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            415338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            169903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            289706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           162641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           407555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           223698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           270884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           169545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           127297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             45609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             68728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             48973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            50890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           137728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           124544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            45504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            53136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45532                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 106722800398                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22547985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            191277744148                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23665.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42415.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3083375                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  795217                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4711194                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1055389                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2516447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  987443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  355732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  160816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   93364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   53351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   47554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   41312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   36826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  32575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  30153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  25695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  22795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  19432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   5656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  44084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  64317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  77053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  73124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  73293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  72567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  72133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  71893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1623226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.923760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.785874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.722327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       806300     49.67%     49.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       411020     25.32%     74.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       124206      7.65%     82.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        76430      4.71%     87.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        46573      2.87%     90.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34303      2.11%     92.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14299      0.88%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10584      0.65%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        99511      6.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1623226                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        61204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.681442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.286912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     78.423093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          27813     45.44%     45.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          9984     16.31%     61.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          7484     12.23%     73.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         4430      7.24%     81.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         2320      3.79%     85.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         2240      3.66%     88.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         2221      3.63%     92.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         2182      3.57%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         1212      1.98%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          570      0.93%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          380      0.62%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          217      0.35%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          118      0.19%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           17      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         61204                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        61204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.211751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.198510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.685450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            55116     90.05%     90.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1090      1.78%     91.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3526      5.76%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1150      1.88%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              263      0.43%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               48      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         61204                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              288614208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12902208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                63502336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               301516416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             67544896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1254.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       276.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1310.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    293.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  230018274000                       # Total gap between requests
system.mem_ctrls.avgGap                      39888.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     57246848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56088448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    108358016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     35921280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     30999616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     63502336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 248879470.433059334755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 243843350.740501642227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 471084200.814985811710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 156167011.040985971689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 134770180.075384974480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 276075073.250184893608                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       894484                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       970079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1693095                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       666742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       486794                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1055389                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  28396318945                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  44751569959                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  48726029459                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  26636385010                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  42767440775                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5717486902087                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31746.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46131.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28779.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39950.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     87855.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5417421.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5202561000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2765234340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13003575060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3044977380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18157080240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     101916900600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2502292800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       146592621420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        637.308346                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5650893291                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7680660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 216686808209                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6387294060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3394908330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19194947520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2134431900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     18157080240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     103661838180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1032871680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       153963371910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        669.352529                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1804695759                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7680660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 220533005741                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              23842                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        11922                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6300308.127831                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11996714.448291                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        11922    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    683659000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          11922                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   154906088000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  75112273500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3332602                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3332602                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3332602                       # number of overall hits
system.cpu1.icache.overall_hits::total        3332602                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2234541                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2234541                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2234541                       # number of overall misses
system.cpu1.icache.overall_misses::total      2234541                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 152331135986                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 152331135986                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 152331135986                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 152331135986                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5567143                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5567143                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5567143                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5567143                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.401380                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.401380                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.401380                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.401380                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68171.108065                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68171.108065                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68171.108065                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68171.108065                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       284922                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             2467                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   115.493312                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2138687                       # number of writebacks
system.cpu1.icache.writebacks::total          2138687                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        95833                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        95833                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        95833                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        95833                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2138708                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2138708                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2138708                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2138708                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 144059422487                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 144059422487                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 144059422487                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 144059422487                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.384166                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.384166                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.384166                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.384166                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67358.153842                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67358.153842                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67358.153842                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67358.153842                       # average overall mshr miss latency
system.cpu1.icache.replacements               2138687                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3332602                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3332602                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2234541                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2234541                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 152331135986                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 152331135986                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5567143                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5567143                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.401380                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.401380                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68171.108065                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68171.108065                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        95833                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        95833                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2138708                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2138708                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 144059422487                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 144059422487                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.384166                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.384166                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67358.153842                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67358.153842                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999918                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5955233                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2138740                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.784459                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999918                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13272994                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13272994                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8771120                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8771120                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8771120                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8771120                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3599598                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3599598                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3599598                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3599598                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 236075639609                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 236075639609                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 236075639609                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 236075639609                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12370718                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12370718                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12370718                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12370718                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.290977                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.290977                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.290977                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.290977                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 65583.890092                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65583.890092                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 65583.890092                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65583.890092                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10475147                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          406                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           140223                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.703487                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   101.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1020926                       # number of writebacks
system.cpu1.dcache.writebacks::total          1020926                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2477983                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2477983                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2477983                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2477983                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1121615                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1121615                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1121615                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1121615                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  73084938667                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  73084938667                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  73084938667                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  73084938667                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.090667                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.090667                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.090667                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.090667                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 65160.450482                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65160.450482                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 65160.450482                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65160.450482                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1020926                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5235697                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5235697                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1272399                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1272399                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  76379491500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  76379491500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6508096                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6508096                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.195510                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.195510                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 60027.940528                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60027.940528                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       599963                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       599963                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       672436                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       672436                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42730400000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42730400000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.103323                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.103323                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 63545.675722                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 63545.675722                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3535423                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3535423                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2327199                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2327199                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 159696148109                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 159696148109                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5862622                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5862622                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.396955                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.396955                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68621.612552                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68621.612552                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1878020                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1878020                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       449179                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       449179                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  30354538667                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  30354538667                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.076617                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.076617                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 67577.822354                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67577.822354                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        81686                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        81686                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        28868                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        28868                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    704835500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    704835500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       110554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       110554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.261121                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.261121                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24415.806429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24415.806429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        25288                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        25288                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3580                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3580                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     56439000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     56439000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.032382                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.032382                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15765.083799                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15765.083799                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        60263                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        60263                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        27310                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        27310                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    274452000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    274452000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        87573                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        87573                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.311854                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.311854                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10049.505676                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10049.505676                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        27296                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        27296                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    247334000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    247334000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.311694                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.311694                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9061.181125                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9061.181125                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4628500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4628500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      4450500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4450500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        52319                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          52319                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        28878                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        28878                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    150615000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    150615000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        81197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        81197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355654                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355654                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5215.562020                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5215.562020                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            6                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        28872                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        28872                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    121674500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    121674500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355580                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355580                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4214.273344                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4214.273344                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.525951                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10162555                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1112222                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.137164                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.525951                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.985186                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.985186                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26412275                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26412275                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 230018361500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5179500                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2343476                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4555444                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7697391                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           875028                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           99417                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         48399                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         147816                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          208                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          208                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           847215                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          847217                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3433552                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1745946                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2754                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2754                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3884441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4357074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6416086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3213234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17870835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    165734208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    177338176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    273752192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129105984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              745930560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9955492                       # Total snoops (count)
system.tol2bus.snoopTraffic                  81323648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15805301                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.362001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.528412                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10465168     66.21%     66.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4958731     31.37%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 381402      2.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15805301                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11854306027                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2264502984                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1944114292                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1704126619                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3209070971                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
