
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/philipp/Xilinx/Vivado/2015.2/data/ip'.
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 987.797 ; gain = 181.438 ; free physical = 474 ; free virtual = 9074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-3491] module 'template_design_wrapper' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design_wrapper.vhd:14' bound to instance 'template_design_wrapper_i' of component 'template_design_wrapper' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/top.vhd:95]
INFO: [Synth 8-638] synthesizing module 'template_design_wrapper' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design_wrapper.vhd:50]
INFO: [Synth 8-3491] module 'template_design' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:1392' bound to instance 'template_design_i' of component 'template_design' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design_wrapper.vhd:87]
INFO: [Synth 8-638] synthesizing module 'template_design' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:1432]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:2005]
INFO: [Synth 8-3491] module 'template_design_MINIMAL_DMA_0_0' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/synth/template_design_MINIMAL_DMA_0_0.vhd:56' bound to instance 'MINIMAL_DMA_0' of component 'template_design_MINIMAL_DMA_0_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:2009]
INFO: [Synth 8-638] synthesizing module 'template_design_MINIMAL_DMA_0_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/synth/template_design_MINIMAL_DMA_0_0.vhd:122]
INFO: [Synth 8-3491] module 'MINIMAL_DMA_v1_0' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0.vhd:5' bound to instance 'U0' of component 'MINIMAL_DMA_v1_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/synth/template_design_MINIMAL_DMA_0_0.vhd:270]
INFO: [Synth 8-638] synthesizing module 'MINIMAL_DMA_v1_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0.vhd:101]
INFO: [Synth 8-3491] module 'MINIMAL_DMA_v1_0_M_AXI' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0_M_AXI.vhd:5' bound to instance 'MINIMAL_DMA_v1_0_M_AXI_inst' of component 'MINIMAL_DMA_v1_0_M_AXI' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0.vhd:190]
INFO: [Synth 8-638] synthesizing module 'MINIMAL_DMA_v1_0_M_AXI' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0_M_AXI.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'MINIMAL_DMA_v1_0_M_AXI' (1#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0_M_AXI.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'MINIMAL_DMA_v1_0' (2#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/hdl/MINIMAL_DMA_v1_0.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'template_design_MINIMAL_DMA_0_0' (3#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_0_0/synth/template_design_MINIMAL_DMA_0_0.vhd:122]
INFO: [Synth 8-3491] module 'template_design_MINIMAL_DMA_CONTROL_0_0' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/synth/template_design_MINIMAL_DMA_CONTROL_0_0.vhd:56' bound to instance 'MINIMAL_DMA_CONTROL_0' of component 'template_design_MINIMAL_DMA_CONTROL_0_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:2073]
INFO: [Synth 8-638] synthesizing module 'template_design_MINIMAL_DMA_CONTROL_0_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/synth/template_design_MINIMAL_DMA_CONTROL_0_0.vhd:109]
INFO: [Synth 8-3491] module 'MINIMAL_DMA_CONTROL_v1_0' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/hdl/MINIMAL_DMA_CONTROL_v1_0.vhd:8' bound to instance 'U0' of component 'MINIMAL_DMA_CONTROL_v1_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/synth/template_design_MINIMAL_DMA_CONTROL_0_0.vhd:227]
INFO: [Synth 8-638] synthesizing module 'MINIMAL_DMA_CONTROL_v1_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/hdl/MINIMAL_DMA_CONTROL_v1_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'MINIMAL_DMA_CONTROL_v1_0_S_AXI' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/hdl/MINIMAL_DMA_CONTROL_v1_0_S_AXI.vhd:104]
INFO: [Synth 8-226] default block is never used [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/hdl/MINIMAL_DMA_CONTROL_v1_0_S_AXI.vhd:274]
INFO: [Synth 8-226] default block is never used [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/hdl/MINIMAL_DMA_CONTROL_v1_0_S_AXI.vhd:442]
INFO: [Synth 8-256] done synthesizing module 'MINIMAL_DMA_CONTROL_v1_0_S_AXI' (4#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/hdl/MINIMAL_DMA_CONTROL_v1_0_S_AXI.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'MINIMAL_DMA_CONTROL_v1_0' (5#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/hdl/MINIMAL_DMA_CONTROL_v1_0.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'template_design_MINIMAL_DMA_CONTROL_0_0' (6#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_MINIMAL_DMA_CONTROL_0_0/synth/template_design_MINIMAL_DMA_CONTROL_0_0.vhd:109]
INFO: [Synth 8-113] binding component instance 'VCC' to cell 'VCC' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:2124]
INFO: [Synth 8-638] synthesizing module 'template_design_axi_mem_intercon_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:872]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1IPF8N9' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:102]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:361]
INFO: [Synth 8-3491] module 'template_design_auto_pc_1' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_auto_pc_1/synth/template_design_auto_pc_1.v:57' bound to instance 'auto_pc' of component 'template_design_auto_pc_1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:365]
INFO: [Synth 8-638] synthesizing module 'template_design_auto_pc_1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_auto_pc_1/synth/template_design_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12449]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12450]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12451]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12452]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (7#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (8#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem' (9#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory' (10#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (11#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare' (12#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (13#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (14#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (15#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (16#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (17#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (18#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (19#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (20#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (21#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (22#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (23#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (24#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (25#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (26#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (27#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (28#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (28#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (28#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (28#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (28#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (28#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (28#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (28#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (28#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (28#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (28#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (28#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (29#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (30#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (31#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'template_design_auto_pc_1' (32#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_auto_pc_1/synth/template_design_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1IPF8N9' (33#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'template_design_axi_mem_intercon_0' (34#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:872]
INFO: [Synth 8-3491] module 'template_design_axis_data_fifo_0_0' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_data_fifo_0_0/synth/template_design_axis_data_fifo_0_0.v:57' bound to instance 'axis_data_fifo_0' of component 'template_design_axis_data_fifo_0_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:2216]
INFO: [Synth 8-638] synthesizing module 'template_design_axis_data_fifo_0_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_data_fifo_0_0/synth/template_design_axis_data_fifo_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_axis_data_fifo' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_data_fifo_v1_1/44f6a874/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v:62]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_data_fifo_v1_1/44f6a874/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v:181]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_aclken_converter_wrapper' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v:65]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector' (35#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis' (36#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_aclken_converter_wrapper' (37#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v:65]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12769]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12770]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12771]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (37#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (37#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6247]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (38#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16352]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (39#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (40#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16352]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (40#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (40#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185631]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185784]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (41#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (42#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (43#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (44#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2' (45#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (45#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (45#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (45#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized1' (45#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (45#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10774]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (46#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft' (47#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10774]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (47#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (47#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized2' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized2' (47#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized3' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7590]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7602]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized3' (47#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (47#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (47#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (47#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (47#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (47#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (47#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (47#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_axis_data_fifo' (48#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_data_fifo_v1_1/44f6a874/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'template_design_axis_data_fifo_0_0' (49#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_data_fifo_0_0/synth/template_design_axis_data_fifo_0_0.v:57]
INFO: [Synth 8-3491] module 'template_design_axis_data_fifo_1_0' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_data_fifo_1_0/synth/template_design_axis_data_fifo_1_0.v:57' bound to instance 'axis_data_fifo_1' of component 'template_design_axis_data_fifo_1_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:2232]
INFO: [Synth 8-638] synthesizing module 'template_design_axis_data_fifo_1_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_data_fifo_1_0/synth/template_design_axis_data_fifo_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'template_design_axis_data_fifo_1_0' (50#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_data_fifo_1_0/synth/template_design_axis_data_fifo_1_0.v:57]
INFO: [Synth 8-3491] module 'template_design_axis_register_slice_0_0' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_register_slice_0_0/synth/template_design_axis_register_slice_0_0.v:57' bound to instance 'axis_register_slice_0' of component 'template_design_axis_register_slice_0_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:2248]
INFO: [Synth 8-638] synthesizing module 'template_design_axis_register_slice_0_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_register_slice_0_0/synth/template_design_axis_register_slice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axis_register_slice' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/781930b9/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_axis2vector__parameterized0' (50#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_axisc_register_slice' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/781930b9/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/781930b9/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:151]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axisc_register_slice' (51#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/781930b9/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_util_vector2axis__parameterized0' (51#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_infrastructure_v1_1/3897bfff/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_axis_register_slice' (52#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axis_register_slice_v1_1/781930b9/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-256] done synthesizing module 'template_design_axis_register_slice_0_0' (53#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_register_slice_0_0/synth/template_design_axis_register_slice_0_0.v:57]
INFO: [Synth 8-3491] module 'template_design_c_addsub_0_0' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_c_addsub_0_0/synth/template_design_c_addsub_0_0.vhd:59' bound to instance 'c_addsub_0' of component 'template_design_c_addsub_0_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:2261]
INFO: [Synth 8-638] synthesizing module 'template_design_c_addsub_0_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_c_addsub_0_0/synth/template_design_c_addsub_0_0.vhd:68]
INFO: [Synth 8-3491] module 'c_addsub_v12_0' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0.vhd:106' bound to instance 'U0' of component 'c_addsub_v12_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_c_addsub_0_0/synth/template_design_c_addsub_0_0.vhd:128]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0.vhd:153]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_viv' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6447' bound to instance 'xst_addsub' of component 'c_addsub_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0.vhd:159]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1026]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1029]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1032]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1035]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1038]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1041]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1044]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1047]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1055]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1058]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1061]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1064]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1067]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1070]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1074]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1079]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1081]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1083]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1086]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1088]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1091]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1096]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1098]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1102]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1104]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1108]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1830]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1833]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1837]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1840]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1843]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1846]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1849]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1852]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1855]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1858]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1861]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1864]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1867]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1870]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1873]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1876]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1879]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1882]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1885]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1888]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1891]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1894]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1897]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1900]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1903]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1906]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1909]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1912]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1915]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1918]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1921]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1924]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1929]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1934]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:1937]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'first_stage_adder' of component 'c_addsub_v12_0_fabric_legacy' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6021]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'q_c_outreg' of component 'c_reg_fd_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2734]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv' (54#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized1' (54#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymuxtop' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3283]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy' (55#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'first_stage_adder' of component 'c_addsub_v12_0_fabric_legacy' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6021]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'q_c_outreg' of component 'c_reg_fd_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2734]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized4' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized4' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymuxtop' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3283]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized1' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized1' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'first_stage_adder' of component 'c_addsub_v12_0_fabric_legacy' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6021]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized3' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized3' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'q_c_outreg' of component 'c_reg_fd_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2734]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized7' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized7' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymuxtop' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3283]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized3' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized3' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'piperegister' of component 'c_reg_fd_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6185]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized9' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized9' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'diagonal_adder' of component 'c_addsub_v12_0_fabric_legacy' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6093]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized5' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized5' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized11' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized11' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymuxtop' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3283]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized5' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized5' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'subcarryregister' of component 'c_reg_fd_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6167]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized13' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized13' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'piperegister' of component 'c_reg_fd_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6062]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized15' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized15' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'carryregister' of component 'c_reg_fd_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6076]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized17' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized17' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'piperegister' of component 'c_reg_fd_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6284]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized19' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized19' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'piperegister' of component 'c_reg_fd_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6284]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized21' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized21' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'diagonal_adder' of component 'c_addsub_v12_0_fabric_legacy' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6208]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized7' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized7' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized23' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized23' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized7' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized7' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'carryregister' of component 'c_reg_fd_v12_0_viv' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6266]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized25' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized25' (56#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
WARNING: [Synth 8-3848] Net add_for_stage in module/entity c_addsub_v12_0_legacy does not have driver. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5761]
WARNING: [Synth 8-3848] Net bypass_for_stage in module/entity c_addsub_v12_0_legacy does not have driver. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5762]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy' (57#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv' (58#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0' (59#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'template_design_c_addsub_0_0' (60#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_c_addsub_0_0/synth/template_design_c_addsub_0_0.vhd:68]
INFO: [Synth 8-3491] module 'template_design_processing_system7_0_0' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_processing_system7_0_0/synth/template_design_processing_system7_0_0.v:57' bound to instance 'processing_system7_0' of component 'template_design_processing_system7_0_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:2268]
INFO: [Synth 8-638] synthesizing module 'template_design_processing_system7_0_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_processing_system7_0_0/synth/template_design_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1350]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1351]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/philipp/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (61#1) [/home/philipp/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/home/philipp/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (62#1) [/home/philipp/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/home/philipp/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'PS7' (63#1) [/home/philipp/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (64#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_processing_system7_0_0/synth/template_design_processing_system7_0_0.v:481]
INFO: [Synth 8-256] done synthesizing module 'template_design_processing_system7_0_0' (65#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_processing_system7_0_0/synth/template_design_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'template_design_processing_system7_0_axi_periph_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:1199]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1XGFUP7' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:532]
INFO: [Synth 8-3491] module 'template_design_auto_pc_0' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_auto_pc_0/synth/template_design_auto_pc_0.v:57' bound to instance 'auto_pc' of component 'template_design_auto_pc_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:715]
INFO: [Synth 8-638] synthesizing module 'template_design_auto_pc_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_auto_pc_0/synth/template_design_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (66#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (67#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (67#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (67#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (67#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (68#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (69#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (70#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (71#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (72#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (73#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (74#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (75#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (75#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (76#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (77#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (78#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (78#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (78#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (79#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (79#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (79#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (79#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (79#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (79#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (79#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (79#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (79#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (80#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (80#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'template_design_auto_pc_0' (81#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_auto_pc_0/synth/template_design_auto_pc_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1XGFUP7' (82#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:532]
INFO: [Synth 8-256] done synthesizing module 'template_design_processing_system7_0_axi_periph_0' (83#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:1199]
INFO: [Synth 8-3491] module 'template_design_rst_processing_system7_0_102M_0' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_rst_processing_system7_0_102M_0/synth/template_design_rst_processing_system7_0_102M_0.vhd:59' bound to instance 'rst_processing_system7_0_102M' of component 'template_design_rst_processing_system7_0_102M_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:2475]
INFO: [Synth 8-638] synthesizing module 'template_design_rst_processing_system7_0_102M_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_rst_processing_system7_0_102M_0/synth/template_design_rst_processing_system7_0_102M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_rst_processing_system7_0_102M_0/synth/template_design_rst_processing_system7_0_102M_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/philipp/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/home/philipp/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (84#1) [/home/philipp/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (85#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (86#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (87#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (88#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (89#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'template_design_rst_processing_system7_0_102M_0' (90#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_rst_processing_system7_0_102M_0/synth/template_design_rst_processing_system7_0_102M_0.vhd:74]
INFO: [Synth 8-3491] module 'template_design_util_vector_logic_0_0' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_util_vector_logic_0_0/synth/template_design_util_vector_logic_0_0.vhd:59' bound to instance 'util_vector_logic_0' of component 'template_design_util_vector_logic_0_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:2488]
INFO: [Synth 8-638] synthesizing module 'template_design_util_vector_logic_0_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_util_vector_logic_0_0/synth/template_design_util_vector_logic_0_0.vhd:66]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_util_vector_logic_0_0/synth/template_design_util_vector_logic_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic' (91#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'template_design_util_vector_logic_0_0' (92#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_util_vector_logic_0_0/synth/template_design_util_vector_logic_0_0.vhd:66]
INFO: [Synth 8-3491] module 'template_design_util_vector_logic_1_0' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_util_vector_logic_1_0/synth/template_design_util_vector_logic_1_0.vhd:59' bound to instance 'util_vector_logic_1' of component 'template_design_util_vector_logic_1_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:2493]
INFO: [Synth 8-638] synthesizing module 'template_design_util_vector_logic_1_0' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_util_vector_logic_1_0/synth/template_design_util_vector_logic_1_0.vhd:67]
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_util_vector_logic_1_0/synth/template_design_util_vector_logic_1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized1' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized1' (92#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'template_design_util_vector_logic_1_0' (93#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_util_vector_logic_1_0/synth/template_design_util_vector_logic_1_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'template_design' (94#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design.vhd:1432]
INFO: [Synth 8-256] done synthesizing module 'template_design_wrapper' (95#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/hdl/template_design_wrapper.vhd:50]
INFO: [Synth 8-638] synthesizing module 'accel_wrapper' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/accel_wrapper.vhd:19]
INFO: [Synth 8-638] synthesizing module 'apply' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/generated.vhd:15]
INFO: [Synth 8-638] synthesizing module 'AddBB' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/AddBB.vhd:24]
INFO: [Synth 8-3491] module 'ADDSUB_MACRO' declared at '/home/philipp/Xilinx/Vivado/2015.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhd:37' bound to instance 'ADDSUB_MACRO_inst' of component 'ADDSUB_MACRO' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/AddBB.vhd:43]
INFO: [Synth 8-638] synthesizing module 'unimacro_ADDSUB_MACRO' [/home/philipp/Xilinx/Vivado/2015.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'unimacro_ADDSUB_MACRO' (96#1) [/home/philipp/Xilinx/Vivado/2015.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhd:62]
INFO: [Synth 8-3491] module 'logic_dff_block' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/logic_dff.vhd:6' bound to instance 'valid_dff' of component 'logic_dff_block' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/AddBB.vhd:64]
INFO: [Synth 8-638] synthesizing module 'logic_dff_block' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/logic_dff.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'logic_dff_block' (97#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/logic_dff.vhd:15]
INFO: [Synth 8-3491] module 'logic_dff_block' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/logic_dff.vhd:6' bound to instance 'valid_dff' of component 'logic_dff_block' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/AddBB.vhd:75]
INFO: [Synth 8-3491] module 'logic_dff_block' declared at '/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/logic_dff.vhd:6' bound to instance 'valid_dff' of component 'logic_dff_block' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/AddBB.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'AddBB' (98#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/AddBB.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'apply' (99#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/generated.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'accel_wrapper' (100#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/accel_wrapper.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'top' (101#1) [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:40 ; elapsed = 00:01:40 . Memory (MB): peak = 1220.020 ; gain = 413.660 ; free physical = 286 ; free virtual = 8845
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/7b054ed9/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \pipelining.stages[1].slices[1].first.first_stage_adder :add to constant 0 [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6021]
INFO: [Synth 8-3295] tying undriven pin \pipelining.stages[1].slices[1].first.first_stage_adder :bypass to constant 0 [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6021]
INFO: [Synth 8-3295] tying undriven pin \pipelining.stages[1].slices[2].first.first_stage_adder :add to constant 0 [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6021]
INFO: [Synth 8-3295] tying undriven pin \pipelining.stages[1].slices[2].first.first_stage_adder :bypass to constant 0 [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6021]
INFO: [Synth 8-3295] tying undriven pin \pipelining.stages[1].slices[3].first.first_stage_adder :add to constant 0 [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6021]
INFO: [Synth 8-3295] tying undriven pin \pipelining.stages[1].slices[3].first.first_stage_adder :bypass to constant 0 [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6021]
INFO: [Synth 8-3295] tying undriven pin \pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder :add to constant 0 [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6093]
INFO: [Synth 8-3295] tying undriven pin \pipelining.stages[2].slices[2].middlestages.diagonal.diagonal_adder :bypass to constant 0 [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6093]
INFO: [Synth 8-3295] tying undriven pin \pipelining.stages[3].slices[3].laststage.diagonal.diagonal_adder :add to constant 0 [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6208]
INFO: [Synth 8-3295] tying undriven pin \pipelining.stages[3].slices[3].laststage.diagonal.diagonal_adder :bypass to constant 0 [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/5d5655bd/hdl/c_addsub_v12_0_vh_rfs.vhd:6208]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 1220.020 ; gain = 413.660 ; free physical = 285 ; free virtual = 8844
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_processing_system7_0_0/template_design_processing_system7_0_0.xdc] for cell 'template_design_wrapper_i/template_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_processing_system7_0_0/template_design_processing_system7_0_0.xdc] for cell 'template_design_wrapper_i/template_design_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_processing_system7_0_0/template_design_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_rst_processing_system7_0_102M_0/template_design_rst_processing_system7_0_102M_0_board.xdc] for cell 'template_design_wrapper_i/template_design_i/rst_processing_system7_0_102M'
Finished Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_rst_processing_system7_0_102M_0/template_design_rst_processing_system7_0_102M_0_board.xdc] for cell 'template_design_wrapper_i/template_design_i/rst_processing_system7_0_102M'
Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_rst_processing_system7_0_102M_0/template_design_rst_processing_system7_0_102M_0.xdc] for cell 'template_design_wrapper_i/template_design_i/rst_processing_system7_0_102M'
Finished Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_rst_processing_system7_0_102M_0/template_design_rst_processing_system7_0_102M_0.xdc] for cell 'template_design_wrapper_i/template_design_i/rst_processing_system7_0_102M'
Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_data_fifo_0_0/template_design_axis_data_fifo_0_0/template_design_axis_data_fifo_0_0.xdc] for cell 'template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_data_fifo_0_0/template_design_axis_data_fifo_0_0/template_design_axis_data_fifo_0_0.xdc] for cell 'template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst'
Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_data_fifo_1_0/template_design_axis_data_fifo_1_0/template_design_axis_data_fifo_1_0.xdc] for cell 'template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst'
Finished Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/bd/template_design/ip/template_design_axis_data_fifo_1_0/template_design_axis_data_fifo_1_0/template_design_axis_data_fifo_1_0.xdc] for cell 'template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst'
Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/constrs_1/new/top.xdc]
Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1343.027 ; gain = 0.000 ; free physical = 210 ; free virtual = 8769
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 1343.031 ; gain = 536.672 ; free physical = 208 ; free virtual = 8768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:52 ; elapsed = 00:01:53 . Memory (MB): peak = 1343.031 ; gain = 536.672 ; free physical = 208 ; free virtual = 8768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/processing_system7_0/inst. (constraint file  /home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst. (constraint file  /home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst. (constraint file  /home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/MINIMAL_DMA_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/axis_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/axis_register_slice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/c_addsub_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/rst_processing_system7_0_102M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for template_design_wrapper_i/template_design_i/util_vector_logic_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:01:53 . Memory (MB): peak = 1343.031 ; gain = 536.672 ; free physical = 211 ; free virtual = 8771
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "axi_wlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_wlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:222]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:57 ; elapsed = 00:01:57 . Memory (MB): peak = 1343.031 ; gain = 536.672 ; free physical = 211 ; free virtual = 8770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:57 ; elapsed = 00:01:57 . Memory (MB): peak = 1343.031 ; gain = 536.672 ; free physical = 211 ; free virtual = 8770
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U0/MINIMAL_DMA_v1_0_M_AXI_inst/axi_wlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/philipp/University/M4/Masterthesis/src/vhdl-sejits/src/vivado/template_project/template_project.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1343.031 ; gain = 536.672 ; free physical = 211 ; free virtual = 8770
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1343.031 ; gain = 536.672 ; free physical = 211 ; free virtual = 8770

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 1351.043 ; gain = 544.684 ; free physical = 196 ; free virtual = 8757
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 1351.043 ; gain = 544.684 ; free physical = 196 ; free virtual = 8757

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 1351.043 ; gain = 544.684 ; free physical = 196 ; free virtual = 8757
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:15 ; elapsed = 00:02:16 . Memory (MB): peak = 1556.035 ; gain = 749.676 ; free physical = 129 ; free virtual = 8545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:17 . Memory (MB): peak = 1574.043 ; gain = 767.684 ; free physical = 140 ; free virtual = 8524
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\U0/MINIMAL_DMA_v1_0_M_AXI_inst/write_index_reg[7] ) is unused and will be removed from module template_design_MINIMAL_DMA_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module template_design_MINIMAL_DMA_CONTROL_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module template_design_MINIMAL_DMA_CONTROL_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module template_design_MINIMAL_DMA_CONTROL_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module template_design_MINIMAL_DMA_CONTROL_0_0.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module fifo_generator_v12_0__1.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module fifo_generator_v12_0.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module fifo_generator_v12_0__parameterized0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[3] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[2] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[1] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[0] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[3] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[2] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[1] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[0] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12] ) is unused and will be removed from module template_design_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] ) is unused and will be removed from module template_design_auto_pc_1.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module fifo_generator_v12_0__parameterized1__2.
WARNING: [Synth 8-3332] Sequential element (\inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg ) is unused and will be removed from module fifo_generator_v12_0__parameterized1.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4] ) is unused and will be removed from module template_design_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module template_design_rst_processing_system7_0_102M_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module template_design_rst_processing_system7_0_102M_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module template_design_rst_processing_system7_0_102M_0.
INFO: [Synth 8-3332] Sequential element (\U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module template_design_rst_processing_system7_0_102M_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:20 ; elapsed = 00:02:21 . Memory (MB): peak = 1594.059 ; gain = 787.699 ; free physical = 151 ; free virtual = 8495
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 34 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:22 ; elapsed = 00:02:23 . Memory (MB): peak = 1594.059 ; gain = 787.699 ; free physical = 150 ; free virtual = 8494
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:22 ; elapsed = 00:02:23 . Memory (MB): peak = 1594.059 ; gain = 787.699 ; free physical = 150 ; free virtual = 8494
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:23 ; elapsed = 00:02:24 . Memory (MB): peak = 1594.059 ; gain = 787.699 ; free physical = 150 ; free virtual = 8494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:02:23 ; elapsed = 00:02:24 . Memory (MB): peak = 1594.059 ; gain = 787.699 ; free physical = 150 ; free virtual = 8494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:23 ; elapsed = 00:02:24 . Memory (MB): peak = 1594.059 ; gain = 787.699 ; free physical = 150 ; free virtual = 8494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |    38|
|4     |DSP48E1  |     1|
|5     |GND      |     2|
|6     |LUT1     |   255|
|7     |LUT2     |   128|
|8     |LUT3     |   422|
|9     |LUT4     |   252|
|10    |LUT5     |   295|
|11    |LUT6     |   692|
|12    |MUXCY    |   102|
|13    |MUXCY_L  |   123|
|14    |MUXF7    |    32|
|15    |PS7      |     1|
|16    |RAM32M   |     2|
|17    |RAM32X1D |     1|
|18    |RAMB36E1 |     4|
|19    |SRL16    |     1|
|20    |SRL16E   |    22|
|21    |SRLC32E  |    47|
|22    |VCC      |     1|
|23    |XORCY    |   184|
|24    |FDCE     |   185|
|25    |FDPE     |    83|
|26    |FDR      |     8|
|27    |FDRE     |  1669|
|28    |FDSE     |    95|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:23 ; elapsed = 00:02:24 . Memory (MB): peak = 1594.059 ; gain = 787.699 ; free physical = 150 ; free virtual = 8494
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:10 ; elapsed = 00:02:11 . Memory (MB): peak = 1594.059 ; gain = 539.258 ; free physical = 150 ; free virtual = 8494
Synthesis Optimization Complete : Time (s): cpu = 00:02:23 ; elapsed = 00:02:24 . Memory (MB): peak = 1594.059 ; gain = 787.699 ; free physical = 150 ; free virtual = 8494
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 362 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 64 instances
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
637 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:23 . Memory (MB): peak = 1594.062 ; gain = 671.273 ; free physical = 150 ; free virtual = 8494
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1626.078 ; gain = 0.000 ; free physical = 147 ; free virtual = 8493
INFO: [Common 17-206] Exiting Vivado at Tue Apr 26 16:31:00 2016...
