Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 30 10:22:04 2025
| Host         : DESKTOP-JSM332P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 152 register/latch pins with no clock driven by root clock pin: vid_pclk (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_work_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usGenCounter_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usGenCounter_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usGenCounter_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usGenCounter_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usGenCounter_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usGenCounter_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usGenCounter_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_work_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_work_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 427 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.723    -1041.869                    583                97536        0.019        0.000                      0                97514        0.538        0.000                       0                 39574  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
clk_fpga_0                                                  {0.000 5.000}        10.000          100.000         
clk_fpga_1                                                  {0.000 21.000}       41.999          23.810          
clk_fpga_2                                                  {0.000 50.000}       100.000         10.000          
design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
design_1_i/video_output/clk_wiz_0/inst/clk_in1              {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0                             {0.000 25.000}       50.000          20.000          
  pclk_design_1_clk_wiz_0_0                                 {0.000 6.734}        13.468          74.250          
    design_1_i/video_output/rgb2dvi/U0/SerialClk            {0.000 1.347}        2.694           371.250         
  sclk_design_1_clk_wiz_0_0                                 {0.000 1.347}        2.694           371.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                       -4.888     -463.224                    452                95310        0.020        0.000                      0                95310        3.750        0.000                       0                 38327  
design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         12.986        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   234  
design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        7.767        0.000                      0                   47        0.294        0.000                      0                   47       16.166        0.000                       0                    40  
design_1_i/video_output/clk_wiz_0/inst/clk_in1                                                                                                                                                                3.000        0.000                       0                     1  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                              47.845        0.000                       0                     3  
  pclk_design_1_clk_wiz_0_0                                       4.868        0.000                      0                 1823        0.082        0.000                      0                 1823        5.754        0.000                       0                   959  
    design_1_i/video_output/rgb2dvi/U0/SerialClk                                                                                                                                                              1.027        0.000                       0                     8  
  sclk_design_1_clk_wiz_0_0                                                                                                                                                                                   0.538        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                           clk_fpga_0                     998.475        0.000                      0                   11                                                                        
pclk_design_1_clk_wiz_0_0  clk_fpga_0                      -3.100      -89.029                     32                   32        0.147        0.000                      0                   32  
clk_fpga_0                 pclk_design_1_clk_wiz_0_0       -5.723     -477.413                     96                   96        0.019        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_fpga_0                 clk_fpga_0                       3.273        0.000                      0                   12        2.312        0.000                      0                   12  
**async_default**          pclk_design_1_clk_wiz_0_0  clk_fpga_0                      -4.644       -4.644                      1                    1        0.285        0.000                      0                    1  
**async_default**          clk_fpga_0                 pclk_design_1_clk_wiz_0_0       -3.779       -7.558                      2                    2        0.091        0.000                      0                    2  
**async_default**          pclk_design_1_clk_wiz_0_0  pclk_design_1_clk_wiz_0_0        8.138        0.000                      0                    2        0.592        0.000                      0                    2  
**default**                clk_fpga_0                                                  8.545        0.000                      0                   11                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          452  Failing Endpoints,  Worst Slack       -4.888ns,  Total Violation     -463.224ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.888ns  (required time - arrival time)
  Source:                 design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.711ns  (logic 6.709ns (45.606%)  route 8.002ns (54.394%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.900     3.194    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X86Y121        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y121        FDRE (Prop_fdre_C_Q)         0.518     3.712 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/Q
                         net (fo=26, routed)          0.594     4.306    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg[7]
    SLICE_X86Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.430 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178/O
                         net (fo=1, routed)           0.797     5.228    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.754 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.868 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.868    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.181 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79/O[3]
                         net (fo=3, routed)           0.825     7.005    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79_n_4
    SLICE_X86Y124        LUT3 (Prop_lut3_I2_O)        0.306     7.311 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80/O
                         net (fo=3, routed)           0.333     7.644    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I4_O)        0.124     7.768 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67/O
                         net (fo=1, routed)           1.017     8.785    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.170 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.284 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.284    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.398 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.398    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.711 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2/O[3]
                         net (fo=17, routed)          0.969    10.680    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2_n_4
    SLICE_X91Y131        LUT3 (Prop_lut3_I0_O)        0.306    10.986 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184/O
                         net (fo=1, routed)           0.710    11.696    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184_n_0
    SLICE_X88Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.222 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164/CO[3]
                         net (fo=1, routed)           0.000    12.222    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164_n_0
    SLICE_X88Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139_n_0
    SLICE_X88Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.672 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85/O[0]
                         net (fo=3, routed)           0.730    13.402    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85_n_7
    SLICE_X85Y132        LUT3 (Prop_lut3_I0_O)        0.299    13.701 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77/O
                         net (fo=1, routed)           0.633    14.335    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.720 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.720    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55_n_0
    SLICE_X87Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.942 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28/O[0]
                         net (fo=3, routed)           0.793    15.735    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28_n_7
    SLICE_X86Y132        LUT4 (Prop_lut4_I1_O)        0.299    16.034 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53/O
                         net (fo=1, routed)           0.000    16.034    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53_n_0
    SLICE_X86Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.567 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.567    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19_n_0
    SLICE_X86Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.684 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.684    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11_n_0
    SLICE_X86Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.938 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3/CO[0]
                         net (fo=23, routed)          0.600    17.538    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3_n_3
    SLICE_X85Y133        LUT5 (Prop_lut5_I1_O)        0.367    17.905 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    17.905    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[18]_i_1_n_0
    SLICE_X85Y133        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.713    12.892    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X85Y133        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[18]/C
                         clock pessimism              0.247    13.139    
                         clock uncertainty           -0.154    12.985    
    SLICE_X85Y133        FDRE (Setup_fdre_C_D)        0.032    13.017    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                         -17.905    
  -------------------------------------------------------------------
                         slack                                 -4.888    

Slack (VIOLATED) :        -4.885ns  (required time - arrival time)
  Source:                 design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.709ns  (logic 6.709ns (45.611%)  route 8.000ns (54.389%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 12.896 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.900     3.194    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X86Y121        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y121        FDRE (Prop_fdre_C_Q)         0.518     3.712 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/Q
                         net (fo=26, routed)          0.594     4.306    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg[7]
    SLICE_X86Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.430 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178/O
                         net (fo=1, routed)           0.797     5.228    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.754 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.868 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.868    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.181 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79/O[3]
                         net (fo=3, routed)           0.825     7.005    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79_n_4
    SLICE_X86Y124        LUT3 (Prop_lut3_I2_O)        0.306     7.311 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80/O
                         net (fo=3, routed)           0.333     7.644    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I4_O)        0.124     7.768 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67/O
                         net (fo=1, routed)           1.017     8.785    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.170 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.284 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.284    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.398 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.398    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.711 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2/O[3]
                         net (fo=17, routed)          0.969    10.680    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2_n_4
    SLICE_X91Y131        LUT3 (Prop_lut3_I0_O)        0.306    10.986 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184/O
                         net (fo=1, routed)           0.710    11.696    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184_n_0
    SLICE_X88Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.222 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164/CO[3]
                         net (fo=1, routed)           0.000    12.222    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164_n_0
    SLICE_X88Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139_n_0
    SLICE_X88Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.672 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85/O[0]
                         net (fo=3, routed)           0.730    13.402    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85_n_7
    SLICE_X85Y132        LUT3 (Prop_lut3_I0_O)        0.299    13.701 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77/O
                         net (fo=1, routed)           0.633    14.335    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.720 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.720    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55_n_0
    SLICE_X87Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.942 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28/O[0]
                         net (fo=3, routed)           0.793    15.735    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28_n_7
    SLICE_X86Y132        LUT4 (Prop_lut4_I1_O)        0.299    16.034 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53/O
                         net (fo=1, routed)           0.000    16.034    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53_n_0
    SLICE_X86Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.567 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.567    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19_n_0
    SLICE_X86Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.684 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.684    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11_n_0
    SLICE_X86Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.938 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3/CO[0]
                         net (fo=23, routed)          0.598    17.536    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3_n_3
    SLICE_X87Y138        LUT5 (Prop_lut5_I1_O)        0.367    17.903 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    17.903    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[14]_i_1_n_0
    SLICE_X87Y138        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.717    12.896    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X87Y138        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[14]/C
                         clock pessimism              0.247    13.143    
                         clock uncertainty           -0.154    12.989    
    SLICE_X87Y138        FDRE (Setup_fdre_C_D)        0.029    13.018    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         13.018    
                         arrival time                         -17.903    
  -------------------------------------------------------------------
                         slack                                 -4.885    

Slack (VIOLATED) :        -4.880ns  (required time - arrival time)
  Source:                 design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.706ns  (logic 6.709ns (45.621%)  route 7.997ns (54.379%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 12.896 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.900     3.194    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X86Y121        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y121        FDRE (Prop_fdre_C_Q)         0.518     3.712 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/Q
                         net (fo=26, routed)          0.594     4.306    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg[7]
    SLICE_X86Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.430 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178/O
                         net (fo=1, routed)           0.797     5.228    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.754 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.868 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.868    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.181 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79/O[3]
                         net (fo=3, routed)           0.825     7.005    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79_n_4
    SLICE_X86Y124        LUT3 (Prop_lut3_I2_O)        0.306     7.311 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80/O
                         net (fo=3, routed)           0.333     7.644    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I4_O)        0.124     7.768 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67/O
                         net (fo=1, routed)           1.017     8.785    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.170 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.284 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.284    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.398 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.398    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.711 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2/O[3]
                         net (fo=17, routed)          0.969    10.680    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2_n_4
    SLICE_X91Y131        LUT3 (Prop_lut3_I0_O)        0.306    10.986 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184/O
                         net (fo=1, routed)           0.710    11.696    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184_n_0
    SLICE_X88Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.222 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164/CO[3]
                         net (fo=1, routed)           0.000    12.222    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164_n_0
    SLICE_X88Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139_n_0
    SLICE_X88Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.672 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85/O[0]
                         net (fo=3, routed)           0.730    13.402    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85_n_7
    SLICE_X85Y132        LUT3 (Prop_lut3_I0_O)        0.299    13.701 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77/O
                         net (fo=1, routed)           0.633    14.335    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.720 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.720    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55_n_0
    SLICE_X87Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.942 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28/O[0]
                         net (fo=3, routed)           0.793    15.735    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28_n_7
    SLICE_X86Y132        LUT4 (Prop_lut4_I1_O)        0.299    16.034 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53/O
                         net (fo=1, routed)           0.000    16.034    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53_n_0
    SLICE_X86Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.567 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.567    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19_n_0
    SLICE_X86Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.684 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.684    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11_n_0
    SLICE_X86Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.938 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3/CO[0]
                         net (fo=23, routed)          0.595    17.533    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3_n_3
    SLICE_X87Y138        LUT5 (Prop_lut5_I1_O)        0.367    17.900 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.900    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[1]_i_1_n_0
    SLICE_X87Y138        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.717    12.896    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X87Y138        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[1]/C
                         clock pessimism              0.247    13.143    
                         clock uncertainty           -0.154    12.989    
    SLICE_X87Y138        FDRE (Setup_fdre_C_D)        0.031    13.020    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.020    
                         arrival time                         -17.900    
  -------------------------------------------------------------------
                         slack                                 -4.880    

Slack (VIOLATED) :        -4.871ns  (required time - arrival time)
  Source:                 design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.697ns  (logic 6.709ns (45.650%)  route 7.988ns (54.350%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 12.895 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.900     3.194    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X86Y121        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y121        FDRE (Prop_fdre_C_Q)         0.518     3.712 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/Q
                         net (fo=26, routed)          0.594     4.306    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg[7]
    SLICE_X86Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.430 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178/O
                         net (fo=1, routed)           0.797     5.228    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.754 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.868 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.868    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.181 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79/O[3]
                         net (fo=3, routed)           0.825     7.005    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79_n_4
    SLICE_X86Y124        LUT3 (Prop_lut3_I2_O)        0.306     7.311 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80/O
                         net (fo=3, routed)           0.333     7.644    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I4_O)        0.124     7.768 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67/O
                         net (fo=1, routed)           1.017     8.785    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.170 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.284 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.284    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.398 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.398    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.711 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2/O[3]
                         net (fo=17, routed)          0.969    10.680    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2_n_4
    SLICE_X91Y131        LUT3 (Prop_lut3_I0_O)        0.306    10.986 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184/O
                         net (fo=1, routed)           0.710    11.696    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184_n_0
    SLICE_X88Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.222 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164/CO[3]
                         net (fo=1, routed)           0.000    12.222    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164_n_0
    SLICE_X88Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139_n_0
    SLICE_X88Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.672 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85/O[0]
                         net (fo=3, routed)           0.730    13.402    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85_n_7
    SLICE_X85Y132        LUT3 (Prop_lut3_I0_O)        0.299    13.701 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77/O
                         net (fo=1, routed)           0.633    14.335    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.720 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.720    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55_n_0
    SLICE_X87Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.942 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28/O[0]
                         net (fo=3, routed)           0.793    15.735    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28_n_7
    SLICE_X86Y132        LUT4 (Prop_lut4_I1_O)        0.299    16.034 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53/O
                         net (fo=1, routed)           0.000    16.034    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53_n_0
    SLICE_X86Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.567 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.567    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19_n_0
    SLICE_X86Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.684 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.684    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11_n_0
    SLICE_X86Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.938 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3/CO[0]
                         net (fo=23, routed)          0.586    17.524    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3_n_3
    SLICE_X87Y137        LUT5 (Prop_lut5_I1_O)        0.367    17.891 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    17.891    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[12]_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.716    12.895    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X87Y137        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[12]/C
                         clock pessimism              0.247    13.142    
                         clock uncertainty           -0.154    12.988    
    SLICE_X87Y137        FDRE (Setup_fdre_C_D)        0.032    13.020    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         13.020    
                         arrival time                         -17.891    
  -------------------------------------------------------------------
                         slack                                 -4.871    

Slack (VIOLATED) :        -4.867ns  (required time - arrival time)
  Source:                 design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.692ns  (logic 6.709ns (45.666%)  route 7.983ns (54.334%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 12.895 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.900     3.194    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X86Y121        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y121        FDRE (Prop_fdre_C_Q)         0.518     3.712 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/Q
                         net (fo=26, routed)          0.594     4.306    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg[7]
    SLICE_X86Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.430 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178/O
                         net (fo=1, routed)           0.797     5.228    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.754 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.868 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.868    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.181 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79/O[3]
                         net (fo=3, routed)           0.825     7.005    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79_n_4
    SLICE_X86Y124        LUT3 (Prop_lut3_I2_O)        0.306     7.311 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80/O
                         net (fo=3, routed)           0.333     7.644    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I4_O)        0.124     7.768 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67/O
                         net (fo=1, routed)           1.017     8.785    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.170 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.284 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.284    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.398 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.398    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.711 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2/O[3]
                         net (fo=17, routed)          0.969    10.680    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2_n_4
    SLICE_X91Y131        LUT3 (Prop_lut3_I0_O)        0.306    10.986 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184/O
                         net (fo=1, routed)           0.710    11.696    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184_n_0
    SLICE_X88Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.222 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164/CO[3]
                         net (fo=1, routed)           0.000    12.222    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164_n_0
    SLICE_X88Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139_n_0
    SLICE_X88Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.672 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85/O[0]
                         net (fo=3, routed)           0.730    13.402    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85_n_7
    SLICE_X85Y132        LUT3 (Prop_lut3_I0_O)        0.299    13.701 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77/O
                         net (fo=1, routed)           0.633    14.335    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.720 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.720    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55_n_0
    SLICE_X87Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.942 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28/O[0]
                         net (fo=3, routed)           0.793    15.735    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28_n_7
    SLICE_X86Y132        LUT4 (Prop_lut4_I1_O)        0.299    16.034 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53/O
                         net (fo=1, routed)           0.000    16.034    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53_n_0
    SLICE_X86Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.567 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.567    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19_n_0
    SLICE_X86Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.684 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.684    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11_n_0
    SLICE_X86Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.938 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3/CO[0]
                         net (fo=23, routed)          0.581    17.519    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3_n_3
    SLICE_X87Y137        LUT5 (Prop_lut5_I1_O)        0.367    17.886 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    17.886    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[15]_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.716    12.895    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X87Y137        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[15]/C
                         clock pessimism              0.247    13.142    
                         clock uncertainty           -0.154    12.988    
    SLICE_X87Y137        FDRE (Setup_fdre_C_D)        0.031    13.019    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                         -17.886    
  -------------------------------------------------------------------
                         slack                                 -4.867    

Slack (VIOLATED) :        -4.865ns  (required time - arrival time)
  Source:                 design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.688ns  (logic 6.709ns (45.677%)  route 7.979ns (54.323%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 12.895 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.900     3.194    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X86Y121        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y121        FDRE (Prop_fdre_C_Q)         0.518     3.712 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/Q
                         net (fo=26, routed)          0.594     4.306    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg[7]
    SLICE_X86Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.430 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178/O
                         net (fo=1, routed)           0.797     5.228    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.754 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.868 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.868    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.181 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79/O[3]
                         net (fo=3, routed)           0.825     7.005    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79_n_4
    SLICE_X86Y124        LUT3 (Prop_lut3_I2_O)        0.306     7.311 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80/O
                         net (fo=3, routed)           0.333     7.644    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I4_O)        0.124     7.768 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67/O
                         net (fo=1, routed)           1.017     8.785    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.170 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.284 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.284    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.398 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.398    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.711 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2/O[3]
                         net (fo=17, routed)          0.969    10.680    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2_n_4
    SLICE_X91Y131        LUT3 (Prop_lut3_I0_O)        0.306    10.986 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184/O
                         net (fo=1, routed)           0.710    11.696    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184_n_0
    SLICE_X88Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.222 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164/CO[3]
                         net (fo=1, routed)           0.000    12.222    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164_n_0
    SLICE_X88Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139_n_0
    SLICE_X88Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.672 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85/O[0]
                         net (fo=3, routed)           0.730    13.402    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85_n_7
    SLICE_X85Y132        LUT3 (Prop_lut3_I0_O)        0.299    13.701 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77/O
                         net (fo=1, routed)           0.633    14.335    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.720 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.720    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55_n_0
    SLICE_X87Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.942 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28/O[0]
                         net (fo=3, routed)           0.793    15.735    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28_n_7
    SLICE_X86Y132        LUT4 (Prop_lut4_I1_O)        0.299    16.034 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53/O
                         net (fo=1, routed)           0.000    16.034    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53_n_0
    SLICE_X86Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.567 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.567    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19_n_0
    SLICE_X86Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.684 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.684    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11_n_0
    SLICE_X86Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.938 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3/CO[0]
                         net (fo=23, routed)          0.577    17.515    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3_n_3
    SLICE_X87Y137        LUT5 (Prop_lut5_I1_O)        0.367    17.882 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    17.882    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[7]_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.716    12.895    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X87Y137        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[7]/C
                         clock pessimism              0.247    13.142    
                         clock uncertainty           -0.154    12.988    
    SLICE_X87Y137        FDRE (Setup_fdre_C_D)        0.029    13.017    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.017    
                         arrival time                         -17.882    
  -------------------------------------------------------------------
                         slack                                 -4.865    

Slack (VIOLATED) :        -4.860ns  (required time - arrival time)
  Source:                 design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.685ns  (logic 6.709ns (45.686%)  route 7.976ns (54.314%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 12.895 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.900     3.194    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X86Y121        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y121        FDRE (Prop_fdre_C_Q)         0.518     3.712 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/Q
                         net (fo=26, routed)          0.594     4.306    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg[7]
    SLICE_X86Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.430 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178/O
                         net (fo=1, routed)           0.797     5.228    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.754 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.868 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.868    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.181 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79/O[3]
                         net (fo=3, routed)           0.825     7.005    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79_n_4
    SLICE_X86Y124        LUT3 (Prop_lut3_I2_O)        0.306     7.311 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80/O
                         net (fo=3, routed)           0.333     7.644    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I4_O)        0.124     7.768 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67/O
                         net (fo=1, routed)           1.017     8.785    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.170 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.284 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.284    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.398 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.398    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.711 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2/O[3]
                         net (fo=17, routed)          0.969    10.680    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2_n_4
    SLICE_X91Y131        LUT3 (Prop_lut3_I0_O)        0.306    10.986 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184/O
                         net (fo=1, routed)           0.710    11.696    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184_n_0
    SLICE_X88Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.222 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164/CO[3]
                         net (fo=1, routed)           0.000    12.222    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164_n_0
    SLICE_X88Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139_n_0
    SLICE_X88Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.672 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85/O[0]
                         net (fo=3, routed)           0.730    13.402    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85_n_7
    SLICE_X85Y132        LUT3 (Prop_lut3_I0_O)        0.299    13.701 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77/O
                         net (fo=1, routed)           0.633    14.335    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.720 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.720    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55_n_0
    SLICE_X87Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.942 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28/O[0]
                         net (fo=3, routed)           0.793    15.735    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28_n_7
    SLICE_X86Y132        LUT4 (Prop_lut4_I1_O)        0.299    16.034 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53/O
                         net (fo=1, routed)           0.000    16.034    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53_n_0
    SLICE_X86Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.567 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.567    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19_n_0
    SLICE_X86Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.684 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.684    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11_n_0
    SLICE_X86Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.938 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3/CO[0]
                         net (fo=23, routed)          0.574    17.512    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3_n_3
    SLICE_X87Y137        LUT5 (Prop_lut5_I1_O)        0.367    17.879 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    17.879    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[8]_i_1_n_0
    SLICE_X87Y137        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.716    12.895    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X87Y137        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[8]/C
                         clock pessimism              0.247    13.142    
                         clock uncertainty           -0.154    12.988    
    SLICE_X87Y137        FDRE (Setup_fdre_C_D)        0.031    13.019    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                         -17.879    
  -------------------------------------------------------------------
                         slack                                 -4.860    

Slack (VIOLATED) :        -4.841ns  (required time - arrival time)
  Source:                 design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.717ns  (logic 6.709ns (45.586%)  route 8.008ns (54.414%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 12.896 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.900     3.194    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X86Y121        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y121        FDRE (Prop_fdre_C_Q)         0.518     3.712 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/Q
                         net (fo=26, routed)          0.594     4.306    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg[7]
    SLICE_X86Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.430 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178/O
                         net (fo=1, routed)           0.797     5.228    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.754 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.868 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.868    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.181 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79/O[3]
                         net (fo=3, routed)           0.825     7.005    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79_n_4
    SLICE_X86Y124        LUT3 (Prop_lut3_I2_O)        0.306     7.311 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80/O
                         net (fo=3, routed)           0.333     7.644    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I4_O)        0.124     7.768 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67/O
                         net (fo=1, routed)           1.017     8.785    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.170 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.284 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.284    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.398 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.398    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.711 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2/O[3]
                         net (fo=17, routed)          0.969    10.680    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2_n_4
    SLICE_X91Y131        LUT3 (Prop_lut3_I0_O)        0.306    10.986 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184/O
                         net (fo=1, routed)           0.710    11.696    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184_n_0
    SLICE_X88Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.222 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164/CO[3]
                         net (fo=1, routed)           0.000    12.222    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164_n_0
    SLICE_X88Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139_n_0
    SLICE_X88Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.672 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85/O[0]
                         net (fo=3, routed)           0.730    13.402    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85_n_7
    SLICE_X85Y132        LUT3 (Prop_lut3_I0_O)        0.299    13.701 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77/O
                         net (fo=1, routed)           0.633    14.335    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.720 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.720    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55_n_0
    SLICE_X87Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.942 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28/O[0]
                         net (fo=3, routed)           0.793    15.735    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28_n_7
    SLICE_X86Y132        LUT4 (Prop_lut4_I1_O)        0.299    16.034 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53/O
                         net (fo=1, routed)           0.000    16.034    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53_n_0
    SLICE_X86Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.567 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.567    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19_n_0
    SLICE_X86Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.684 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.684    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11_n_0
    SLICE_X86Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.938 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3/CO[0]
                         net (fo=23, routed)          0.606    17.544    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3_n_3
    SLICE_X86Y138        LUT5 (Prop_lut5_I1_O)        0.367    17.911 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    17.911    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[4]_i_1_n_0
    SLICE_X86Y138        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.717    12.896    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X86Y138        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[4]/C
                         clock pessimism              0.247    13.143    
                         clock uncertainty           -0.154    12.989    
    SLICE_X86Y138        FDRE (Setup_fdre_C_D)        0.081    13.070    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -17.911    
  -------------------------------------------------------------------
                         slack                                 -4.841    

Slack (VIOLATED) :        -4.833ns  (required time - arrival time)
  Source:                 design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.655ns  (logic 6.709ns (45.780%)  route 7.946ns (54.220%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 12.892 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.900     3.194    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X86Y121        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y121        FDRE (Prop_fdre_C_Q)         0.518     3.712 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/Q
                         net (fo=26, routed)          0.594     4.306    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg[7]
    SLICE_X86Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.430 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178/O
                         net (fo=1, routed)           0.797     5.228    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.754 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.868 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.868    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.181 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79/O[3]
                         net (fo=3, routed)           0.825     7.005    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79_n_4
    SLICE_X86Y124        LUT3 (Prop_lut3_I2_O)        0.306     7.311 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80/O
                         net (fo=3, routed)           0.333     7.644    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I4_O)        0.124     7.768 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67/O
                         net (fo=1, routed)           1.017     8.785    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.170 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.284 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.284    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.398 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.398    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.711 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2/O[3]
                         net (fo=17, routed)          0.969    10.680    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2_n_4
    SLICE_X91Y131        LUT3 (Prop_lut3_I0_O)        0.306    10.986 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184/O
                         net (fo=1, routed)           0.710    11.696    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184_n_0
    SLICE_X88Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.222 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164/CO[3]
                         net (fo=1, routed)           0.000    12.222    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164_n_0
    SLICE_X88Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139_n_0
    SLICE_X88Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.672 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85/O[0]
                         net (fo=3, routed)           0.730    13.402    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85_n_7
    SLICE_X85Y132        LUT3 (Prop_lut3_I0_O)        0.299    13.701 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77/O
                         net (fo=1, routed)           0.633    14.335    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.720 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.720    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55_n_0
    SLICE_X87Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.942 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28/O[0]
                         net (fo=3, routed)           0.793    15.735    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28_n_7
    SLICE_X86Y132        LUT4 (Prop_lut4_I1_O)        0.299    16.034 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53/O
                         net (fo=1, routed)           0.000    16.034    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53_n_0
    SLICE_X86Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.567 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.567    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19_n_0
    SLICE_X86Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.684 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.684    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11_n_0
    SLICE_X86Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.938 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3/CO[0]
                         net (fo=23, routed)          0.544    17.482    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3_n_3
    SLICE_X81Y134        LUT5 (Prop_lut5_I1_O)        0.367    17.849 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    17.849    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[10]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.713    12.892    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X81Y134        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[10]/C
                         clock pessimism              0.247    13.139    
                         clock uncertainty           -0.154    12.985    
    SLICE_X81Y134        FDRE (Setup_fdre_C_D)        0.031    13.016    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         13.016    
                         arrival time                         -17.849    
  -------------------------------------------------------------------
                         slack                                 -4.833    

Slack (VIOLATED) :        -4.832ns  (required time - arrival time)
  Source:                 design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.657ns  (logic 6.709ns (45.773%)  route 7.948ns (54.227%))
  Logic Levels:           23  (CARRY4=16 LUT3=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 12.894 - 10.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.900     3.194    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X86Y121        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y121        FDRE (Prop_fdre_C_Q)         0.518     3.712 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg_reg[7]/Q
                         net (fo=26, routed)          0.594     4.306    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/frqz_ratio_reg[7]
    SLICE_X86Y121        LUT3 (Prop_lut3_I0_O)        0.124     4.430 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178/O
                         net (fo=1, routed)           0.797     5.228    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_178_n_0
    SLICE_X88Y122        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.754 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.754    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_143_n_0
    SLICE_X88Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.868 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.868    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_111_n_0
    SLICE_X88Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.181 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79/O[3]
                         net (fo=3, routed)           0.825     7.005    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_79_n_4
    SLICE_X86Y124        LUT3 (Prop_lut3_I2_O)        0.306     7.311 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80/O
                         net (fo=3, routed)           0.333     7.644    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_80_n_0
    SLICE_X84Y124        LUT5 (Prop_lut5_I4_O)        0.124     7.768 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67/O
                         net (fo=1, routed)           1.017     8.785    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[3]_i_67_n_0
    SLICE_X89Y125        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.170 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.170    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_30_n_0
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.284 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     9.284    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_14_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.398 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.398    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_4_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.711 f  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2/O[3]
                         net (fo=17, routed)          0.969    10.680    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[3]_i_2_n_4
    SLICE_X91Y131        LUT3 (Prop_lut3_I0_O)        0.306    10.986 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184/O
                         net (fo=1, routed)           0.710    11.696    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_184_n_0
    SLICE_X88Y133        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.222 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164/CO[3]
                         net (fo=1, routed)           0.000    12.222    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_164_n_0
    SLICE_X88Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.336 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139/CO[3]
                         net (fo=1, routed)           0.000    12.336    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_139_n_0
    SLICE_X88Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.450 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112/CO[3]
                         net (fo=1, routed)           0.000    12.450    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_112_n_0
    SLICE_X88Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.672 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85/O[0]
                         net (fo=3, routed)           0.730    13.402    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_85_n_7
    SLICE_X85Y132        LUT3 (Prop_lut3_I0_O)        0.299    13.701 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77/O
                         net (fo=1, routed)           0.633    14.335    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_77_n_0
    SLICE_X87Y132        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.720 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.720    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_55_n_0
    SLICE_X87Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.942 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28/O[0]
                         net (fo=3, routed)           0.793    15.735    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_28_n_7
    SLICE_X86Y132        LUT4 (Prop_lut4_I1_O)        0.299    16.034 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53/O
                         net (fo=1, routed)           0.000    16.034    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[22]_i_53_n_0
    SLICE_X86Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.567 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    16.567    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_19_n_0
    SLICE_X86Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.684 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.684    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_11_n_0
    SLICE_X86Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.938 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3/CO[0]
                         net (fo=23, routed)          0.546    17.484    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[22]_i_3_n_3
    SLICE_X87Y136        LUT5 (Prop_lut5_I1_O)        0.367    17.851 r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    17.851    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg[21]_i_1_n_0
    SLICE_X87Y136        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.715    12.894    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aclk
    SLICE_X87Y136        FDRE                                         r  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[21]/C
                         clock pessimism              0.247    13.141    
                         clock uncertainty           -0.154    12.987    
    SLICE_X87Y136        FDRE (Setup_fdre_C_D)        0.032    13.019    design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_div_fac_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                         -17.851    
  -------------------------------------------------------------------
                         slack                                 -4.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_driver_wrapper/pixel_pack/inst/ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov5640_driver_wrapper/pixel_pack/inst/p_Result_29_1_reg_1225_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.329%)  route 0.209ns (59.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.590     0.926    design_1_i/ov5640_driver_wrapper/pixel_pack/inst/ap_clk
    SLICE_X81Y49         FDRE                                         r  design_1_i/ov5640_driver_wrapper/pixel_pack/inst/ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/ov5640_driver_wrapper/pixel_pack/inst/ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531_reg[63]/Q
                         net (fo=2, routed)           0.209     1.275    design_1_i/ov5640_driver_wrapper/pixel_pack/inst/p_Result_26_3_fu_941_p5[63]
    SLICE_X81Y50         FDRE                                         r  design_1_i/ov5640_driver_wrapper/pixel_pack/inst/p_Result_29_1_reg_1225_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.853     1.219    design_1_i/ov5640_driver_wrapper/pixel_pack/inst/ap_clk
    SLICE_X81Y50         FDRE                                         r  design_1_i/ov5640_driver_wrapper/pixel_pack/inst/p_Result_29_1_reg_1225_reg[31]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X81Y50         FDRE (Hold_fdre_C_D)         0.066     1.255    design_1_i/ov5640_driver_wrapper/pixel_pack/inst/p_Result_29_1_reg_1225_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_reg_bank_1/gen_reg[0].reg_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/gen_mi_mux_in[0].mi_mux_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.811%)  route 0.213ns (60.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.552     0.888    design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_reg_bank_1/s_axi_ctrl_aclk
    SLICE_X52Y32         FDRE                                         r  design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_reg_bank_1/gen_reg[0].reg_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_reg_bank_1/gen_reg[0].reg_data_reg[1]/Q
                         net (fo=2, routed)           0.213     1.242    design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/gen_mi_mux_in[0].mi_mux_in_reg[3]_0[1]
    SLICE_X49Y31         FDRE                                         r  design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/gen_mi_mux_in[0].mi_mux_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.820     1.186    design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/s_axi_ctrl_aclk
    SLICE_X49Y31         FDRE                                         r  design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/gen_mi_mux_in[0].mi_mux_in_reg[1]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.066     1.217    design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/gen_mi_mux_in[0].mi_mux_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/image_processing/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.782%)  route 0.120ns (39.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.639     0.975    design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X47Y100        FDRE                                         r  design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.120     1.236    design_1_i/image_processing/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[21]
    SLICE_X48Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.281 r  design_1_i/image_processing/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000     1.281    design_1_i/image_processing/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X48Y99         FDRE                                         r  design_1_i/image_processing/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.825     1.191    design_1_i/image_processing/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X48Y99         FDRE                                         r  design_1_i/image_processing/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    design_1_i/image_processing/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.577     0.913    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y50         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.146     1.200    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD3
    SLICE_X30Y50         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.845     1.211    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X30Y50         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.166    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.577     0.913    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y50         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.146     1.200    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD3
    SLICE_X30Y50         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.845     1.211    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X30Y50         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.166    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.577     0.913    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y50         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.146     1.200    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD3
    SLICE_X30Y50         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.845     1.211    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X30Y50         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.166    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.577     0.913    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y50         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.146     1.200    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD3
    SLICE_X30Y50         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.845     1.211    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X30Y50         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.166    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.577     0.913    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y50         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.146     1.200    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD3
    SLICE_X30Y50         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.845     1.211    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X30Y50         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.166    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.577     0.913    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y50         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.146     1.200    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD3
    SLICE_X30Y50         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.845     1.211    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X30Y50         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.166    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.577     0.913    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y50         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.146     1.200    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/ADDRD3
    SLICE_X30Y50         RAMS32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.845     1.211    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/WCLK
    SLICE_X30Y50         RAMS32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y50         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.166    design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMD
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y7     design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_muhbi_U17/design_1_a0_demosaic_0_v_demosaic_mul_muhbi_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y7     design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/v_demosaic_mul_mug8j_U15/design_1_a0_demosaic_0_v_demosaic_mul_mug8j_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y8     design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/tmp_524_0_1_i_i_reg_4243_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y6     design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/tmp_524_0_3_i_i_reg_4248_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y9     design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/g_3_0_1_i_i_reg_4253_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y8     design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/tmp14_reg_4258_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1    design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/buf_1_V_U/xFSuppression3x3_jbC_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y0    design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/buf_2_V_U/xFSuppression3x3_jbC_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y9    design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/design_1_a0_demosaic_0_DebayerRatBorBatRkbM_ram_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y68   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y68   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y68   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y68   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y68   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y68   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y68   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y68   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y68   design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y104  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y104  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y104  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y104  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y104  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y104  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y104  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y104  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y97   design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y97   design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.986ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.766ns (23.176%)  route 2.539ns (76.824%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 20.191 - 16.667 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131     2.131    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.232 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.859     4.091    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X108Y84        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y84        FDCE (Prop_fdce_C_Q)         0.518     4.609 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          1.491     6.100    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X106Y85        LUT6 (Prop_lut6_I4_O)        0.124     6.224 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.495     6.719    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X107Y85        LUT5 (Prop_lut5_I0_O)        0.124     6.843 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.554     7.396    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X105Y85        FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    18.493    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.584 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.607    20.191    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y85        FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.429    20.620    
                         clock uncertainty           -0.035    20.584    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.202    20.382    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.382    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                 12.986    

Slack (MET) :             13.340ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.310ns  (logic 0.707ns (21.357%)  route 2.603ns (78.643%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 36.859 - 33.333 ) 
    Source Clock Delay      (SCD):    4.015ns = ( 20.682 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.783    20.682    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y85        FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.459    21.141 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.200    22.340    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X106Y86        LUT6 (Prop_lut6_I0_O)        0.124    22.464 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.404    23.868    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X100Y90        LUT6 (Prop_lut6_I0_O)        0.124    23.992 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.992    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[4]
    SLICE_X100Y90        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.609    36.859    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X100Y90        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.429    37.288    
                         clock uncertainty           -0.035    37.253    
    SLICE_X100Y90        FDCE (Setup_fdce_C_D)        0.079    37.332    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.332    
                         arrival time                         -23.992    
  -------------------------------------------------------------------
                         slack                                 13.340    

Slack (MET) :             13.485ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.155ns  (logic 0.707ns (22.410%)  route 2.448ns (77.590%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 36.862 - 33.333 ) 
    Source Clock Delay      (SCD):    4.015ns = ( 20.682 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.783    20.682    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y85        FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.459    21.141 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.200    22.340    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X106Y86        LUT6 (Prop_lut6_I0_O)        0.124    22.464 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.248    23.713    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X105Y94        LUT3 (Prop_lut3_I0_O)        0.124    23.837 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.837    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[1]
    SLICE_X105Y94        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.612    36.862    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X105Y94        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.466    37.328    
                         clock uncertainty           -0.035    37.293    
    SLICE_X105Y94        FDCE (Setup_fdce_C_D)        0.029    37.322    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.322    
                         arrival time                         -23.837    
  -------------------------------------------------------------------
                         slack                                 13.485    

Slack (MET) :             13.505ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.181ns  (logic 0.733ns (23.044%)  route 2.448ns (76.956%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 36.862 - 33.333 ) 
    Source Clock Delay      (SCD):    4.015ns = ( 20.682 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.783    20.682    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y85        FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.459    21.141 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.200    22.340    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X106Y86        LUT6 (Prop_lut6_I0_O)        0.124    22.464 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.248    23.713    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X105Y94        LUT3 (Prop_lut3_I0_O)        0.150    23.863 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.863    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[5]
    SLICE_X105Y94        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.612    36.862    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X105Y94        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.466    37.328    
                         clock uncertainty           -0.035    37.293    
    SLICE_X105Y94        FDCE (Setup_fdce_C_D)        0.075    37.368    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.368    
                         arrival time                         -23.863    
  -------------------------------------------------------------------
                         slack                                 13.505    

Slack (MET) :             13.610ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.078ns  (logic 0.707ns (22.971%)  route 2.371ns (77.029%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 36.862 - 33.333 ) 
    Source Clock Delay      (SCD):    4.015ns = ( 20.682 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.783    20.682    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y85        FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.459    21.141 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.200    22.340    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X106Y86        LUT6 (Prop_lut6_I0_O)        0.124    22.464 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.171    23.636    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X104Y95        LUT4 (Prop_lut4_I0_O)        0.124    23.760 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.760    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[6]
    SLICE_X104Y95        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.612    36.862    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X104Y95        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.466    37.328    
                         clock uncertainty           -0.035    37.293    
    SLICE_X104Y95        FDCE (Setup_fdce_C_D)        0.077    37.370    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.370    
                         arrival time                         -23.760    
  -------------------------------------------------------------------
                         slack                                 13.610    

Slack (MET) :             13.659ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.070ns  (logic 0.699ns (22.770%)  route 2.371ns (77.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 36.862 - 33.333 ) 
    Source Clock Delay      (SCD):    4.015ns = ( 20.682 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.783    20.682    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y85        FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.459    21.141 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.200    22.340    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X106Y86        LUT6 (Prop_lut6_I0_O)        0.124    22.464 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.171    23.636    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X104Y95        LUT5 (Prop_lut5_I0_O)        0.116    23.752 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.752    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[7]
    SLICE_X104Y95        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.612    36.862    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X104Y95        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.466    37.328    
                         clock uncertainty           -0.035    37.293    
    SLICE_X104Y95        FDCE (Setup_fdce_C_D)        0.118    37.411    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.411    
                         arrival time                         -23.752    
  -------------------------------------------------------------------
                         slack                                 13.659    

Slack (MET) :             13.686ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.972ns  (logic 0.733ns (24.664%)  route 2.239ns (75.336%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 36.862 - 33.333 ) 
    Source Clock Delay      (SCD):    4.015ns = ( 20.682 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.783    20.682    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y85        FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.459    21.141 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.200    22.340    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X106Y86        LUT6 (Prop_lut6_I0_O)        0.124    22.464 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.039    23.504    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X105Y93        LUT2 (Prop_lut2_I0_O)        0.150    23.654 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.654    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[0]
    SLICE_X105Y93        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.612    36.862    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X105Y93        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.466    37.328    
                         clock uncertainty           -0.035    37.293    
    SLICE_X105Y93        FDCE (Setup_fdce_C_D)        0.047    37.340    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.340    
                         arrival time                         -23.654    
  -------------------------------------------------------------------
                         slack                                 13.686    

Slack (MET) :             13.698ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.944ns  (logic 0.707ns (24.016%)  route 2.237ns (75.984%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 36.862 - 33.333 ) 
    Source Clock Delay      (SCD):    4.015ns = ( 20.682 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.783    20.682    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y85        FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.459    21.141 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.200    22.340    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X106Y86        LUT6 (Prop_lut6_I0_O)        0.124    22.464 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.037    23.502    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X105Y93        LUT4 (Prop_lut4_I0_O)        0.124    23.626 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.626    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[2]
    SLICE_X105Y93        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.612    36.862    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X105Y93        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.466    37.328    
                         clock uncertainty           -0.035    37.293    
    SLICE_X105Y93        FDCE (Setup_fdce_C_D)        0.031    37.324    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.324    
                         arrival time                         -23.626    
  -------------------------------------------------------------------
                         slack                                 13.698    

Slack (MET) :             13.716ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.970ns  (logic 0.733ns (24.681%)  route 2.237ns (75.319%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.529ns = ( 36.862 - 33.333 ) 
    Source Clock Delay      (SCD):    4.015ns = ( 20.682 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.783    20.682    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y85        FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.459    21.141 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.200    22.340    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X106Y86        LUT6 (Prop_lut6_I0_O)        0.124    22.464 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.037    23.502    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X105Y93        LUT5 (Prop_lut5_I0_O)        0.150    23.652 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.652    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[3]
    SLICE_X105Y93        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.612    36.862    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X105Y93        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.466    37.328    
                         clock uncertainty           -0.035    37.293    
    SLICE_X105Y93        FDCE (Setup_fdce_C_D)        0.075    37.368    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.368    
                         arrival time                         -23.652    
  -------------------------------------------------------------------
                         slack                                 13.716    

Slack (MET) :             14.160ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.473ns  (logic 0.707ns (28.587%)  route 1.766ns (71.413%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 36.855 - 33.333 ) 
    Source Clock Delay      (SCD):    4.015ns = ( 20.682 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.131    18.798    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.899 f  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.783    20.682    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X105Y85        FDRE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.459    21.141 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.950    22.091    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X105Y85        LUT6 (Prop_lut6_I4_O)        0.124    22.215 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.816    23.031    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X105Y83        LUT6 (Prop_lut6_I1_O)        0.124    23.155 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    23.155    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X105Y83        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.826    35.159    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.250 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.605    36.855    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X105Y83        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.466    37.321    
                         clock uncertainty           -0.035    37.286    
    SLICE_X105Y83        FDCE (Setup_fdce_C_D)        0.029    37.315    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                         -23.155    
  -------------------------------------------------------------------
                         slack                                 14.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.607     1.521    design_1_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X105Y87        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y87        FDCE (Prop_fdce_C_Q)         0.141     1.662 r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.718    design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X105Y87        FDPE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.877     1.924    design_1_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X105Y87        FDPE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.403     1.521    
    SLICE_X105Y87        FDPE (Hold_fdpe_C_D)         0.075     1.596    design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.606     1.520    design_1_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X104Y86        FDPE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y86        FDPE (Prop_fdpe_C_Q)         0.164     1.684 r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.110     1.794    design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X104Y85        SRL16E                                       r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.876     1.923    design_1_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X104Y85        SRL16E                                       r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.388     1.535    
    SLICE_X104Y85        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.652    design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.490%)  route 0.062ns (27.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.607     1.521    design_1_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X104Y87        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDCE (Prop_fdce_C_Q)         0.164     1.685 r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.062     1.747    design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X105Y87        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.877     1.924    design_1_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X105Y87        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                         clock pessimism             -0.390     1.534    
    SLICE_X105Y87        FDCE (Hold_fdce_C_D)         0.047     1.581    design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.469%)  route 0.062ns (27.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.580     1.494    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X66Y92         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDCE (Prop_fdce_C_Q)         0.164     1.658 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.062     1.720    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X67Y92         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.849     1.896    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y92         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.389     1.507    
    SLICE_X67Y92         FDCE (Hold_fdce_C_D)         0.047     1.554    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.580     1.494    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X66Y92         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDCE (Prop_fdce_C_Q)         0.148     1.642 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/Q
                         net (fo=2, routed)           0.059     1.701    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[9]
    SLICE_X67Y92         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.849     1.896    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y92         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                         clock pessimism             -0.389     1.507    
    SLICE_X67Y92         FDCE (Hold_fdce_C_D)         0.022     1.529    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.581     1.495    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y96         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.112     1.748    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[6]
    SLICE_X66Y96         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.850     1.897    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X66Y96         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -0.386     1.511    
    SLICE_X66Y96         FDCE (Hold_fdce_C_D)         0.059     1.570    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.607     1.521    design_1_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X104Y87        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDCE (Prop_fdce_C_Q)         0.148     1.669 r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.055     1.724    design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X104Y87        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.877     1.924    design_1_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X104Y87        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.403     1.521    
    SLICE_X104Y87        FDCE (Hold_fdce_C_D)         0.023     1.544    design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.524%)  route 0.126ns (43.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.585     1.499    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X82Y95         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDCE (Prop_fdce_C_Q)         0.164     1.663 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.126     1.789    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    SLICE_X81Y96         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.854     1.901    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X81Y96         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -0.367     1.534    
    SLICE_X81Y96         FDCE (Hold_fdce_C_D)         0.070     1.604    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.229%)  route 0.128ns (43.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.585     1.499    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X82Y95         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDCE (Prop_fdce_C_Q)         0.164     1.663 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.128     1.791    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[20]
    SLICE_X81Y95         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.854     1.901    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X81Y95         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                         clock pessimism             -0.367     1.534    
    SLICE_X81Y95         FDCE (Hold_fdce_C_D)         0.070     1.604    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.412%)  route 0.132ns (44.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.888     0.888    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.914 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.609     1.523    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X100Y90        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y90        FDCE (Prop_fdce_C_Q)         0.164     1.687 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.132     1.819    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X102Y90        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.018     1.018    design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.047 r  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.879     1.926    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X102Y90        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.367     1.559    
    SLICE_X102Y90        FDCE (Hold_fdce_C_D)         0.063     1.622    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X105Y85  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X108Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X109Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X109Y83  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X109Y83  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X109Y83  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X109Y83  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X109Y83  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X109Y82  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X104Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X104Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X104Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X104Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X104Y85  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X104Y85  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X104Y85  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y94  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X102Y94  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X104Y94  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X104Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X104Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X104Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X104Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X104Y85  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X104Y85  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X104Y85  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X102Y94  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X104Y94  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X104Y94  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        7.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.414ns  (logic 1.170ns (18.240%)  route 5.244ns (81.760%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -2.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 34.558 - 33.333 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.548    20.214    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDCE (Prop_fdce_C_Q)         0.340    20.554 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.455    22.009    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X105Y86        LUT3 (Prop_lut3_I2_O)        0.152    22.161 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.998    23.159    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X104Y88        LUT4 (Prop_lut4_I0_O)        0.350    23.509 f  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.847    24.356    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X102Y89        LUT5 (Prop_lut5_I0_O)        0.328    24.684 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.944    26.628    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X87Y88         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.225    34.558    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X87Y88         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.171    34.729    
                         clock uncertainty           -0.035    34.694    
    SLICE_X87Y88         FDCE (Setup_fdce_C_CE)      -0.298    34.396    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.396    
                         arrival time                         -26.628    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.090ns  (logic 1.170ns (19.213%)  route 4.920ns (80.787%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 35.091 - 33.333 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.548    20.214    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDCE (Prop_fdce_C_Q)         0.340    20.554 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.455    22.009    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X105Y86        LUT3 (Prop_lut3_I2_O)        0.152    22.161 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.998    23.159    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X104Y88        LUT4 (Prop_lut4_I0_O)        0.350    23.509 f  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.847    24.356    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X102Y89        LUT5 (Prop_lut5_I0_O)        0.328    24.684 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.620    26.304    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X93Y92         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.758    35.091    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X93Y92         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.249    35.340    
                         clock uncertainty           -0.035    35.305    
    SLICE_X93Y92         FDCE (Setup_fdce_C_CE)      -0.298    35.007    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.007    
                         arrival time                         -26.304    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.090ns  (logic 1.170ns (19.213%)  route 4.920ns (80.787%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 35.091 - 33.333 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.548    20.214    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDCE (Prop_fdce_C_Q)         0.340    20.554 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.455    22.009    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X105Y86        LUT3 (Prop_lut3_I2_O)        0.152    22.161 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.998    23.159    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X104Y88        LUT4 (Prop_lut4_I0_O)        0.350    23.509 f  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.847    24.356    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X102Y89        LUT5 (Prop_lut5_I0_O)        0.328    24.684 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.620    26.304    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X93Y92         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.758    35.091    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X93Y92         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.249    35.340    
                         clock uncertainty           -0.035    35.305    
    SLICE_X93Y92         FDCE (Setup_fdce_C_CE)      -0.298    35.007    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         35.007    
                         arrival time                         -26.304    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.090ns  (logic 1.170ns (19.213%)  route 4.920ns (80.787%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 35.091 - 33.333 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.548    20.214    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDCE (Prop_fdce_C_Q)         0.340    20.554 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.455    22.009    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X105Y86        LUT3 (Prop_lut3_I2_O)        0.152    22.161 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.998    23.159    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X104Y88        LUT4 (Prop_lut4_I0_O)        0.350    23.509 f  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.847    24.356    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X102Y89        LUT5 (Prop_lut5_I0_O)        0.328    24.684 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.620    26.304    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X93Y92         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.758    35.091    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X93Y92         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.249    35.340    
                         clock uncertainty           -0.035    35.305    
    SLICE_X93Y92         FDCE (Setup_fdce_C_CE)      -0.298    35.007    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.007    
                         arrival time                         -26.304    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             9.522ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.609ns  (logic 1.170ns (20.860%)  route 4.439ns (79.140%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 35.395 - 33.333 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.548    20.214    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDCE (Prop_fdce_C_Q)         0.340    20.554 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.455    22.009    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X105Y86        LUT3 (Prop_lut3_I2_O)        0.152    22.161 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.998    23.159    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X104Y88        LUT4 (Prop_lut4_I0_O)        0.350    23.509 f  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.847    24.356    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X102Y89        LUT5 (Prop_lut5_I0_O)        0.328    24.684 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.139    25.823    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X96Y87         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.062    35.395    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X96Y87         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.280    35.675    
                         clock uncertainty           -0.035    35.640    
    SLICE_X96Y87         FDCE (Setup_fdce_C_CE)      -0.295    35.345    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.345    
                         arrival time                         -25.823    
  -------------------------------------------------------------------
                         slack                                  9.522    

Slack (MET) :             9.581ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.623ns  (logic 1.170ns (20.808%)  route 4.453ns (79.192%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.114ns = ( 35.447 - 33.333 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.548    20.214    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDCE (Prop_fdce_C_Q)         0.340    20.554 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.455    22.009    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X105Y86        LUT3 (Prop_lut3_I2_O)        0.152    22.161 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.998    23.159    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X104Y88        LUT4 (Prop_lut4_I0_O)        0.350    23.509 f  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.847    24.356    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X102Y89        LUT5 (Prop_lut5_I0_O)        0.328    24.684 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.153    25.837    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X99Y88         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.114    35.447    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X99Y88         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.304    35.751    
                         clock uncertainty           -0.035    35.716    
    SLICE_X99Y88         FDCE (Setup_fdce_C_CE)      -0.298    35.418    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.418    
                         arrival time                         -25.837    
  -------------------------------------------------------------------
                         slack                                  9.581    

Slack (MET) :             9.581ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.623ns  (logic 1.170ns (20.808%)  route 4.453ns (79.192%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.114ns = ( 35.447 - 33.333 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.548    20.214    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDCE (Prop_fdce_C_Q)         0.340    20.554 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.455    22.009    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X105Y86        LUT3 (Prop_lut3_I2_O)        0.152    22.161 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.998    23.159    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X104Y88        LUT4 (Prop_lut4_I0_O)        0.350    23.509 f  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.847    24.356    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X102Y89        LUT5 (Prop_lut5_I0_O)        0.328    24.684 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.153    25.837    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X99Y88         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.114    35.447    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X99Y88         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.304    35.751    
                         clock uncertainty           -0.035    35.716    
    SLICE_X99Y88         FDCE (Setup_fdce_C_CE)      -0.298    35.418    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.418    
                         arrival time                         -25.837    
  -------------------------------------------------------------------
                         slack                                  9.581    

Slack (MET) :             9.773ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.434ns  (logic 1.170ns (21.532%)  route 4.264ns (78.468%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.114ns = ( 35.447 - 33.333 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.548    20.214    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDCE (Prop_fdce_C_Q)         0.340    20.554 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.455    22.009    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X105Y86        LUT3 (Prop_lut3_I2_O)        0.152    22.161 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.998    23.159    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X104Y88        LUT4 (Prop_lut4_I0_O)        0.350    23.509 f  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.847    24.356    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X102Y89        LUT5 (Prop_lut5_I0_O)        0.328    24.684 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.964    25.648    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X98Y88         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.114    35.447    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X98Y88         FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.304    35.751    
                         clock uncertainty           -0.035    35.716    
    SLICE_X98Y88         FDCE (Setup_fdce_C_CE)      -0.295    35.421    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.421    
                         arrival time                         -25.648    
  -------------------------------------------------------------------
                         slack                                  9.773    

Slack (MET) :             10.383ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.103ns  (logic 1.170ns (22.929%)  route 3.933ns (77.071%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 35.726 - 33.333 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.548    20.214    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDCE (Prop_fdce_C_Q)         0.340    20.554 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.455    22.009    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X105Y86        LUT3 (Prop_lut3_I2_O)        0.152    22.161 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.998    23.159    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X104Y88        LUT4 (Prop_lut4_I0_O)        0.350    23.509 f  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.847    24.356    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X102Y89        LUT5 (Prop_lut5_I0_O)        0.328    24.684 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.633    25.317    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X100Y88        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.393    35.726    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X100Y88        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.304    36.030    
                         clock uncertainty           -0.035    35.995    
    SLICE_X100Y88        FDCE (Setup_fdce_C_CE)      -0.295    35.700    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.700    
                         arrival time                         -25.317    
  -------------------------------------------------------------------
                         slack                                 10.383    

Slack (MET) :             11.980ns  (required time - arrival time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.716ns  (logic 1.170ns (24.810%)  route 3.546ns (75.190%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 36.832 - 33.333 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 20.214 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.548    20.214    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDCE (Prop_fdce_C_Q)         0.340    20.554 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.455    22.009    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X105Y86        LUT3 (Prop_lut3_I2_O)        0.152    22.161 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=3, routed)           0.998    23.159    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X104Y88        LUT4 (Prop_lut4_I0_O)        0.350    23.509 f  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.326    23.834    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_1_sn_1
    SLICE_X104Y89        LUT5 (Prop_lut5_I4_O)        0.328    24.162 r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.767    24.930    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X109Y95        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.499    36.832    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X109Y95        FDCE                                         r  design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.411    37.243    
                         clock uncertainty           -0.035    37.208    
    SLICE_X109Y95        FDCE (Setup_fdce_C_CE)      -0.298    36.910    design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.910    
                         arrival time                         -24.930    
  -------------------------------------------------------------------
                         slack                                 11.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.349ns  (logic 0.157ns (45.045%)  route 0.192ns (54.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 18.490 - 16.667 ) 
    Source Clock Delay      (SCD):    1.604ns = ( 18.271 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.605    18.271    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X107Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDCE (Prop_fdce_C_Q)         0.112    18.383 f  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.192    18.575    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X107Y86        LUT1 (Prop_lut1_I0_O)        0.045    18.620 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    18.620    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X107Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.823    18.490    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X107Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.219    18.271    
    SLICE_X107Y86        FDCE (Hold_fdce_C_D)         0.055    18.326    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.326    
                         arrival time                          18.620    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.157ns (41.165%)  route 0.224ns (58.835%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.343     1.343    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y84        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDCE (Prop_fdce_C_Q)         0.112     1.455 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.224     1.679    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X106Y84        LUT3 (Prop_lut3_I2_O)        0.045     1.724 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.724    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X106Y84        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.521     1.521    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y84        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.178     1.343    
    SLICE_X106Y84        FDCE (Hold_fdce_C_D)         0.055     1.398    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.197ns (31.109%)  route 0.436ns (68.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.343     1.343    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y84        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y84        FDCE (Prop_fdce_C_Q)         0.099     1.442 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.436     1.878    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X106Y84        LUT3 (Prop_lut3_I2_O)        0.098     1.976 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.976    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X106Y84        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.521     1.521    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y84        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.178     1.343    
    SLICE_X106Y84        FDCE (Hold_fdce_C_D)         0.071     1.414    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.157ns (24.069%)  route 0.495ns (75.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.150     1.150    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X105Y88        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y88        FDCE (Prop_fdce_C_Q)         0.112     1.262 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.495     1.758    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X105Y88        LUT3 (Prop_lut3_I2_O)        0.045     1.803 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.803    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X105Y88        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.314     1.314    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X105Y88        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.164     1.150    
    SLICE_X105Y88        FDCE (Hold_fdce_C_D)         0.055     1.205    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.671ns  (logic 0.157ns (23.390%)  route 0.514ns (76.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 18.490 - 16.667 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 18.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.561    18.227    design_1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X109Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDCE (Prop_fdce_C_Q)         0.112    18.339 f  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.335    18.674    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X109Y85        LUT5 (Prop_lut5_I3_O)        0.045    18.719 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.180    18.899    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.823    18.490    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.178    18.312    
    SLICE_X106Y86        FDCE (Hold_fdce_C_CE)       -0.075    18.237    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.237    
                         arrival time                          18.899    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.671ns  (logic 0.157ns (23.390%)  route 0.514ns (76.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 18.490 - 16.667 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 18.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.561    18.227    design_1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X109Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDCE (Prop_fdce_C_Q)         0.112    18.339 f  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.335    18.674    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X109Y85        LUT5 (Prop_lut5_I3_O)        0.045    18.719 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.180    18.899    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.823    18.490    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.178    18.312    
    SLICE_X106Y86        FDCE (Hold_fdce_C_CE)       -0.075    18.237    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.237    
                         arrival time                          18.899    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.671ns  (logic 0.157ns (23.390%)  route 0.514ns (76.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 18.490 - 16.667 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 18.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.561    18.227    design_1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X109Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDCE (Prop_fdce_C_Q)         0.112    18.339 f  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.335    18.674    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X109Y85        LUT5 (Prop_lut5_I3_O)        0.045    18.719 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.180    18.899    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.823    18.490    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.178    18.312    
    SLICE_X106Y86        FDCE (Hold_fdce_C_CE)       -0.075    18.237    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.237    
                         arrival time                          18.899    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.671ns  (logic 0.157ns (23.390%)  route 0.514ns (76.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 18.490 - 16.667 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 18.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.561    18.227    design_1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X109Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDCE (Prop_fdce_C_Q)         0.112    18.339 f  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.335    18.674    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X109Y85        LUT5 (Prop_lut5_I3_O)        0.045    18.719 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.180    18.899    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.823    18.490    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.178    18.312    
    SLICE_X106Y86        FDCE (Hold_fdce_C_CE)       -0.075    18.237    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.237    
                         arrival time                          18.899    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.671ns  (logic 0.157ns (23.390%)  route 0.514ns (76.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 18.490 - 16.667 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 18.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.561    18.227    design_1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X109Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDCE (Prop_fdce_C_Q)         0.112    18.339 f  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.335    18.674    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X109Y85        LUT5 (Prop_lut5_I3_O)        0.045    18.719 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.180    18.899    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.823    18.490    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X106Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.178    18.312    
    SLICE_X106Y86        FDCE (Hold_fdce_C_CE)       -0.075    18.237    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.237    
                         arrival time                          18.899    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.614ns  (logic 0.157ns (25.590%)  route 0.457ns (74.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 18.188 - 16.667 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 18.227 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.561    18.227    design_1_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X109Y86        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDCE (Prop_fdce_C_Q)         0.112    18.339 f  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.335    18.674    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X109Y85        LUT5 (Prop_lut5_I3_O)        0.045    18.719 r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.122    18.841    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X107Y84        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.521    18.188    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X107Y84        FDCE                                         r  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.157    18.031    
    SLICE_X107Y84        FDCE (Hold_fdce_C_CE)       -0.075    17.956    design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.956    
                         arrival time                          18.841    
  -------------------------------------------------------------------
                         slack                                  0.885    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X106Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X105Y88  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X107Y86  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X106Y86  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X106Y86  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X107Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X107Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X107Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X106Y86  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X106Y86  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X106Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X106Y85  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X106Y85  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X106Y85  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X106Y85  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X106Y85  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X106Y85  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X106Y85  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X106Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X93Y92   design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X107Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X107Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X107Y84  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDPE/PRE  n/a            0.500         16.666      16.166     SLICE_X109Y85  design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X108Y87  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X110Y88  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X110Y88  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X110Y88  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X110Y88  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X110Y88  design_1_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/video_output/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/video_output/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/video_output/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/video_output/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    design_1_i/video_output/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pclk_design_1_clk_wiz_0_0
  To Clock:  pclk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk_design_1_clk_wiz_0_0 rise@13.468ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.481ns  (logic 1.087ns (12.817%)  route 7.394ns (87.183%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 15.012 - 13.468 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806     1.806    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.719     1.722    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X84Y85         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.419     2.141 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=3, routed)           2.629     4.770    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_state2
    SLICE_X29Y98         LUT4 (Prop_lut4_I0_O)        0.296     5.066 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8/O
                         net (fo=1, routed)           0.754     5.820    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.944 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5/O
                         net (fo=3, routed)           2.536     8.480    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5_n_0
    SLICE_X57Y86         LUT4 (Prop_lut4_I2_O)        0.124     8.604 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[15]_i_2/O
                         net (fo=3, routed)           1.474    10.079    design_1_i/video_output/pixel_unpack/inst/ap_NS_fsm197_out
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.203 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[15]_i_1/O
                         net (fo=1, routed)           0.000    10.203    design_1_i/video_output/pixel_unpack/inst/ap_NS_fsm[15]
    SLICE_X82Y82         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612    15.080    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.541    15.012    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X82Y82         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[15]/C
                         clock pessimism              0.150    15.162    
                         clock uncertainty           -0.172    14.990    
    SLICE_X82Y82         FDRE (Setup_fdre_C_D)        0.081    15.071    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[15]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp4_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk_design_1_clk_wiz_0_0 rise@13.468ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.416ns  (logic 1.087ns (12.916%)  route 7.329ns (87.084%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 15.012 - 13.468 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806     1.806    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.719     1.722    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X84Y85         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.419     2.141 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=3, routed)           2.629     4.770    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_state2
    SLICE_X29Y98         LUT4 (Prop_lut4_I0_O)        0.296     5.066 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8/O
                         net (fo=1, routed)           0.754     5.820    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.944 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5/O
                         net (fo=3, routed)           2.536     8.480    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5_n_0
    SLICE_X57Y86         LUT4 (Prop_lut4_I2_O)        0.124     8.604 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[15]_i_2/O
                         net (fo=3, routed)           1.409    10.014    design_1_i/video_output/pixel_unpack/inst/ap_NS_fsm197_out
    SLICE_X83Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.138 r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp4_iter1_i_1/O
                         net (fo=1, routed)           0.000    10.138    design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp4_iter1_i_1_n_0
    SLICE_X83Y82         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp4_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612    15.080    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.541    15.012    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X83Y82         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp4_iter1_reg/C
                         clock pessimism              0.150    15.162    
                         clock uncertainty           -0.172    14.990    
    SLICE_X83Y82         FDRE (Setup_fdre_C_D)        0.031    15.021    design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp4_iter1_reg
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.883    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp2_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk_design_1_clk_wiz_0_0 rise@13.468ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 1.087ns (13.056%)  route 7.239ns (86.944%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 15.013 - 13.468 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806     1.806    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.719     1.722    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X84Y85         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.419     2.141 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=3, routed)           2.629     4.770    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_state2
    SLICE_X29Y98         LUT4 (Prop_lut4_I0_O)        0.296     5.066 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8/O
                         net (fo=1, routed)           0.754     5.820    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.944 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5/O
                         net (fo=3, routed)           0.992     6.936    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.060 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_2/O
                         net (fo=7, routed)           2.864     9.924    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_2_n_0
    SLICE_X83Y83         LUT6 (Prop_lut6_I4_O)        0.124    10.048 r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp2_iter1_i_1/O
                         net (fo=1, routed)           0.000    10.048    design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp2_iter1_i_1_n_0
    SLICE_X83Y83         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp2_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612    15.080    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.542    15.013    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X83Y83         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp2_iter1_reg/C
                         clock pessimism              0.150    15.163    
                         clock uncertainty           -0.172    14.991    
    SLICE_X83Y83         FDRE (Setup_fdre_C_D)        0.029    15.020    design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp2_iter1_reg
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp4_iter0_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk_design_1_clk_wiz_0_0 rise@13.468ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 1.087ns (13.220%)  route 7.136ns (86.780%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 15.012 - 13.468 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806     1.806    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.719     1.722    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X84Y85         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.419     2.141 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=3, routed)           2.629     4.770    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_state2
    SLICE_X29Y98         LUT4 (Prop_lut4_I0_O)        0.296     5.066 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8/O
                         net (fo=1, routed)           0.754     5.820    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.944 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5/O
                         net (fo=3, routed)           2.536     8.480    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5_n_0
    SLICE_X57Y86         LUT4 (Prop_lut4_I2_O)        0.124     8.604 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[15]_i_2/O
                         net (fo=3, routed)           1.216     9.821    design_1_i/video_output/pixel_unpack/inst/ap_NS_fsm197_out
    SLICE_X83Y82         LUT6 (Prop_lut6_I3_O)        0.124     9.945 r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp4_iter0_i_1/O
                         net (fo=1, routed)           0.000     9.945    design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp4_iter0_i_1_n_0
    SLICE_X83Y82         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp4_iter0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612    15.080    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.541    15.012    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X83Y82         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp4_iter0_reg/C
                         clock pessimism              0.150    15.162    
                         clock uncertainty           -0.172    14.990    
    SLICE_X83Y82         FDRE (Setup_fdre_C_D)        0.029    15.019    design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp4_iter0_reg
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp2_iter0_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk_design_1_clk_wiz_0_0 rise@13.468ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.039ns  (logic 1.087ns (13.521%)  route 6.952ns (86.479%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 15.013 - 13.468 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806     1.806    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.719     1.722    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X84Y85         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.419     2.141 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=3, routed)           2.629     4.770    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_state2
    SLICE_X29Y98         LUT4 (Prop_lut4_I0_O)        0.296     5.066 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8/O
                         net (fo=1, routed)           0.754     5.820    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.944 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5/O
                         net (fo=3, routed)           0.992     6.936    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.060 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_2/O
                         net (fo=7, routed)           2.577     9.637    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_2_n_0
    SLICE_X81Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.761 r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp2_iter0_i_1/O
                         net (fo=1, routed)           0.000     9.761    design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp2_iter0_i_1_n_0
    SLICE_X81Y84         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp2_iter0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612    15.080    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.542    15.013    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X81Y84         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp2_iter0_reg/C
                         clock pessimism              0.114    15.127    
                         clock uncertainty           -0.172    14.955    
    SLICE_X81Y84         FDRE (Setup_fdre_C_D)        0.031    14.986    design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp2_iter0_reg
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk_design_1_clk_wiz_0_0 rise@13.468ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.005ns  (logic 1.087ns (13.579%)  route 6.918ns (86.421%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 15.015 - 13.468 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806     1.806    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.719     1.722    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X84Y85         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.419     2.141 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=3, routed)           2.629     4.770    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_state2
    SLICE_X29Y98         LUT4 (Prop_lut4_I0_O)        0.296     5.066 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8/O
                         net (fo=1, routed)           0.754     5.820    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.944 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5/O
                         net (fo=3, routed)           0.992     6.936    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.060 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_2/O
                         net (fo=7, routed)           2.543     9.603    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_2_n_0
    SLICE_X84Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.727 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_1/O
                         net (fo=1, routed)           0.000     9.727    design_1_i/video_output/pixel_unpack/inst/ap_NS_fsm[19]
    SLICE_X84Y85         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612    15.080    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.544    15.015    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X84Y85         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[19]/C
                         clock pessimism              0.175    15.190    
                         clock uncertainty           -0.172    15.018    
    SLICE_X84Y85         FDRE (Setup_fdre_C_D)        0.029    15.047    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[19]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk_design_1_clk_wiz_0_0 rise@13.468ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 1.087ns (13.616%)  route 6.896ns (86.384%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 15.014 - 13.468 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806     1.806    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.719     1.722    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X84Y85         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.419     2.141 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=3, routed)           2.629     4.770    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_state2
    SLICE_X29Y98         LUT4 (Prop_lut4_I0_O)        0.296     5.066 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8/O
                         net (fo=1, routed)           0.754     5.820    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.944 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5/O
                         net (fo=3, routed)           0.992     6.936    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.060 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_2/O
                         net (fo=7, routed)           2.521     9.581    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_2_n_0
    SLICE_X82Y84         LUT6 (Prop_lut6_I2_O)        0.124     9.705 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     9.705    design_1_i/video_output/pixel_unpack/inst/ap_NS_fsm[2]
    SLICE_X82Y84         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612    15.080    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.543    15.014    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X82Y84         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.150    15.164    
                         clock uncertainty           -0.172    14.992    
    SLICE_X82Y84         FDRE (Setup_fdre_C_D)        0.077    15.069    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp3_iter0_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk_design_1_clk_wiz_0_0 rise@13.468ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 1.087ns (13.834%)  route 6.770ns (86.166%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 15.015 - 13.468 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806     1.806    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.719     1.722    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X84Y85         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.419     2.141 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=3, routed)           2.629     4.770    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_state2
    SLICE_X29Y98         LUT4 (Prop_lut4_I0_O)        0.296     5.066 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8/O
                         net (fo=1, routed)           0.754     5.820    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.944 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5/O
                         net (fo=3, routed)           0.808     6.752    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I5_O)        0.124     6.876 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_3/O
                         net (fo=3, routed)           2.579     9.455    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_3_n_0
    SLICE_X83Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.579 r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp3_iter0_i_1/O
                         net (fo=1, routed)           0.000     9.579    design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp3_iter0_i_1_n_0
    SLICE_X83Y86         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp3_iter0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612    15.080    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.544    15.015    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp3_iter0_reg/C
                         clock pessimism              0.150    15.165    
                         clock uncertainty           -0.172    14.993    
    SLICE_X83Y86         FDRE (Setup_fdre_C_D)        0.031    15.024    design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp3_iter0_reg
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk_design_1_clk_wiz_0_0 rise@13.468ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 1.087ns (14.231%)  route 6.551ns (85.769%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 15.013 - 13.468 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806     1.806    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.719     1.722    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X84Y85         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.419     2.141 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=3, routed)           2.629     4.770    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_state2
    SLICE_X29Y98         LUT4 (Prop_lut4_I0_O)        0.296     5.066 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8/O
                         net (fo=1, routed)           0.754     5.820    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.944 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5/O
                         net (fo=3, routed)           0.992     6.936    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.060 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_2/O
                         net (fo=7, routed)           2.176     9.236    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_2_n_0
    SLICE_X81Y84         LUT6 (Prop_lut6_I4_O)        0.124     9.360 r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, routed)           0.000     9.360    design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp0_iter1_i_1_n_0
    SLICE_X81Y84         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612    15.080    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.542    15.013    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X81Y84         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.114    15.127    
                         clock uncertainty           -0.172    14.955    
    SLICE_X81Y84         FDRE (Setup_fdre_C_D)        0.031    14.986    design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp0_iter0_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk_design_1_clk_wiz_0_0 rise@13.468ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 1.087ns (14.239%)  route 6.547ns (85.761%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 15.013 - 13.468 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806     1.806    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.719     1.722    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X84Y85         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.419     2.141 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=3, routed)           2.629     4.770    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm_state2
    SLICE_X29Y98         LUT4 (Prop_lut4_I0_O)        0.296     5.066 f  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8/O
                         net (fo=1, routed)           0.754     5.820    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_8_n_0
    SLICE_X29Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.944 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5/O
                         net (fo=3, routed)           0.992     6.936    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_5_n_0
    SLICE_X28Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.060 r  design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_2/O
                         net (fo=7, routed)           2.172     9.232    design_1_i/video_output/pixel_unpack/inst/ap_CS_fsm[19]_i_2_n_0
    SLICE_X81Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.356 r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp0_iter0_i_1/O
                         net (fo=1, routed)           0.000     9.356    design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp0_iter0_i_1_n_0
    SLICE_X81Y84         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp0_iter0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612    15.080    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.542    15.013    design_1_i/video_output/pixel_unpack/inst/ap_clk
    SLICE_X81Y84         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp0_iter0_reg/C
                         clock pessimism              0.114    15.127    
                         clock uncertainty           -0.172    14.955    
    SLICE_X81Y84         FDRE (Setup_fdre_C_D)        0.029    14.984    design_1_i/video_output/pixel_unpack/inst/ap_enable_reg_pp0_iter0_reg
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.599%)  route 0.182ns (56.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.690     0.692    design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X91Y105        FDRE                                         r  design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y105        FDRE (Prop_fdre_C_Q)         0.141     0.833 r  design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=8, routed)           0.182     1.016    design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[7]
    RAMB18_X4Y42         RAMB18E1                                     r  design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.006     1.008    design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y42         RAMB18E1                                     r  design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.258     0.751    
    RAMB18_X4Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.934    design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.549     0.551    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X45Y79         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8]/Q
                         net (fo=1, routed)           0.056     0.748    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig[8]
    SLICE_X45Y79         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.815     0.817    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X45Y79         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]/C
                         clock pessimism             -0.266     0.551    
    SLICE_X45Y79         FDRE (Hold_fdre_C_D)         0.078     0.629    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.547     0.549    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/m_axis_mm2s_aclk
    SLICE_X53Y81         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/Q
                         net (fo=1, routed)           0.056     0.746    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/srst_d4
    SLICE_X53Y81         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.813     0.815    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/m_axis_mm2s_aclk
    SLICE_X53Y81         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                         clock pessimism             -0.266     0.549    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.078     0.627    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.549     0.551    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X45Y79         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4]/Q
                         net (fo=1, routed)           0.056     0.748    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig[4]
    SLICE_X45Y79         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.815     0.817    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X45Y79         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]/C
                         clock pessimism             -0.266     0.551    
    SLICE_X45Y79         FDRE (Hold_fdre_C_D)         0.076     0.627    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.807%)  route 0.242ns (63.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.689     0.691    design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X93Y107        FDRE                                         r  design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y107        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]/Q
                         net (fo=8, routed)           0.242     1.074    design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[9]
    RAMB18_X4Y42         RAMB18E1                                     r  design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.005     1.007    design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X4Y42         RAMB18E1                                     r  design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.238     0.770    
    RAMB18_X4Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.953    design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.549     0.551    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X45Y79         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]/Q
                         net (fo=1, routed)           0.056     0.748    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig[11]
    SLICE_X45Y79         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.815     0.817    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X45Y79         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]/C
                         clock pessimism             -0.266     0.551    
    SLICE_X45Y79         FDRE (Hold_fdre_C_D)         0.075     0.626    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.567     0.569    design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/m_axis_mm2s_aclk
    SLICE_X57Y76         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.766    design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/s_level_out_d1_cdc_to
    SLICE_X57Y76         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.834     0.836    design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/m_axis_mm2s_aclk
    SLICE_X57Y76         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.267     0.569    
    SLICE_X57Y76         FDRE (Hold_fdre_C_D)         0.075     0.644    design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.547     0.549    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_mm2s_aclk
    SLICE_X53Y81         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.746    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/s_level_out_d1_cdc_to
    SLICE_X53Y81         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.813     0.815    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_mm2s_aclk
    SLICE_X53Y81         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.266     0.549    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.075     0.624    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.551     0.553    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X43Y81         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12]/Q
                         net (fo=1, routed)           0.056     0.750    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/crnt_vsize_cdc_tig[12]
    SLICE_X43Y81         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.817     0.819    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X43Y81         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X43Y81         FDRE (Hold_fdre_C_D)         0.075     0.628    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.544     0.546    design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/m_axis_mm2s_aclk
    SLICE_X53Y77         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     0.687 r  design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.743    design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/s_level_out_d1_cdc_to
    SLICE_X53Y77         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.809     0.811    design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/m_axis_mm2s_aclk
    SLICE_X53Y77         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.265     0.546    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.075     0.621    design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X4Y20     design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X4Y42     design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         13.468      10.892     RAMB36_X3Y11     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X4Y20     design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB18_X4Y42     design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    design_1_i/video_output/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    design_1_i/video_output/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    design_1_i/video_output/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    design_1_i/video_output/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X54Y60     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X54Y60     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X53Y81     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X53Y81     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X53Y81     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X53Y81     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X53Y81     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X53Y77     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X53Y81     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X53Y81     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X54Y60     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X54Y60     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X58Y79     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X58Y79     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X57Y80     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X58Y79     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X59Y80     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X61Y80     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X59Y80     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X61Y80     design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/video_output/rgb2dvi/U0/SerialClk
  To Clock:  design_1_i/video_output/rgb2dvi/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/video_output/rgb2dvi/U0/SerialClk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { design_1_i/video_output/rgb2dvi/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.694       1.027      OLOGIC_X1Y128  design_1_i/video_output/rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.694       1.027      OLOGIC_X1Y127  design_1_i/video_output/rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.694       1.027      OLOGIC_X1Y126  design_1_i/video_output/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.694       1.027      OLOGIC_X1Y125  design_1_i/video_output/rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.694       1.027      OLOGIC_X1Y130  design_1_i/video_output/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.694       1.027      OLOGIC_X1Y129  design_1_i/video_output/rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.694       1.027      OLOGIC_X1Y122  design_1_i/video_output/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.694       1.027      OLOGIC_X1Y121  design_1_i/video_output/rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sclk_design_1_clk_wiz_0_0
  To Clock:  sclk_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    design_1_i/video_output/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      998.475ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.475ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.480ns  (logic 0.456ns (30.807%)  route 1.024ns (69.193%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y24         FDRE                         0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X91Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.024     1.480    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X90Y14         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X90Y14         FDRE (Setup_fdre_C_D)       -0.045   999.955    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                998.475    

Slack (MET) :             998.504ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.274ns  (logic 0.419ns (32.877%)  route 0.855ns (67.123%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y24         FDRE                         0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X91Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.855     1.274    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X90Y14         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X90Y14         FDRE (Setup_fdre_C_D)       -0.222   999.778    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.778    
                         arrival time                          -1.274    
  -------------------------------------------------------------------
                         slack                                998.504    

Slack (MET) :             998.534ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.201ns  (logic 0.419ns (34.901%)  route 0.782ns (65.099%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y24         FDRE                         0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X91Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.782     1.201    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X91Y14         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X91Y14         FDRE (Setup_fdre_C_D)       -0.265   999.735    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -1.201    
  -------------------------------------------------------------------
                         slack                                998.534    

Slack (MET) :             998.655ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.249ns  (logic 0.456ns (36.495%)  route 0.793ns (63.505%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y24         FDRE                         0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X91Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.793     1.249    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X91Y14         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X91Y14         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                998.655    

Slack (MET) :             998.701ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.083ns  (logic 0.478ns (44.128%)  route 0.605ns (55.872%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y23         FDRE                         0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X90Y23         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.605     1.083    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X92Y22         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X92Y22         FDRE (Setup_fdre_C_D)       -0.216   999.784    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.784    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                998.701    

Slack (MET) :             998.702ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.080ns  (logic 0.419ns (38.807%)  route 0.661ns (61.193%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y24         FDRE                         0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X91Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.661     1.080    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X92Y19         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X92Y19         FDRE (Setup_fdre_C_D)       -0.218   999.782    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                998.702    

Slack (MET) :             998.754ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.153ns  (logic 0.518ns (44.926%)  route 0.635ns (55.074%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y23         FDRE                         0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X90Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.635     1.153    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X91Y16         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X91Y16         FDRE (Setup_fdre_C_D)       -0.093   999.907    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.153    
  -------------------------------------------------------------------
                         slack                                998.754    

Slack (MET) :             998.760ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.145ns  (logic 0.456ns (39.810%)  route 0.689ns (60.190%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y24         FDRE                         0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X91Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.689     1.145    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X91Y16         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X91Y16         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                998.760    

Slack (MET) :             998.803ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.150ns  (logic 0.456ns (39.637%)  route 0.694ns (60.363%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y24         FDRE                         0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X91Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.694     1.150    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X92Y19         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X92Y19         FDRE (Setup_fdre_C_D)       -0.047   999.953    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                998.803    

Slack (MET) :             998.878ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.900ns  (logic 0.419ns (46.581%)  route 0.481ns (53.419%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y24         FDRE                         0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X91Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.481     0.900    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X92Y22         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X92Y22         FDRE (Setup_fdre_C_D)       -0.222   999.778    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.778    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                998.878    





---------------------------------------------------------------------------------------------------
From Clock:  pclk_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :           32  Failing Endpoints,  Worst Slack       -3.100ns,  Total Violation      -89.029ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.100ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@2330.000ns - pclk_design_1_clk_wiz_0_0 rise@2329.966ns)
  Data Path Delay:        3.352ns  (logic 0.478ns (14.261%)  route 2.874ns (85.739%))
  Logic Levels:           0  
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 2332.703 - 2330.000 ) 
    Source Clock Delay      (SCD):    1.699ns = ( 2331.665 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   2329.966  2329.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2329.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806  2331.772    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  2327.979 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2329.868    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2329.969 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.696  2331.665    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y89         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.478  2332.143 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[5]/Q
                         net (fo=3, routed)           2.874  2335.017    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[5]
    SLICE_X29Y92         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2330.000  2330.000 r  
    PS7_X0Y0             PS7                          0.000  2330.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2331.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2331.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.524  2332.703    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X29Y92         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[5]/C
                         clock pessimism              0.000  2332.703    
                         clock uncertainty           -0.552  2332.151    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)       -0.234  2331.917    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[5]
  -------------------------------------------------------------------
                         required time                       2331.917    
                         arrival time                       -2335.017    
  -------------------------------------------------------------------
                         slack                                 -3.100    

Slack (VIOLATED) :        -3.097ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@2330.000ns - pclk_design_1_clk_wiz_0_0 rise@2329.966ns)
  Data Path Delay:        3.556ns  (logic 0.518ns (14.566%)  route 3.038ns (85.434%))
  Logic Levels:           0  
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 2332.705 - 2330.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 2331.666 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   2329.966  2329.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2329.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806  2331.772    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  2327.979 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2329.868    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2329.969 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.697  2331.666    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y91         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.518  2332.184 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[26]/Q
                         net (fo=3, routed)           3.038  2335.223    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[26]
    SLICE_X30Y98         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2330.000  2330.000 r  
    PS7_X0Y0             PS7                          0.000  2330.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2331.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2331.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.526  2332.705    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X30Y98         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[26]/C
                         clock pessimism              0.000  2332.705    
                         clock uncertainty           -0.552  2332.153    
    SLICE_X30Y98         FDRE (Setup_fdre_C_D)       -0.028  2332.125    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[26]
  -------------------------------------------------------------------
                         required time                       2332.125    
                         arrival time                       -2335.222    
  -------------------------------------------------------------------
                         slack                                 -3.097    

Slack (VIOLATED) :        -3.087ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@2330.000ns - pclk_design_1_clk_wiz_0_0 rise@2329.966ns)
  Data Path Delay:        3.335ns  (logic 0.478ns (14.334%)  route 2.857ns (85.666%))
  Logic Levels:           0  
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 2332.705 - 2330.000 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 2331.666 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   2329.966  2329.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2329.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806  2331.772    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  2327.979 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2329.868    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2329.969 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.697  2331.666    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y91         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.478  2332.144 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[29]/Q
                         net (fo=3, routed)           2.857  2335.001    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[29]
    SLICE_X31Y98         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2330.000  2330.000 r  
    PS7_X0Y0             PS7                          0.000  2330.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2331.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2331.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.526  2332.705    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X31Y98         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[29]/C
                         clock pessimism              0.000  2332.705    
                         clock uncertainty           -0.552  2332.153    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)       -0.239  2331.914    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[29]
  -------------------------------------------------------------------
                         required time                       2331.914    
                         arrival time                       -2335.001    
  -------------------------------------------------------------------
                         slack                                 -3.087    

Slack (VIOLATED) :        -3.074ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@2330.000ns - pclk_design_1_clk_wiz_0_0 rise@2329.966ns)
  Data Path Delay:        3.347ns  (logic 0.478ns (14.281%)  route 2.869ns (85.719%))
  Logic Levels:           0  
  Clock Path Skew:        1.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 2332.703 - 2330.000 ) 
    Source Clock Delay      (SCD):    1.701ns = ( 2331.667 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   2329.966  2329.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2329.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806  2331.772    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  2327.979 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2329.868    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2329.969 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.698  2331.667    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y96         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y96         FDRE (Prop_fdre_C_Q)         0.478  2332.145 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[7]/Q
                         net (fo=3, routed)           2.869  2335.014    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[7]
    SLICE_X29Y92         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2330.000  2330.000 r  
    PS7_X0Y0             PS7                          0.000  2330.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2331.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2331.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.524  2332.703    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X29Y92         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000  2332.703    
                         clock uncertainty           -0.552  2332.151    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)       -0.211  2331.940    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                       2331.940    
                         arrival time                       -2335.014    
  -------------------------------------------------------------------
                         slack                                 -3.074    

Slack (VIOLATED) :        -3.038ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@2330.000ns - pclk_design_1_clk_wiz_0_0 rise@2329.966ns)
  Data Path Delay:        3.424ns  (logic 0.518ns (15.128%)  route 2.906ns (84.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 2332.700 - 2330.000 ) 
    Source Clock Delay      (SCD):    1.701ns = ( 2331.667 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   2329.966  2329.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2329.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806  2331.772    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  2327.979 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2329.868    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2329.969 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.698  2331.667    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.518  2332.185 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[10]/Q
                         net (fo=3, routed)           2.906  2335.092    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[10]
    SLICE_X27Y93         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2330.000  2330.000 r  
    PS7_X0Y0             PS7                          0.000  2330.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2331.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2331.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.521  2332.700    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X27Y93         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[10]/C
                         clock pessimism              0.000  2332.700    
                         clock uncertainty           -0.552  2332.148    
    SLICE_X27Y93         FDRE (Setup_fdre_C_D)       -0.095  2332.053    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                       2332.053    
                         arrival time                       -2335.092    
  -------------------------------------------------------------------
                         slack                                 -3.038    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@2330.000ns - pclk_design_1_clk_wiz_0_0 rise@2329.966ns)
  Data Path Delay:        3.430ns  (logic 0.518ns (15.104%)  route 2.912ns (84.896%))
  Logic Levels:           0  
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 2332.703 - 2330.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 2331.664 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   2329.966  2329.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2329.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806  2331.772    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  2327.979 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2329.868    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2329.969 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.695  2331.664    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y88         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_fdre_C_Q)         0.518  2332.182 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[2]/Q
                         net (fo=3, routed)           2.912  2335.094    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[2]
    SLICE_X29Y92         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2330.000  2330.000 r  
    PS7_X0Y0             PS7                          0.000  2330.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2331.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2331.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.524  2332.703    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X29Y92         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000  2332.703    
                         clock uncertainty           -0.552  2332.151    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)       -0.093  2332.058    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                       2332.058    
                         arrival time                       -2335.094    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -3.005ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@2330.000ns - pclk_design_1_clk_wiz_0_0 rise@2329.966ns)
  Data Path Delay:        3.443ns  (logic 0.518ns (15.047%)  route 2.925ns (84.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 2332.700 - 2330.000 ) 
    Source Clock Delay      (SCD):    1.701ns = ( 2331.667 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   2329.966  2329.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2329.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806  2331.772    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  2327.979 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2329.868    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2329.969 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.698  2331.667    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.518  2332.185 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[8]/Q
                         net (fo=3, routed)           2.925  2335.110    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[8]
    SLICE_X27Y93         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2330.000  2330.000 r  
    PS7_X0Y0             PS7                          0.000  2330.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2331.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2331.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.521  2332.700    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X27Y93         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[8]/C
                         clock pessimism              0.000  2332.700    
                         clock uncertainty           -0.552  2332.148    
    SLICE_X27Y93         FDRE (Setup_fdre_C_D)       -0.043  2332.105    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[8]
  -------------------------------------------------------------------
                         required time                       2332.105    
                         arrival time                       -2335.110    
  -------------------------------------------------------------------
                         slack                                 -3.005    

Slack (VIOLATED) :        -2.988ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@2330.000ns - pclk_design_1_clk_wiz_0_0 rise@2329.966ns)
  Data Path Delay:        3.206ns  (logic 0.478ns (14.911%)  route 2.728ns (85.089%))
  Logic Levels:           0  
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 2332.703 - 2330.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 2331.664 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   2329.966  2329.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2329.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806  2331.772    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  2327.979 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2329.868    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2329.969 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.695  2331.664    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y88         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_fdre_C_Q)         0.478  2332.142 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[3]/Q
                         net (fo=3, routed)           2.728  2334.870    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[3]
    SLICE_X29Y92         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2330.000  2330.000 r  
    PS7_X0Y0             PS7                          0.000  2330.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2331.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2331.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.524  2332.703    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X29Y92         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000  2332.703    
                         clock uncertainty           -0.552  2332.151    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)       -0.269  2331.882    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                       2331.882    
                         arrival time                       -2334.870    
  -------------------------------------------------------------------
                         slack                                 -2.988    

Slack (VIOLATED) :        -2.963ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@2330.000ns - pclk_design_1_clk_wiz_0_0 rise@2329.966ns)
  Data Path Delay:        3.236ns  (logic 0.478ns (14.771%)  route 2.758ns (85.229%))
  Logic Levels:           0  
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 2332.703 - 2330.000 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 2331.664 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   2329.966  2329.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2329.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806  2331.772    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  2327.979 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2329.868    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2329.969 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.695  2331.664    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y88         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_fdre_C_Q)         0.478  2332.142 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[6]/Q
                         net (fo=3, routed)           2.758  2334.900    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[6]
    SLICE_X29Y92         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2330.000  2330.000 r  
    PS7_X0Y0             PS7                          0.000  2330.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2331.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2331.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.524  2332.703    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X29Y92         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[6]/C
                         clock pessimism              0.000  2332.703    
                         clock uncertainty           -0.552  2332.151    
    SLICE_X29Y92         FDRE (Setup_fdre_C_D)       -0.214  2331.937    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                       2331.937    
                         arrival time                       -2334.900    
  -------------------------------------------------------------------
                         slack                                 -2.963    

Slack (VIOLATED) :        -2.952ns  (required time - arrival time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@2330.000ns - pclk_design_1_clk_wiz_0_0 rise@2329.966ns)
  Data Path Delay:        3.164ns  (logic 0.478ns (15.109%)  route 2.686ns (84.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 2332.700 - 2330.000 ) 
    Source Clock Delay      (SCD):    1.701ns = ( 2331.667 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   2329.966  2329.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2329.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806  2331.772    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  2327.979 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2329.868    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2329.969 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.698  2331.667    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.478  2332.145 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[13]/Q
                         net (fo=3, routed)           2.686  2334.831    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[13]
    SLICE_X27Y93         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2330.000  2330.000 r  
    PS7_X0Y0             PS7                          0.000  2330.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2331.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2331.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.521  2332.700    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X27Y93         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[13]/C
                         clock pessimism              0.000  2332.700    
                         clock uncertainty           -0.552  2332.148    
    SLICE_X27Y93         FDRE (Setup_fdre_C_D)       -0.269  2331.879    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[13]
  -------------------------------------------------------------------
                         required time                       2331.879    
                         arrival time                       -2334.831    
  -------------------------------------------------------------------
                         slack                                 -2.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.148ns (11.017%)  route 1.195ns (88.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.574     0.576    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y91         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.148     0.724 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[27]/Q
                         net (fo=3, routed)           1.195     1.919    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[27]
    SLICE_X30Y98         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.845     1.211    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X30Y98         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[27]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.552     1.763    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.010     1.773    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.164ns (11.720%)  route 1.235ns (88.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.573     0.575    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y89         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.164     0.739 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[16]/Q
                         net (fo=3, routed)           1.235     1.974    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[16]
    SLICE_X31Y97         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.845     1.211    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X31Y97         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[16]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.552     1.763    
    SLICE_X31Y97         FDRE (Hold_fdre_C_D)         0.057     1.820    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.148ns (10.945%)  route 1.204ns (89.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.574     0.576    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y92         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.148     0.724 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[21]/Q
                         net (fo=3, routed)           1.204     1.928    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[21]
    SLICE_X31Y97         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.845     1.211    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X31Y97         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[21]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.552     1.763    
    SLICE_X31Y97         FDRE (Hold_fdre_C_D)         0.007     1.770    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.164ns (11.620%)  route 1.247ns (88.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.574     0.576    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y92         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.164     0.740 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[19]/Q
                         net (fo=3, routed)           1.247     1.987    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[19]
    SLICE_X31Y97         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.845     1.211    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X31Y97         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[19]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.552     1.763    
    SLICE_X31Y97         FDRE (Hold_fdre_C_D)         0.059     1.822    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.148ns (10.655%)  route 1.241ns (89.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.573     0.575    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y89         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDRE (Prop_fdre_C_Q)         0.148     0.723 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[31]/Q
                         net (fo=3, routed)           1.241     1.964    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[31]
    SLICE_X31Y98         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.845     1.211    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X31Y98         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[31]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.552     1.763    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.024     1.787    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.148ns (10.728%)  route 1.232ns (89.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.575     0.577    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.148     0.725 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[15]/Q
                         net (fo=3, routed)           1.232     1.956    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[15]
    SLICE_X27Y93         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.843     1.209    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X27Y93         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[15]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.552     1.761    
    SLICE_X27Y93         FDRE (Hold_fdre_C_D)         0.018     1.779    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.148ns (10.857%)  route 1.215ns (89.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.574     0.576    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y91         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.148     0.724 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[20]/Q
                         net (fo=3, routed)           1.215     1.939    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[20]
    SLICE_X31Y97         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.845     1.211    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X31Y97         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[20]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.552     1.763    
    SLICE_X31Y97         FDRE (Hold_fdre_C_D)        -0.002     1.761    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.164ns (11.583%)  route 1.252ns (88.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.573     0.575    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y88         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_fdre_C_Q)         0.164     0.739 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[0]/Q
                         net (fo=3, routed)           1.252     1.991    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[0]
    SLICE_X29Y92         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.843     1.209    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X29Y92         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.552     1.761    
    SLICE_X29Y92         FDRE (Hold_fdre_C_D)         0.046     1.807    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.164ns (11.561%)  route 1.255ns (88.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.574     0.576    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y91         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.164     0.740 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[22]/Q
                         net (fo=3, routed)           1.255     1.994    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[22]
    SLICE_X31Y98         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.845     1.211    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X31Y98         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[22]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.552     1.763    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.047     1.810    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.164ns (11.555%)  route 1.255ns (88.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.575     0.577    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y94         FDRE (Prop_fdre_C_Q)         0.164     0.741 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[12]/Q
                         net (fo=3, routed)           1.255     1.996    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/Q[12]
    SLICE_X27Y93         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.843     1.209    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/control
    SLICE_X27Y93         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[12]/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.552     1.761    
    SLICE_X27Y93         FDRE (Hold_fdre_C_D)         0.047     1.808    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  pclk_design_1_clk_wiz_0_0

Setup :           96  Failing Endpoints,  Worst Slack       -5.723ns,  Total Violation     -477.413ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.723ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pclk_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.532ns  (logic 1.706ns (48.297%)  route 1.826ns (51.703%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 1671.560 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 1673.031 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.737  1673.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334  1674.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.776  1675.140    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.264 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.175  1675.440    design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.564 r  design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.179  1675.743    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WVALID
    SLICE_X26Y92         LUT2 (Prop_lut2_I0_O)        0.124  1675.867 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[31]_i_2/O
                         net (fo=32, routed)          0.697  1676.563    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode0
    SLICE_X26Y96         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612  1671.646    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.524  1671.560    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y96         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[1]/C
                         clock pessimism              0.000  1671.560    
                         clock uncertainty           -0.552  1671.009    
    SLICE_X26Y96         FDRE (Setup_fdre_C_CE)      -0.169  1670.840    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[1]
  -------------------------------------------------------------------
                         required time                       1670.840    
                         arrival time                       -1676.563    
  -------------------------------------------------------------------
                         slack                                 -5.723    

Slack (VIOLATED) :        -5.723ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pclk_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.532ns  (logic 1.706ns (48.297%)  route 1.826ns (51.703%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 1671.560 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 1673.031 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.737  1673.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334  1674.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.776  1675.140    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.264 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.175  1675.440    design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.564 r  design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.179  1675.743    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WVALID
    SLICE_X26Y92         LUT2 (Prop_lut2_I0_O)        0.124  1675.867 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[31]_i_2/O
                         net (fo=32, routed)          0.697  1676.563    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode0
    SLICE_X26Y96         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612  1671.646    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.524  1671.560    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y96         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[7]/C
                         clock pessimism              0.000  1671.560    
                         clock uncertainty           -0.552  1671.009    
    SLICE_X26Y96         FDRE (Setup_fdre_C_CE)      -0.169  1670.840    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[7]
  -------------------------------------------------------------------
                         required time                       1670.840    
                         arrival time                       -1676.563    
  -------------------------------------------------------------------
                         slack                                 -5.723    

Slack (VIOLATED) :        -5.689ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pclk_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.495ns  (logic 1.706ns (48.806%)  route 1.789ns (51.194%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 1671.557 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 1673.031 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.737  1673.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334  1674.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.776  1675.140    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.264 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.175  1675.440    design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.564 r  design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.179  1675.743    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WVALID
    SLICE_X26Y92         LUT2 (Prop_lut2_I0_O)        0.124  1675.867 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[31]_i_2/O
                         net (fo=32, routed)          0.660  1676.526    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode0
    SLICE_X26Y88         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612  1671.646    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.521  1671.557    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y88         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[0]/C
                         clock pessimism              0.000  1671.557    
                         clock uncertainty           -0.552  1671.006    
    SLICE_X26Y88         FDRE (Setup_fdre_C_CE)      -0.169  1670.837    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[0]
  -------------------------------------------------------------------
                         required time                       1670.837    
                         arrival time                       -1676.526    
  -------------------------------------------------------------------
                         slack                                 -5.689    

Slack (VIOLATED) :        -5.689ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pclk_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.495ns  (logic 1.706ns (48.806%)  route 1.789ns (51.194%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 1671.557 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 1673.031 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.737  1673.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334  1674.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.776  1675.140    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.264 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.175  1675.440    design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.564 r  design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.179  1675.743    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WVALID
    SLICE_X26Y92         LUT2 (Prop_lut2_I0_O)        0.124  1675.867 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[31]_i_2/O
                         net (fo=32, routed)          0.660  1676.526    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode0
    SLICE_X26Y88         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612  1671.646    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.521  1671.557    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y88         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[2]/C
                         clock pessimism              0.000  1671.557    
                         clock uncertainty           -0.552  1671.006    
    SLICE_X26Y88         FDRE (Setup_fdre_C_CE)      -0.169  1670.837    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[2]
  -------------------------------------------------------------------
                         required time                       1670.837    
                         arrival time                       -1676.526    
  -------------------------------------------------------------------
                         slack                                 -5.689    

Slack (VIOLATED) :        -5.689ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pclk_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.495ns  (logic 1.706ns (48.806%)  route 1.789ns (51.194%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 1671.557 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 1673.031 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.737  1673.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334  1674.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.776  1675.140    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.264 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.175  1675.440    design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.564 r  design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.179  1675.743    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WVALID
    SLICE_X26Y92         LUT2 (Prop_lut2_I0_O)        0.124  1675.867 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[31]_i_2/O
                         net (fo=32, routed)          0.660  1676.526    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode0
    SLICE_X26Y88         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612  1671.646    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.521  1671.557    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y88         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[3]/C
                         clock pessimism              0.000  1671.557    
                         clock uncertainty           -0.552  1671.006    
    SLICE_X26Y88         FDRE (Setup_fdre_C_CE)      -0.169  1670.837    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[3]
  -------------------------------------------------------------------
                         required time                       1670.837    
                         arrival time                       -1676.526    
  -------------------------------------------------------------------
                         slack                                 -5.689    

Slack (VIOLATED) :        -5.689ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pclk_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.495ns  (logic 1.706ns (48.806%)  route 1.789ns (51.194%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 1671.557 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 1673.031 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.737  1673.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334  1674.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.776  1675.140    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.264 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.175  1675.440    design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.564 r  design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.179  1675.743    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WVALID
    SLICE_X26Y92         LUT2 (Prop_lut2_I0_O)        0.124  1675.867 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[31]_i_2/O
                         net (fo=32, routed)          0.660  1676.526    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode0
    SLICE_X26Y88         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612  1671.646    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.521  1671.557    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y88         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[6]/C
                         clock pessimism              0.000  1671.557    
                         clock uncertainty           -0.552  1671.006    
    SLICE_X26Y88         FDRE (Setup_fdre_C_CE)      -0.169  1670.837    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[6]
  -------------------------------------------------------------------
                         required time                       1670.837    
                         arrival time                       -1676.526    
  -------------------------------------------------------------------
                         slack                                 -5.689    

Slack (VIOLATED) :        -5.582ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pclk_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.391ns  (logic 1.706ns (50.306%)  route 1.685ns (49.694%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 1671.560 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 1673.031 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.737  1673.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334  1674.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.776  1675.140    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.264 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.175  1675.440    design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.564 r  design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.179  1675.743    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WVALID
    SLICE_X26Y92         LUT2 (Prop_lut2_I0_O)        0.124  1675.867 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[31]_i_2/O
                         net (fo=32, routed)          0.556  1676.422    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode0
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612  1671.646    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.524  1671.560    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[10]/C
                         clock pessimism              0.000  1671.560    
                         clock uncertainty           -0.552  1671.009    
    SLICE_X26Y94         FDRE (Setup_fdre_C_CE)      -0.169  1670.840    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[10]
  -------------------------------------------------------------------
                         required time                       1670.840    
                         arrival time                       -1676.422    
  -------------------------------------------------------------------
                         slack                                 -5.582    

Slack (VIOLATED) :        -5.582ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pclk_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.391ns  (logic 1.706ns (50.306%)  route 1.685ns (49.694%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 1671.560 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 1673.031 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.737  1673.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334  1674.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.776  1675.140    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.264 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.175  1675.440    design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.564 r  design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.179  1675.743    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WVALID
    SLICE_X26Y92         LUT2 (Prop_lut2_I0_O)        0.124  1675.867 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[31]_i_2/O
                         net (fo=32, routed)          0.556  1676.422    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode0
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612  1671.646    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.524  1671.560    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[11]/C
                         clock pessimism              0.000  1671.560    
                         clock uncertainty           -0.552  1671.009    
    SLICE_X26Y94         FDRE (Setup_fdre_C_CE)      -0.169  1670.840    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[11]
  -------------------------------------------------------------------
                         required time                       1670.840    
                         arrival time                       -1676.422    
  -------------------------------------------------------------------
                         slack                                 -5.582    

Slack (VIOLATED) :        -5.582ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pclk_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.391ns  (logic 1.706ns (50.306%)  route 1.685ns (49.694%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 1671.560 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 1673.031 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.737  1673.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334  1674.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.776  1675.140    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.264 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.175  1675.440    design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.564 r  design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.179  1675.743    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WVALID
    SLICE_X26Y92         LUT2 (Prop_lut2_I0_O)        0.124  1675.867 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[31]_i_2/O
                         net (fo=32, routed)          0.556  1676.422    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode0
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612  1671.646    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.524  1671.560    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[12]/C
                         clock pessimism              0.000  1671.560    
                         clock uncertainty           -0.552  1671.009    
    SLICE_X26Y94         FDRE (Setup_fdre_C_CE)      -0.169  1670.840    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[12]
  -------------------------------------------------------------------
                         required time                       1670.840    
                         arrival time                       -1676.422    
  -------------------------------------------------------------------
                         slack                                 -5.582    

Slack (VIOLATED) :        -5.582ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (pclk_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        3.391ns  (logic 1.706ns (50.306%)  route 1.685ns (49.694%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 1671.560 - 1670.034 ) 
    Source Clock Delay      (SCD):    3.031ns = ( 1673.031 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.737  1673.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334  1674.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           0.776  1675.140    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.264 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[4]_INST_0/O
                         net (fo=5, routed)           0.175  1675.440    design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X26Y92         LUT5 (Prop_lut5_I3_O)        0.124  1675.564 r  design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.179  1675.743    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WVALID
    SLICE_X26Y92         LUT2 (Prop_lut2_I0_O)        0.124  1675.867 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[31]_i_2/O
                         net (fo=32, routed)          0.556  1676.422    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode0
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612  1671.646    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.524  1671.560    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[13]/C
                         clock pessimism              0.000  1671.560    
                         clock uncertainty           -0.552  1671.009    
    SLICE_X26Y94         FDRE (Setup_fdre_C_CE)      -0.169  1670.840    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[13]
  -------------------------------------------------------------------
                         required time                       1670.840    
                         arrival time                       -1676.422    
  -------------------------------------------------------------------
                         slack                                 -5.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.396ns (67.320%)  route 0.192ns (32.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=31, routed)          0.192     1.494    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[8]
    SLICE_X26Y94         LUT3 (Prop_lut3_I0_O)        0.045     1.539 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[8]_i_1/O
                         net (fo=1, routed)           0.000     1.539    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[8]_i_1_n_0
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.845     0.847    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[8]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.552     1.399    
    SLICE_X26Y94         FDRE (Hold_fdre_C_D)         0.121     1.520    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.400ns (66.348%)  route 0.203ns (33.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[15])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[15]
                         net (fo=22, routed)          0.203     1.504    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[15]
    SLICE_X26Y94         LUT3 (Prop_lut3_I0_O)        0.049     1.553 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[15]_i_1/O
                         net (fo=1, routed)           0.000     1.553    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[15]_i_1_n_0
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.845     0.847    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[15]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.552     1.399    
    SLICE_X26Y94         FDRE (Hold_fdre_C_D)         0.131     1.530    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.399ns (63.110%)  route 0.233ns (36.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=31, routed)          0.233     1.535    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[9]
    SLICE_X26Y94         LUT3 (Prop_lut3_I0_O)        0.048     1.583 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[9]_i_1/O
                         net (fo=1, routed)           0.000     1.583    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[9]_i_1_n_0
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.845     0.847    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[9]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.552     1.399    
    SLICE_X26Y94         FDRE (Hold_fdre_C_D)         0.131     1.530    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.396ns (61.122%)  route 0.252ns (38.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=26, routed)          0.252     1.553    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[14]
    SLICE_X26Y94         LUT3 (Prop_lut3_I0_O)        0.045     1.598 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[14]_i_1/O
                         net (fo=1, routed)           0.000     1.598    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[14]_i_1_n_0
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.845     0.847    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[14]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.552     1.399    
    SLICE_X26Y94         FDRE (Hold_fdre_C_D)         0.121     1.520    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.399ns (60.292%)  route 0.263ns (39.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[13])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[13]
                         net (fo=24, routed)          0.263     1.564    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[13]
    SLICE_X26Y94         LUT3 (Prop_lut3_I0_O)        0.048     1.612 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[13]_i_1/O
                         net (fo=1, routed)           0.000     1.612    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[13]_i_1_n_0
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.845     0.847    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[13]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.552     1.399    
    SLICE_X26Y94         FDRE (Hold_fdre_C_D)         0.131     1.530    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.396ns (60.769%)  route 0.256ns (39.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=22, routed)          0.256     1.557    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[10]
    SLICE_X26Y94         LUT3 (Prop_lut3_I0_O)        0.045     1.602 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[10]_i_1/O
                         net (fo=1, routed)           0.000     1.602    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[10]_i_1_n_0
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.845     0.847    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[10]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.552     1.399    
    SLICE_X26Y94         FDRE (Hold_fdre_C_D)         0.120     1.519    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.396ns (59.063%)  route 0.274ns (40.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=26, routed)          0.274     1.576    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[12]
    SLICE_X26Y94         LUT3 (Prop_lut3_I0_O)        0.045     1.621 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[12]_i_1/O
                         net (fo=1, routed)           0.000     1.621    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[12]_i_1_n_0
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.845     0.847    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y94         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[12]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.552     1.399    
    SLICE_X26Y94         FDRE (Hold_fdre_C_D)         0.121     1.520    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.399ns (55.646%)  route 0.318ns (44.354%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      0.350     1.300 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=34, routed)          0.318     1.618    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WSTRB[2]
    SLICE_X26Y91         LUT3 (Prop_lut3_I1_O)        0.049     1.667 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[23]_i_1/O
                         net (fo=1, routed)           0.000     1.667    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[23]_i_1_n_0
    SLICE_X26Y91         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.844     0.846    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y91         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[23]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.552     1.398    
    SLICE_X26Y91         FDRE (Hold_fdre_C_D)         0.131     1.529    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.395ns (55.397%)  route 0.318ns (44.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      0.350     1.300 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=34, routed)          0.318     1.618    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WSTRB[2]
    SLICE_X26Y91         LUT3 (Prop_lut3_I1_O)        0.045     1.663 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[22]_i_1/O
                         net (fo=1, routed)           0.000     1.663    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[22]_i_1_n_0
    SLICE_X26Y91         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.844     0.846    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y91         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[22]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.552     1.398    
    SLICE_X26Y91         FDRE (Hold_fdre_C_D)         0.121     1.519    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pclk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.399ns (53.507%)  route 0.347ns (46.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      0.351     1.301 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=15, routed)          0.347     1.648    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/s_axi_AXILiteS_WDATA[27]
    SLICE_X26Y91         LUT3 (Prop_lut3_I0_O)        0.048     1.696 r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[27]_i_1/O
                         net (fo=1, routed)           0.000     1.696    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode[27]_i_1_n_0
    SLICE_X26Y91         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.844     0.846    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_clk
    SLICE_X26Y91         FDRE                                         r  design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[27]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.552     1.398    
    SLICE_X26Y91         FDRE (Hold_fdre_C_D)         0.131     1.529    design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 0.718ns (11.596%)  route 5.474ns (88.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.695     2.989    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.419     3.408 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         3.610     7.018    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.299     7.317 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.864     9.181    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X83Y126        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.705    12.884    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X83Y126        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X83Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.454    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 0.718ns (11.596%)  route 5.474ns (88.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.695     2.989    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.419     3.408 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         3.610     7.018    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.299     7.317 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.864     9.181    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X83Y126        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.705    12.884    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X83Y126        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X83Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.454    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.317ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 0.718ns (11.596%)  route 5.474ns (88.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.695     2.989    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.419     3.408 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         3.610     7.018    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.299     7.317 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.864     9.181    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X82Y126        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.705    12.884    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X82Y126        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X82Y126        FDCE (Recov_fdce_C_CLR)     -0.361    12.498    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.317    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 0.718ns (11.596%)  route 5.474ns (88.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.695     2.989    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.419     3.408 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         3.610     7.018    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.299     7.317 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.864     9.181    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X82Y126        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.705    12.884    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X82Y126        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X82Y126        FDCE (Recov_fdce_C_CLR)     -0.319    12.540    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 0.718ns (11.596%)  route 5.474ns (88.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.695     2.989    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.419     3.408 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         3.610     7.018    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.299     7.317 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.864     9.181    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X82Y126        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.705    12.884    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X82Y126        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X82Y126        FDCE (Recov_fdce_C_CLR)     -0.319    12.540    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 0.718ns (11.596%)  route 5.474ns (88.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.695     2.989    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.419     3.408 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         3.610     7.018    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.299     7.317 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.864     9.181    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X82Y126        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.705    12.884    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X82Y126        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.129    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X82Y126        FDCE (Recov_fdce_C_CLR)     -0.319    12.540    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 0.718ns (12.092%)  route 5.220ns (87.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.695     2.989    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.419     3.408 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         3.610     7.018    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.299     7.317 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.610     8.927    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X81Y125        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.702    12.881    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X81Y125        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X81Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 0.718ns (12.092%)  route 5.220ns (87.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.695     2.989    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.419     3.408 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         3.610     7.018    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.299     7.317 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.610     8.927    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X81Y125        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.702    12.881    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X81Y125        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X81Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 0.718ns (12.092%)  route 5.220ns (87.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.695     2.989    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.419     3.408 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         3.610     7.018    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.299     7.317 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.610     8.927    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X81Y125        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.702    12.881    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X81Y125        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X81Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 0.718ns (12.092%)  route 5.220ns (87.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.695     2.989    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.419     3.408 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         3.610     7.018    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.299     7.317 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.610     8.927    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X81Y125        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.702    12.881    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X81Y125        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X81Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  3.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.312ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.226ns (8.811%)  route 2.339ns (91.189%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.573     0.909    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         1.698     2.734    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.832 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          0.641     3.474    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X81Y126        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.923     1.289    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X81Y126        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/C
                         clock pessimism             -0.035     1.254    
    SLICE_X81Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.162    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.316ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.226ns (8.796%)  route 2.343ns (91.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.573     0.909    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         1.698     2.734    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.832 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          0.646     3.478    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.923     1.289    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X80Y126        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/C
                         clock pessimism             -0.035     1.254    
    SLICE_X80Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.162    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           3.478    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.364ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.226ns (8.640%)  route 2.390ns (91.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.573     0.909    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         1.698     2.734    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.832 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          0.692     3.524    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X81Y125        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.922     1.288    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X81Y125        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/C
                         clock pessimism             -0.035     1.253    
    SLICE_X81Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.161    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.226ns (8.640%)  route 2.390ns (91.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.573     0.909    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         1.698     2.734    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.832 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          0.692     3.524    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X81Y125        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.922     1.288    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X81Y125        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/C
                         clock pessimism             -0.035     1.253    
    SLICE_X81Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.161    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.226ns (8.640%)  route 2.390ns (91.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.573     0.909    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         1.698     2.734    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.832 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          0.692     3.524    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X81Y125        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.922     1.288    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X81Y125        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/C
                         clock pessimism             -0.035     1.253    
    SLICE_X81Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.161    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.226ns (8.640%)  route 2.390ns (91.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.573     0.909    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         1.698     2.734    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.832 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          0.692     3.524    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X81Y125        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.922     1.288    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X81Y125        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/C
                         clock pessimism             -0.035     1.253    
    SLICE_X81Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.161    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.439ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.226ns (8.316%)  route 2.492ns (91.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.573     0.909    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         1.698     2.734    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.832 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          0.794     3.626    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X82Y126        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.923     1.289    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X82Y126        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.035     1.254    
    SLICE_X82Y126        FDCE (Remov_fdce_C_CLR)     -0.067     1.187    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.439ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.226ns (8.316%)  route 2.492ns (91.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.573     0.909    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         1.698     2.734    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.832 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          0.794     3.626    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X82Y126        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.923     1.289    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X82Y126        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.035     1.254    
    SLICE_X82Y126        FDCE (Remov_fdce_C_CLR)     -0.067     1.187    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.439ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.226ns (8.316%)  route 2.492ns (91.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.573     0.909    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         1.698     2.734    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.832 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          0.794     3.626    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X82Y126        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.923     1.289    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X82Y126        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.035     1.254    
    SLICE_X82Y126        FDCE (Remov_fdce_C_CLR)     -0.067     1.187    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.439ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.226ns (8.316%)  route 2.492ns (91.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.573     0.909    design_1_i/proc_sys_reset_100m/U0/slowest_sync_clk
    SLICE_X27Y96         FDRE                                         r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/proc_sys_reset_100m/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=283, routed)         1.698     2.734    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X90Y110        LUT1 (Prop_lut1_I0_O)        0.098     2.832 f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          0.794     3.626    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X82Y126        FDCE                                         f  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.923     1.289    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X82Y126        FDCE                                         r  design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.035     1.254    
    SLICE_X82Y126        FDCE (Remov_fdce_C_CLR)     -0.067     1.187    design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  2.439    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pclk_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.644ns,  Total Violation       -4.644ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.644ns  (required time - arrival time)
  Source:                 design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@2330.000ns - pclk_design_1_clk_wiz_0_0 rise@2329.966ns)
  Data Path Delay:        2.801ns  (logic 0.716ns (25.567%)  route 2.085ns (74.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 2332.757 - 2330.000 ) 
    Source Clock Delay      (SCD):    1.715ns = ( 2331.681 - 2329.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   2329.966  2329.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  2329.966 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806  2331.772    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793  2327.979 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2329.868    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  2329.969 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.712  2331.681    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/m_axis_mm2s_aclk
    SLICE_X55Y59         FDPE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDPE (Prop_fdpe_C_Q)         0.419  2332.100 f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           1.101  2333.202    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X55Y59         LUT2 (Prop_lut2_I0_O)        0.297  2333.499 f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2/O
                         net (fo=1, routed)           0.983  2334.482    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X3Y11         FIFO36E1                                     f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2330.000  2330.000 r  
    PS7_X0Y0             PS7                          0.000  2330.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2331.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2331.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.578  2332.757    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/m_axi_mm2s_aclk
    RAMB36_X3Y11         FIFO36E1                                     r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.000  2332.757    
                         clock uncertainty           -0.552  2332.206    
    RAMB36_X3Y11         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -2.368  2329.838    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                       2329.838    
                         arrival time                       -2334.482    
  -------------------------------------------------------------------
                         slack                                 -4.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.209ns (22.662%)  route 0.713ns (77.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.577     0.579    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/m_axis_mm2s_aclk
    SLICE_X54Y59         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     0.743 f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.215     0.958    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X55Y59         LUT2 (Prop_lut2_I1_O)        0.045     1.003 f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2/O
                         net (fo=1, routed)           0.498     1.501    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X3Y11         FIFO36E1                                     f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.887     1.253    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/m_axi_mm2s_aclk
    RAMB36_X3Y11         FIFO36E1                                     r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.000     1.253    
                         clock uncertainty            0.552     1.805    
    RAMB36_X3Y11         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     1.216    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.285    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  pclk_design_1_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -3.779ns,  Total Violation       -7.558ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.779ns  (required time - arrival time)
  Source:                 design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
                            (recovery check against rising-edge clock pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.034ns  (pclk_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        1.273ns  (logic 0.478ns (37.556%)  route 0.795ns (62.443%))
  Logic Levels:           0  
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 1671.494 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.919ns = ( 1672.919 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.625  1672.919    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axi_mm2s_aclk
    SLICE_X50Y71         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.478  1673.397 f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/Q
                         net (fo=2, routed)           0.795  1674.192    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_fifo_ainit_nosync_reg
    SLICE_X51Y70         FDPE                                         f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612  1671.646    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.458  1671.494    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/m_axis_mm2s_aclk
    SLICE_X51Y70         FDPE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C
                         clock pessimism              0.000  1671.494    
                         clock uncertainty           -0.552  1670.943    
    SLICE_X51Y70         FDPE (Recov_fdpe_C_PRE)     -0.530  1670.413    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                       1670.413    
                         arrival time                       -1674.192    
  -------------------------------------------------------------------
                         slack                                 -3.779    

Slack (VIOLATED) :        -3.779ns  (required time - arrival time)
  Source:                 design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
                            (recovery check against rising-edge clock pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.034ns  (pclk_design_1_clk_wiz_0_0 rise@1670.034ns - clk_fpga_0 rise@1670.000ns)
  Data Path Delay:        1.273ns  (logic 0.478ns (37.556%)  route 0.795ns (62.443%))
  Logic Levels:           0  
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 1671.494 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.919ns = ( 1672.919 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1670.000  1670.000 r  
    PS7_X0Y0             PS7                          0.000  1670.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1671.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  1671.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.625  1672.919    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axi_mm2s_aclk
    SLICE_X50Y71         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.478  1673.397 f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/Q
                         net (fo=2, routed)           0.795  1674.192    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_fifo_ainit_nosync_reg
    SLICE_X51Y70         FDPE                                         f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1670.034 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612  1671.646    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.220 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.946    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1670.036 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.458  1671.494    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/m_axis_mm2s_aclk
    SLICE_X51Y70         FDPE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                         clock pessimism              0.000  1671.494    
                         clock uncertainty           -0.552  1670.943    
    SLICE_X51Y70         FDPE (Recov_fdpe_C_PRE)     -0.530  1670.413    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                       1670.413    
                         arrival time                       -1674.192    
  -------------------------------------------------------------------
                         slack                                 -3.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
                            (removal check against rising-edge clock pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.148ns (34.439%)  route 0.282ns (65.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.542     0.878    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axi_mm2s_aclk
    SLICE_X50Y71         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.148     1.026 f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/Q
                         net (fo=2, routed)           0.282     1.307    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_fifo_ainit_nosync_reg
    SLICE_X51Y70         FDPE                                         f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.811     0.813    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/m_axis_mm2s_aclk
    SLICE_X51Y70         FDPE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.552     1.365    
    SLICE_X51Y70         FDPE (Remov_fdpe_C_PRE)     -0.148     1.217    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
                            (removal check against rising-edge clock pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.148ns (34.439%)  route 0.282ns (65.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.552ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.323ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.542     0.878    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axi_mm2s_aclk
    SLICE_X50Y71         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.148     1.026 f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg/Q
                         net (fo=2, routed)           0.282     1.307    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/s_axis_fifo_ainit_nosync_reg
    SLICE_X51Y70         FDPE                                         f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.811     0.813    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/m_axis_mm2s_aclk
    SLICE_X51Y70         FDPE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.552     1.365    
    SLICE_X51Y70         FDPE (Remov_fdpe_C_PRE)     -0.148     1.217    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pclk_design_1_clk_wiz_0_0
  To Clock:  pclk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.138ns  (required time - arrival time)
  Source:                 design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (recovery check against rising-edge clock pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk_design_1_clk_wiz_0_0 rise@13.468ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.716ns (25.567%)  route 2.085ns (74.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 15.044 - 13.468 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806     1.806    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.712     1.715    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/m_axis_mm2s_aclk
    SLICE_X55Y59         FDPE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDPE (Prop_fdpe_C_Q)         0.419     2.134 f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           1.101     3.235    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X55Y59         LUT2 (Prop_lut2_I0_O)        0.297     3.532 f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2/O
                         net (fo=1, routed)           0.983     4.516    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X3Y11         FIFO36E1                                     f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612    15.080    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.573    15.044    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/m_axis_mm2s_aclk
    RAMB36_X3Y11         FIFO36E1                                     r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism              0.150    15.194    
                         clock uncertainty           -0.172    15.022    
    RAMB36_X3Y11         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    12.654    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  8.138    

Slack (MET) :             11.535ns  (required time - arrival time)
  Source:                 design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (pclk_design_1_clk_wiz_0_0 rise@13.468ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.456ns (32.042%)  route 0.967ns (67.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 15.008 - 13.468 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.806     1.806    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.629     1.632    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/m_axis_mm2s_aclk
    SLICE_X51Y70         FDPE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDPE (Prop_fdpe_C_Q)         0.456     2.088 f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.967     3.055    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X55Y59         FDPE                                         f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       1.612    15.080    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         1.537    15.008    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/m_axis_mm2s_aclk
    SLICE_X55Y59         FDPE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.114    15.122    
                         clock uncertainty           -0.172    14.950    
    SLICE_X55Y59         FDPE (Recov_fdpe_C_PRE)     -0.359    14.591    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                 11.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.995%)  route 0.423ns (75.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.545     0.547    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/m_axis_mm2s_aclk
    SLICE_X51Y70         FDPE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDPE (Prop_fdpe_C_Q)         0.141     0.688 f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.423     1.111    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X55Y59         FDPE                                         f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.846     0.848    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/m_axis_mm2s_aclk
    SLICE_X55Y59         FDPE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism             -0.234     0.614    
    SLICE_X55Y59         FDPE (Remov_fdpe_C_PRE)     -0.095     0.519    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.519    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             1.453ns  (arrival time - required time)
  Source:                 design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
                            (removal check against rising-edge clock pclk_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_design_1_clk_wiz_0_0 rise@0.000ns - pclk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.209ns (22.662%)  route 0.713ns (77.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.597     0.597    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.577     0.579    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/m_axis_mm2s_aclk
    SLICE_X54Y59         FDRE                                         r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     0.743 f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.215     0.958    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X55Y59         LUT2 (Prop_lut2_I1_O)        0.045     1.003 f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2/O
                         net (fo=1, routed)           0.498     1.501    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB36_X3Y11         FIFO36E1                                     f  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock pclk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=38330, routed)       0.864     0.864    design_1_i/video_output/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/video_output/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/video_output/clk_wiz_0/inst/pclk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/video_output/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=957, routed)         0.888     0.890    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/m_axis_mm2s_aclk
    RAMB36_X3Y11         FIFO36E1                                     r  design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                         clock pessimism             -0.253     0.637    
    RAMB36_X3Y11         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     0.048    design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  1.453    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.545ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.236ns  (logic 0.419ns (33.893%)  route 0.817ns (66.107%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20                                      0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.817     1.236    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X86Y20         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y20         FDRE (Setup_fdre_C_D)       -0.219     9.781    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  8.545    

Slack (MET) :             8.659ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.296ns  (logic 0.456ns (35.185%)  route 0.840ns (64.815%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20                                      0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.840     1.296    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X86Y20         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y20         FDRE (Setup_fdre_C_D)       -0.045     9.955    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  8.659    

Slack (MET) :             8.721ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.545%)  route 0.590ns (58.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20                                      0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.590     1.009    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X88Y20         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y20         FDRE (Setup_fdre_C_D)       -0.270     9.730    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  8.721    

Slack (MET) :             8.915ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.817ns  (logic 0.419ns (51.292%)  route 0.398ns (48.708%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20                                      0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.398     0.817    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X88Y20         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y20         FDRE (Setup_fdre_C_D)       -0.268     9.732    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  8.915    

Slack (MET) :             8.926ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.808ns  (logic 0.419ns (51.878%)  route 0.389ns (48.122%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20                                      0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.389     0.808    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X89Y20         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y20         FDRE (Setup_fdre_C_D)       -0.266     9.734    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.808    
  -------------------------------------------------------------------
                         slack                                  8.926    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.978ns  (logic 0.456ns (46.620%)  route 0.522ns (53.380%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20                                      0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.522     0.978    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X87Y20         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X87Y20         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  8.927    

Slack (MET) :             8.933ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.972ns  (logic 0.456ns (46.929%)  route 0.516ns (53.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20                                      0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.516     0.972    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X89Y20         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y20         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.972    
  -------------------------------------------------------------------
                         slack                                  8.933    

Slack (MET) :             8.942ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.963ns  (logic 0.456ns (47.369%)  route 0.507ns (52.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y21                                      0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X93Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.507     0.963    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X91Y21         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X91Y21         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                  8.942    

Slack (MET) :             8.993ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.914ns  (logic 0.456ns (49.891%)  route 0.458ns (50.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20                                      0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.458     0.914    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X91Y21         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X91Y21         FDRE (Setup_fdre_C_D)       -0.093     9.907    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                  8.993    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.773ns  (logic 0.419ns (54.231%)  route 0.354ns (45.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y22                                      0.000     0.000 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X91Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.354     0.773    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X90Y22         FDRE                                         r  design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y22         FDRE (Setup_fdre_C_D)       -0.220     9.780    design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                  9.007    





