Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto fc6a143da5824fe0a9667e473bc26252 --incr --debug typical --relax --mt 2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_dsp48_macro_v3_0_15 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 48 differs from formal bit length 16 for port P_0 [H:/FPGA-Neural-Network-/ConvWrapper_Test/ConvWrapper_Test.srcs/sources_1/imports/new/ConvWrapper.sv:50]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 48 for port P_0 [H:/FPGA-Neural-Network-/ConvWrapper_Test/ConvWrapper_Test.srcs/sources_1/imports/hdl/design_1_wrapper.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=8)...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(preg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=48...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture design_1_xbip_dsp48_macro_0_0_arch of entity xil_defaultlib.design_1_xbip_dsp48_macro_0_0 [design_1_xbip_dsp48_macro_0_0_de...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.ConvWrapper_default
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
