# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../Lab-digitales/Codigos-ELO212/Guia_1/circuito_sumador.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
