<stg><name>backprop_Pipeline_VITIS_LOOP_18_14</name>


<trans_list>

<trans id="154" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %activations3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="activations3_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %activations3_1_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="activations3_1_8"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %activations3_1_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="activations3_1_9"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %dactivations3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dactivations3_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %dactivations3_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dactivations3_1_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %dactivations3_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dactivations3_1_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %activations3_0_63_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_0_63_reload

]]></Node>
<StgValue><ssdm name="activations3_0_63_reload_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %activations3_1_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_1_6_reload

]]></Node>
<StgValue><ssdm name="activations3_1_6_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %activations3_2_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_2_6_reload

]]></Node>
<StgValue><ssdm name="activations3_2_6_reload_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %dactivations3_0_04_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_0_04

]]></Node>
<StgValue><ssdm name="dactivations3_0_04_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %dactivations3_1_05_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_1_05

]]></Node>
<StgValue><ssdm name="dactivations3_1_05_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %dactivations3_2_06_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_2_06

]]></Node>
<StgValue><ssdm name="dactivations3_2_06_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i64 %dactivations3_2_06_read, i64 %dactivations3_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i64 %dactivations3_1_05_read, i64 %dactivations3_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i64 %dactivations3_0_04_read, i64 %dactivations3_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i64 %activations3_2_6_reload_read, i64 %activations3_1_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i64 %activations3_1_6_reload_read, i64 %activations3_1_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i64 %activations3_0_63_reload_read, i64 %activations3_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:20 %br_ln0 = br void %for.inc.i88

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc.i88:0 %i_13 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i88:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i88:2 %icmp_ln18 = icmp_eq  i2 %i_13, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i88:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i88:4 %add_ln18 = add i2 %i_13, i2 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i88:5 %br_ln18 = br i1 %icmp_ln18, void %for.inc.i88.split, void %for.inc.i97.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i88.split:0 %activations3_1_load_2 = load i64 %activations3_1

]]></Node>
<StgValue><ssdm name="activations3_1_load_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i88.split:1 %activations3_1_8_load_1 = load i64 %activations3_1_8

]]></Node>
<StgValue><ssdm name="activations3_1_8_load_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i88.split:2 %activations3_1_9_load_1 = load i64 %activations3_1_9

]]></Node>
<StgValue><ssdm name="activations3_1_9_load_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc.i88.split:4 %tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_1_load_2, i64 %activations3_1_8_load_1, i64 %activations3_1_9_load_1, i2 %i_13

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:5 %sub_i2 = dsub i64 1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i88.split:7 %bitcast_ln20 = bitcast i64 %tmp_6

]]></Node>
<StgValue><ssdm name="bitcast_ln20"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:8 %xor_ln20 = xor i64 %bitcast_ln20, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln20"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i97.preheader.exitStub:0 %activations3_1_load = load i64 %activations3_1

]]></Node>
<StgValue><ssdm name="activations3_1_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i97.preheader.exitStub:1 %activations3_1_8_load = load i64 %activations3_1_8

]]></Node>
<StgValue><ssdm name="activations3_1_8_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i97.preheader.exitStub:2 %activations3_1_9_load = load i64 %activations3_1_9

]]></Node>
<StgValue><ssdm name="activations3_1_9_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i97.preheader.exitStub:3 %dactivations3_1_load = load i64 %dactivations3_1

]]></Node>
<StgValue><ssdm name="dactivations3_1_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i97.preheader.exitStub:4 %dactivations3_1_1_load = load i64 %dactivations3_1_1

]]></Node>
<StgValue><ssdm name="dactivations3_1_1_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.i97.preheader.exitStub:5 %dactivations3_1_2_load = load i64 %dactivations3_1_2

]]></Node>
<StgValue><ssdm name="dactivations3_1_2_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i97.preheader.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %dactivations3_2_1_out, i64 %dactivations3_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i97.preheader.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %dactivations3_1_1_out, i64 %dactivations3_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i97.preheader.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %dactivations3_0_1_out, i64 %dactivations3_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i97.preheader.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations3_2_8_out, i64 %activations3_1_9_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i97.preheader.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations3_1_8_out, i64 %activations3_1_8_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i97.preheader.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations3_0_8_out, i64 %activations3_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
for.inc.i97.preheader.exitStub:12 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:5 %sub_i2 = dsub i64 1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64">
<![CDATA[
for.inc.i88.split:9 %bitcast_ln20_1 = bitcast i64 %xor_ln20

]]></Node>
<StgValue><ssdm name="bitcast_ln20_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="13" lat="13">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:10 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="81" st_id="4" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:5 %sub_i2 = dsub i64 1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="12" lat="13">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:10 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="83" st_id="5" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:5 %sub_i2 = dsub i64 1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="11" lat="13">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:10 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:5 %sub_i2 = dsub i64 1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="10" lat="13">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:10 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="87" st_id="7" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:6 %dactivations3_1_4 = dmul i64 %tmp_6, i64 %sub_i2

]]></Node>
<StgValue><ssdm name="dactivations3_1_4"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="9" lat="13">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:10 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:6 %dactivations3_1_4 = dmul i64 %tmp_6, i64 %sub_i2

]]></Node>
<StgValue><ssdm name="dactivations3_1_4"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="8" lat="13">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:10 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="91" st_id="9" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:6 %dactivations3_1_4 = dmul i64 %tmp_6, i64 %sub_i2

]]></Node>
<StgValue><ssdm name="dactivations3_1_4"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="7" lat="13">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:10 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="93" st_id="10" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:6 %dactivations3_1_4 = dmul i64 %tmp_6, i64 %sub_i2

]]></Node>
<StgValue><ssdm name="dactivations3_1_4"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="6" lat="13">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:10 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="95" st_id="11" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:6 %dactivations3_1_4 = dmul i64 %tmp_6, i64 %sub_i2

]]></Node>
<StgValue><ssdm name="dactivations3_1_4"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="5" lat="13">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:10 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="97" st_id="12" stage="4" lat="13">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:10 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="98" st_id="13" stage="3" lat="13">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:10 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="99" st_id="14" stage="2" lat="13">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:10 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="100" st_id="15" stage="1" lat="13">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:10 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="101" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:11 %add_i1 = dadd i64 %tmp_2, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="102" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:11 %add_i1 = dadd i64 %tmp_2, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="103" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:11 %add_i1 = dadd i64 %tmp_2, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="104" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:11 %add_i1 = dadd i64 %tmp_2, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="105" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:11 %add_i1 = dadd i64 %tmp_2, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="106" st_id="21" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="107" st_id="22" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="108" st_id="23" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="109" st_id="24" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="110" st_id="25" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="111" st_id="26" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="112" st_id="27" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="113" st_id="28" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="114" st_id="29" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="115" st_id="30" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="116" st_id="31" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="117" st_id="32" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="118" st_id="33" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="119" st_id="34" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="120" st_id="35" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="121" st_id="36" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="122" st_id="37" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="123" st_id="38" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="124" st_id="39" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="125" st_id="40" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="126" st_id="41" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="127" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i88.split:3 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="128" st_id="42" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i88.split:12 %activations3_1_11 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_1_11"/></StgValue>
</operation>

<operation id="129" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc.i88.split:13 %switch_ln19 = switch i2 %i_13, void %branch14, i2 0, void %for.inc.i88.split.for.inc.i88.split354_crit_edge, i2 1, void %for.inc.i88.split.for.inc.i88.split354_crit_edge7

]]></Node>
<StgValue><ssdm name="switch_ln19"/></StgValue>
</operation>

<operation id="130" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc.i88.split.for.inc.i88.split354_crit_edge7:0 %store_ln19 = store i64 %dactivations3_1_4, i64 %dactivations3_1_1

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="131" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i88.split.for.inc.i88.split354_crit_edge7:1 %store_ln19 = store i64 %activations3_1_11, i64 %activations3_1_8

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="132" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i88.split.for.inc.i88.split354_crit_edge7:2 %br_ln19 = br void %for.inc.i88.split354

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="133" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc.i88.split.for.inc.i88.split354_crit_edge:0 %store_ln19 = store i64 %dactivations3_1_4, i64 %dactivations3_1

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="134" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i88.split.for.inc.i88.split354_crit_edge:1 %store_ln19 = store i64 %activations3_1_11, i64 %activations3_1

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="135" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i88.split.for.inc.i88.split354_crit_edge:2 %br_ln19 = br void %for.inc.i88.split354

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="136" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_13" val="!0"/>
<literal name="i_13" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch14:0 %store_ln19 = store i64 %dactivations3_1_4, i64 %dactivations3_1_2

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="137" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_13" val="!0"/>
<literal name="i_13" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14:1 %store_ln20 = store i64 %activations3_1_11, i64 %activations3_1_9

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="138" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_13" val="!0"/>
<literal name="i_13" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
branch14:2 %br_ln0 = br void %for.inc.i88.split354

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="139" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i88.split354:0 %store_ln18 = store i2 %add_ln18, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="140" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i88.split354:1 %br_ln18 = br void %for.inc.i88

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
