// Seed: 3876191621
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  uwire id_5 = 1'b0;
  logic [7:0] id_6;
  assign id_5 = id_2 ? id_3 : id_6[1];
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_2,
      id_2,
      id_4,
      id_5
  );
endmodule
