{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 13:41:46 2021 " "Info: Processing started: Tue Mar 09 13:41:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp_ram2 -c exp_ram2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exp_ram2 -c exp_ram2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_ram2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exp_ram2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exp_ram2 " "Info: Found entity 1: exp_ram2" {  } { { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp_ram2 " "Info: Elaborating entity \"exp_ram2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst\"" {  } { { "exp_ram2.bdf" "inst" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 112 376 504 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 112 376 504 240 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst " "Info: Instantiated megafunction \"LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE initial_file.mif " "Info: Parameter \"LPM_FILE\" = \"initial_file.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 112 376 504 240 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 112 376 504 240 "inst" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 112 376 504 240 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 112 376 504 240 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v9a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v9a1 " "Info: Found entity 1: altsyncram_v9a1" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v9a1 LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated " "Info: Elaborating entity \"altsyncram_v9a1\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Info: Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Info: Implemented 2 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 13:41:47 2021 " "Info: Processing ended: Tue Mar 09 13:41:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 13:41:48 2021 " "Info: Processing started: Tue Mar 09 13:41:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exp_ram2 -c exp_ram2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off exp_ram2 -c exp_ram2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "exp_ram2 EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"exp_ram2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "Warning: No exact pin location assignment(s) for 20 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[7\] " "Info: Pin d\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[7] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[6\] " "Info: Pin d\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[6] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[5\] " "Info: Pin d\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[5] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[4\] " "Info: Pin d\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[4] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[3\] " "Info: Pin d\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[3] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[2\] " "Info: Pin d\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[2] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[1\] " "Info: Pin d\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[1] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[0\] " "Info: Pin d\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[0] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd " "Info: Pin rd not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { rd } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 192 168 336 208 "rd" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memenab " "Info: Pin memenab not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { memenab } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 208 168 336 224 "memenab" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { memenab } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "we " "Info: Pin we not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { we } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 176 168 336 192 "we" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { we } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cdu " "Info: Pin clk_cdu not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk_cdu } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[0\] " "Info: Pin addr\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { addr[0] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 128 168 336 144 "addr\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[1\] " "Info: Pin addr\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { addr[1] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 128 168 336 144 "addr\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[2\] " "Info: Pin addr\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { addr[2] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 128 168 336 144 "addr\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[3\] " "Info: Pin addr\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { addr[3] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 128 168 336 144 "addr\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[4\] " "Info: Pin addr\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { addr[4] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 128 168 336 144 "addr\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[5\] " "Info: Pin addr\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { addr[5] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 128 168 336 144 "addr\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[6\] " "Info: Pin addr\[6\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { addr[6] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 128 168 336 144 "addr\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[7\] " "Info: Pin addr\[7\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { addr[7] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 128 168 336 144 "addr\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_cdu (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk_cdu (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { clk_cdu } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 11 0 8 " "Info: Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 11 input, 0 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_datain_reg0 memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_memory_reg0 -2.256 ns " "Info: Slack time is -2.256 ns between source memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_datain_reg0\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_memory_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.675 ns + Largest memory memory " "Info: + Largest memory to memory requirement is 0.675 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.643 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_cdu\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_cdu 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk_cdu~clkctrl 2 COMB Unassigned 88 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 88; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.815 ns) 2.643 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_memory_reg0 3 MEM Unassigned 0 " "Info: 3: + IC(0.832 ns) + CELL(0.815 ns) = 2.643 ns; Loc. = Unassigned; Fanout = 0; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 176 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.669 ns ( 63.15 % ) " "Info: Total cell delay = 1.669 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.85 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.643 ns   Longest register " "Info:   Longest clock path from clock \"clk_cdu\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_cdu 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk_cdu~clkctrl 2 COMB Unassigned 88 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 88; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.815 ns) 2.643 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_memory_reg0 3 MEM Unassigned 0 " "Info: 3: + IC(0.832 ns) + CELL(0.815 ns) = 2.643 ns; Loc. = Unassigned; Fanout = 0; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 176 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.669 ns ( 63.15 % ) " "Info: Total cell delay = 1.669 ns ( 63.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.85 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.662 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_cdu\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_cdu 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk_cdu~clkctrl 2 COMB Unassigned 88 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 88; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.834 ns) 2.662 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.834 ns) = 2.662 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 176 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 63.41 % ) " "Info: Total cell delay = 1.688 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.59 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.662 ns   Longest register " "Info:   Longest clock path from clock \"clk_cdu\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_cdu 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk_cdu~clkctrl 2 COMB Unassigned 88 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 88; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.834 ns) 2.662 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.834 ns) = 2.662 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 176 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 63.41 % ) " "Info: Total cell delay = 1.688 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.59 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns   " "Info:   Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 176 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns   " "Info:   Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 176 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns - Longest memory memory " "Info: - Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_datain_reg0 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 176 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_memory_reg0 2 MEM Unassigned 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = Unassigned; Fanout = 0; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a7~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 176 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a7~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a7~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.931 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_datain_reg0 1 MEM M4K_X11_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 176 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_memory_reg0 2 MEM M4K_X11_Y2 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a7~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 176 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a7~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[7\] 0 " "Info: Pin \"d\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[6\] 0 " "Info: Pin \"d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[5\] 0 " "Info: Pin \"d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[4\] 0 " "Info: Pin \"d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[3\] 0 " "Info: Pin \"d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[2\] 0 " "Info: Pin \"d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[1\] 0 " "Info: Pin \"d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[0\] 0 " "Info: Pin \"d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "lpm_ram_io:inst\|datatri\[7\]~0 " "Info: Following pins have the same output enable: lpm_ram_io:inst\|datatri\[7\]~0" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[7] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[6] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[5] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[4] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[3] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[2] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[1] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional d\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin d\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { d[0] } } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 13:41:50 2021 " "Info: Processing ended: Tue Mar 09 13:41:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 13:41:51 2021 " "Info: Processing started: Tue Mar 09 13:41:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exp_ram2 -c exp_ram2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off exp_ram2 -c exp_ram2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 13:41:51 2021 " "Info: Processing ended: Tue Mar 09 13:41:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 13:41:53 2021 " "Info: Processing started: Tue Mar 09 13:41:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp_ram2 -c exp_ram2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp_ram2 -c exp_ram2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_cdu " "Info: Assuming node \"clk_cdu\" is an undefined clock" {  } { { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_cdu" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_cdu memory memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"clk_cdu\" Internal fmax is restricted to 163.03 MHz between source memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X11_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X11_Y2 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.830 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk_cdu\" to destination memory is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.815 ns) 2.830 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X11_Y2 0 " "Info: 3: + IC(0.772 ns) + CELL(0.815 ns) = 2.830 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 67.67 % ) " "Info: Total cell delay = 1.915 ns ( 67.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 32.33 % ) " "Info: Total interconnect delay = 0.915 ns ( 32.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.849 ns - Longest memory " "Info: - Longest clock path from clock \"clk_cdu\" to source memory is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.834 ns) 2.849 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X11_Y2 1 " "Info: 3: + IC(0.772 ns) + CELL(0.834 ns) = 2.849 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 67.88 % ) " "Info: Total cell delay = 1.934 ns ( 67.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 32.12 % ) " "Info: Total interconnect delay = 0.915 ns ( 32.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg rd clk_cdu 7.403 ns memory " "Info: tsu for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"rd\", clock pin = \"clk_cdu\") is 7.403 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.207 ns + Longest pin memory " "Info: + Longest pin to memory delay is 10.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns rd 1 PIN PIN_74 2 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 2; PIN Node = 'rd'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 192 168 336 208 "rd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.702 ns) + CELL(0.505 ns) 7.172 ns lpm_ram_io:inst\|_~3 2 COMB LCCOMB_X27_Y3_N18 1 " "Info: 2: + IC(5.702 ns) + CELL(0.505 ns) = 7.172 ns; Loc. = LCCOMB_X27_Y3_N18; Fanout = 1; COMB Node = 'lpm_ram_io:inst\|_~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.207 ns" { rd lpm_ram_io:inst|_~3 } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 112 376 504 240 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.651 ns) + CELL(0.384 ns) 10.207 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X11_Y2 8 " "Info: 3: + IC(2.651 ns) + CELL(0.384 ns) = 10.207 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { lpm_ram_io:inst|_~3 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.854 ns ( 18.16 % ) " "Info: Total cell delay = 1.854 ns ( 18.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.353 ns ( 81.84 % ) " "Info: Total interconnect delay = 8.353 ns ( 81.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.207 ns" { rd lpm_ram_io:inst|_~3 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.207 ns" { rd {} rd~combout {} lpm_ram_io:inst|_~3 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 5.702ns 2.651ns } { 0.000ns 0.965ns 0.505ns 0.384ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.850 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk_cdu\" to destination memory is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.835 ns) 2.850 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X11_Y2 8 " "Info: 3: + IC(0.772 ns) + CELL(0.835 ns) = 2.850 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 67.89 % ) " "Info: Total cell delay = 1.935 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.915 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.207 ns" { rd lpm_ram_io:inst|_~3 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.207 ns" { rd {} rd~combout {} lpm_ram_io:inst|_~3 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 5.702ns 2.651ns } { 0.000ns 0.965ns 0.505ns 0.384ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_cdu d\[3\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg 12.215 ns memory " "Info: tco from clock \"clk_cdu\" to destination pin \"d\[3\]\" through memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg\" is 12.215 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.850 ns + Longest memory " "Info: + Longest clock path from clock \"clk_cdu\" to source memory is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.835 ns) 2.850 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X11_Y2 8 " "Info: 3: + IC(0.772 ns) + CELL(0.835 ns) = 2.850 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 67.89 % ) " "Info: Total cell delay = 1.935 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.915 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.105 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X11_Y2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[3\] 2 MEM M4K_X11_Y2 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|q_a\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.108 ns) + CELL(3.236 ns) 9.105 ns d\[3\] 3 PIN PIN_134 0 " "Info: 3: + IC(2.108 ns) + CELL(3.236 ns) = 9.105 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'd\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.344 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[3] d[3] } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.997 ns ( 76.85 % ) " "Info: Total cell delay = 6.997 ns ( 76.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.108 ns ( 23.15 % ) " "Info: Total interconnect delay = 2.108 ns ( 23.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.105 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[3] d[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.105 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[3] {} d[3] {} } { 0.000ns 0.000ns 2.108ns } { 0.000ns 3.761ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.105 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[3] d[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.105 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|q_a[3] {} d[3] {} } { 0.000ns 0.000ns 2.108ns } { 0.000ns 3.761ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rd d\[3\] 14.151 ns Longest " "Info: Longest tpd from source pin \"rd\" to destination pin \"d\[3\]\" is 14.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns rd 1 PIN PIN_74 2 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 2; PIN Node = 'rd'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 192 168 336 208 "rd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.702 ns) + CELL(0.624 ns) 7.291 ns lpm_ram_io:inst\|datatri\[7\]~0 2 COMB LCCOMB_X27_Y3_N16 8 " "Info: 2: + IC(5.702 ns) + CELL(0.624 ns) = 7.291 ns; Loc. = LCCOMB_X27_Y3_N16; Fanout = 8; COMB Node = 'lpm_ram_io:inst\|datatri\[7\]~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { rd lpm_ram_io:inst|datatri[7]~0 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.542 ns) + CELL(3.318 ns) 14.151 ns d\[3\] 3 PIN PIN_134 0 " "Info: 3: + IC(3.542 ns) + CELL(3.318 ns) = 14.151 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'd\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.860 ns" { lpm_ram_io:inst|datatri[7]~0 d[3] } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 160 576 752 176 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.907 ns ( 34.68 % ) " "Info: Total cell delay = 4.907 ns ( 34.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.244 ns ( 65.32 % ) " "Info: Total interconnect delay = 9.244 ns ( 65.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.151 ns" { rd lpm_ram_io:inst|datatri[7]~0 d[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "14.151 ns" { rd {} rd~combout {} lpm_ram_io:inst|datatri[7]~0 {} d[3] {} } { 0.000ns 0.000ns 5.702ns 3.542ns } { 0.000ns 0.965ns 0.624ns 3.318ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_address_reg5 addr\[5\] clk_cdu -0.321 ns memory " "Info: th for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_address_reg5\" (data pin = \"addr\[5\]\", clock pin = \"clk_cdu\") is -0.321 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.850 ns + Longest memory " "Info: + Longest clock path from clock \"clk_cdu\" to destination memory is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk_cdu~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 144 168 336 160 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.835 ns) 2.850 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_address_reg5 3 MEM M4K_X11_Y2 8 " "Info: 3: + IC(0.772 ns) + CELL(0.835 ns) = 2.850 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 67.89 % ) " "Info: Total cell delay = 1.935 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.915 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.438 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 3.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns addr\[5\] 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'addr\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[5] } "NODE_NAME" } } { "exp_ram2.bdf" "" { Schematic "D:/Documents/计算机系统原理实验/exp_ram2/exp_ram2.bdf" { { 128 168 336 144 "addr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.152 ns) + CELL(0.176 ns) 3.438 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_address_reg5 2 MEM M4K_X11_Y2 8 " "Info: 2: + IC(2.152 ns) + CELL(0.176 ns) = 3.438 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_v9a1:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { addr[5] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_v9a1.tdf" "" { Text "D:/Documents/计算机系统原理实验/exp_ram2/db/altsyncram_v9a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.286 ns ( 37.41 % ) " "Info: Total cell delay = 1.286 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.152 ns ( 62.59 % ) " "Info: Total interconnect delay = 2.152 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { addr[5] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { addr[5] {} addr[5]~combout {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 2.152ns } { 0.000ns 1.110ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { addr[5] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { addr[5] {} addr[5]~combout {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_v9a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 2.152ns } { 0.000ns 1.110ns 0.176ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 13:41:53 2021 " "Info: Processing ended: Tue Mar 09 13:41:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
