@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode
@N: CG364 :"C:\embedded\FPGA projects\example1\top.sv":1:7:1:9|Synthesizing module top in library work.
@N: CL189 :"C:\embedded\FPGA projects\example1\top.sv":12:1:12:9|Register bit counter_0_ is always 0.
@N: CL159 :"C:\embedded\FPGA projects\example1\top.sv":3:7:3:9|Input CLK is unused.
@N|Running in 64-bit mode

