$comment
	File created using the following command:
		vcd file jpd_mux_4x1_8bit.msim.vcd -direction
$end
$date
	Sun Apr 02 22:23:51 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module jpd_mux_4x1_8bit_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var reg 8 # C [7:0] $end
$var reg 2 $ co [1:0] $end
$var reg 8 % D [7:0] $end
$var wire 1 & S [7] $end
$var wire 1 ' S [6] $end
$var wire 1 ( S [5] $end
$var wire 1 ) S [4] $end
$var wire 1 * S [3] $end
$var wire 1 + S [2] $end
$var wire 1 , S [1] $end
$var wire 1 - S [0] $end
$var wire 1 . sampler $end
$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 S[7]~output_o $end
$var wire 1 6 S[6]~output_o $end
$var wire 1 7 S[5]~output_o $end
$var wire 1 8 S[4]~output_o $end
$var wire 1 9 S[3]~output_o $end
$var wire 1 : S[2]~output_o $end
$var wire 1 ; S[1]~output_o $end
$var wire 1 < S[0]~output_o $end
$var wire 1 = co[1]~input_o $end
$var wire 1 > co[0]~input_o $end
$var wire 1 ? A[7]~input_o $end
$var wire 1 @ B[7]~input_o $end
$var wire 1 A inst7|inst10~0_combout $end
$var wire 1 B D[7]~input_o $end
$var wire 1 C C[7]~input_o $end
$var wire 1 D inst7|inst10~1_combout $end
$var wire 1 E B[6]~input_o $end
$var wire 1 F A[6]~input_o $end
$var wire 1 G C[6]~input_o $end
$var wire 1 H inst6|inst10~0_combout $end
$var wire 1 I D[6]~input_o $end
$var wire 1 J inst6|inst10~1_combout $end
$var wire 1 K D[5]~input_o $end
$var wire 1 L A[5]~input_o $end
$var wire 1 M B[5]~input_o $end
$var wire 1 N inst5|inst10~0_combout $end
$var wire 1 O C[5]~input_o $end
$var wire 1 P inst5|inst10~1_combout $end
$var wire 1 Q C[4]~input_o $end
$var wire 1 R A[4]~input_o $end
$var wire 1 S inst4|inst10~0_combout $end
$var wire 1 T B[4]~input_o $end
$var wire 1 U D[4]~input_o $end
$var wire 1 V inst4|inst10~1_combout $end
$var wire 1 W D[3]~input_o $end
$var wire 1 X B[3]~input_o $end
$var wire 1 Y A[3]~input_o $end
$var wire 1 Z inst3|inst10~0_combout $end
$var wire 1 [ C[3]~input_o $end
$var wire 1 \ inst3|inst10~1_combout $end
$var wire 1 ] D[2]~input_o $end
$var wire 1 ^ B[2]~input_o $end
$var wire 1 _ C[2]~input_o $end
$var wire 1 ` A[2]~input_o $end
$var wire 1 a inst2|inst10~0_combout $end
$var wire 1 b inst2|inst10~1_combout $end
$var wire 1 c A[1]~input_o $end
$var wire 1 d B[1]~input_o $end
$var wire 1 e inst1|inst10~0_combout $end
$var wire 1 f D[1]~input_o $end
$var wire 1 g C[1]~input_o $end
$var wire 1 h inst1|inst10~1_combout $end
$var wire 1 i D[0]~input_o $end
$var wire 1 j B[0]~input_o $end
$var wire 1 k A[0]~input_o $end
$var wire 1 l C[0]~input_o $end
$var wire 1 m inst|inst10~0_combout $end
$var wire 1 n inst|inst10~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b10 "
b11 #
b1 $
b100 %
0-
1,
0+
0*
0)
0(
0'
0&
x.
0/
10
x1
12
13
14
05
06
07
08
09
0:
1;
0<
0=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
1]
0^
0_
0`
0a
0b
0c
1d
1e
0f
1g
1h
0i
0j
1k
1l
0m
0n
$end
#1000000
