Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Mon Mar  2 00:22:31 2026
| Host         : G-MF001 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   619 |
|    Minimum number of control sets                        |   619 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2128 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   619 |
| >= 0 to < 4        |   101 |
| >= 4 to < 6        |   124 |
| >= 6 to < 8        |    49 |
| >= 8 to < 10       |    75 |
| >= 10 to < 12      |    18 |
| >= 12 to < 14      |    48 |
| >= 14 to < 16      |    16 |
| >= 16              |   188 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1050 |          394 |
| No           | No                    | Yes                    |             117 |           39 |
| No           | Yes                   | No                     |             821 |          397 |
| Yes          | No                    | No                     |            3543 |          853 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4573 |         1296 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                                                                                                     Enable Signal                                                                                                    |                                                                                               Set/Reset Signal                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop                                                                                                                               | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                               | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/push                                                                                                                              |                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/push                                                                                                                     |                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/pop                                                                                                                 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/push                                                                                                                      |                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                    | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[0]_i_1_n_0 |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                     |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/empty_n_reg                                                                                                               | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/full_n_reg                                                                                                                     |                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                    |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                    |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                    |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                    |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                     |                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                    |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                     |                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                    |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                             |                1 |              3 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                   |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                                     |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                                        |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt[0]                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                   |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/fifo_wreq/mOutPtr[3]_i_1__1_n_0                                                                                                                        | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/fifo_wreq/num_data_cnt[3]_i_1__1_n_0                                                                                                                   | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/conservative_gen.local_BURST_WVALID_reg_0[0]                                                                                                           |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg[0]                                                        |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/conservative_gen.fifo_burst/p_0_in[0]                                                                                                                  | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                          | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt[0]                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d[0]                                                                          |                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d[0]                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d[0]                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                   |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/conservative_gen.fifo_burst/raddr[3]_i_1_n_0                                                                                                           | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg[0]                                                        |                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/pop                                                                                                             | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_burst/load_p1                                                                                                                            |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/push                                                                                                            |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_len[3]_i_1_n_0                                                                                   | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/control_s_axi_U/waddr                                                                                                                                                             |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              4 |         1.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/control_s_axi_U/ar_hs                                                                                                                                                             | system_i/radiation_injector_0/inst/control_s_axi_U/rdata[9]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1__5_n_0                                                                                                                         | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/num_data_cnt[3]_i_1__5_n_0                                                                                                                    | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d[0]                                                                  |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d[0]                                                                  |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr[3]_i_1__3_n_0                                                                                                             | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr[5]                                                                                          | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/GEN_NO_RD_CMD_OPT.GEN_AR_SNG.ar_active_d1_reg                                                                          | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]_0[0]                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                       | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                  |                3 |              4 |         1.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr[3]_i_1_n_0                                                                                                                     | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                        | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                     | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg[0]                                                                                                  |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr[5]                                                                                               | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.burst_len[3]_i_1_n_0                                                                                        | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/ap_CS_fsm_state14                                                                                                                                                                      | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                     | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i[0]                                                                                                                                           |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                     | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/gen_pipelined.state_reg[1]                                                                             |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                        | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg[0]                                                                                                  |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[5]_i_1_n_0                                                                                                     | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1066]_i_1__0_n_0                                                                                                                            |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1__1_n_0                                                                                                                              | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/num_data_cnt[3]_i_1__1_n_0                                                                                                                         | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                             | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                        | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                          | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                             |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                        | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg[0]                                                                                                  |                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                          | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                              | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/raddr_reg[3][0]                                                                                                                   | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/user_resp/mOutPtr[3]_i_1_n_0                                                                                                                           | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.burst_len[3]_i_1_n_0                                                                                  | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.burst_addr[5]                                                                                         | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/raddr[3]_i_1__4_n_0                                                                                                            | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__2_n_0                                                                                              | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_1[0]                                                        |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__0_n_0                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                                   |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                          |                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d[0]                                                                  |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                                     |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                                                   |                1 |              4 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/num_data_cnt[4]_i_1_n_0                                                                                                              | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__2_n_0                                                                                            | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt[4]_i_1__2_n_0                                                                                       | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/buff_wdata/raddr[4]_i_1_n_0                                                                                                                            | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                4 |              5 |         1.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                              |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                              |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt[4]_i_1__0_n_0                                                                                                            | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/conservative_gen.fifo_burst/mOutPtr[4]_i_1_n_0                                                                                                         | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr[4]_i_1_n_0                                                                                                                   | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/conservative_gen.fifo_burst/num_data_cnt[4]_i_1_n_0                                                                                                    | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[0]                                                                                                               | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                                  | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                                                           | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                   | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/full_n_reg_0[0]                                                                                                                   | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122/ap_enable_reg_pp0_iter1_reg_1[0]                                                                                                     | system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                          |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/mOutPtr                                                                                                                          | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt                                                                                                                     | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[0]                                                                                                               | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/fifoaddr[4]_i_1_n_0                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/mOutPtr[4]_i_1__0_n_0                                                                                                                 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                                    | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                              |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/E[0]                                                                                                                                              | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                    |                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                   | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                              |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                   | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                                                          | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt[4]_i_1__4_n_0                                                                                                     | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                1 |              5 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/num_data_cnt[4]_i_1__3_n_0                                                                                                      | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              5 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/buff_wdata/num_data_cnt[5]_i_1_n_0                                                                                                                     | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/buff_wdata/mOutPtr[5]_i_1_n_0                                                                                                                          | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                                 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1068]_i_1__0_n_0                                                                                                                            |                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              6 |         1.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1066]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/control_s_axi_U/aw_hs                                                                                                                                                                  |                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i[0]                                                                                                                                           |                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/E[0]                                                               | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[2]                                                                 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                             | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/E[0]                                                               | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                              |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[3]_i_1_n_0                                                                                                | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                            | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                            |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[5]_i_1_n_0                                                                                                   | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                |                4 |              6 |         1.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/E[0]                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/num_outstanding_bursts_read[0]                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/num_outstanding_writes_resp[0]                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/num_outstanding_writes[0]                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift                  |                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg[0]                                                                                                  |                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/E[0]                                                               | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              6 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i[0]                                                                                                                                           |                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[3]_i_1_n_0                                                                                                | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[7]_i_1_n_0                                                                                                     | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift                  |                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                    |                                                                                                                                                                                                             |                5 |              7 |         1.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/read_bytes[6]_i_1_n_0                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |              7 |         2.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                      |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                  | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                            | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                      |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                           | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                  |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                      |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                                                             | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                      |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                                                                   | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                               | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                      | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                     | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                      |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/buff_wdata/E[0]                                                                                                                                        | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                      |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                  | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                      |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                            | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                      | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                      |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/first_rd_iterations[7]_i_1_n_0                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                  | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              8 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/dout_vld_reg                                                                                                                         | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                    |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                          | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/pop                                                                                                                                          | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/pop                                                                                                                                               | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                                                              | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                     |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/si_rd_count[7]_i_1_n_0                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i[0]                                                                                                                                           |                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                     | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1068]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[7]_i_1_n_0                                                                                                   | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/b_cnt[8]_i_1_n_0                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                5 |              9 |         1.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_cnt[8]_i_1_n_0                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                5 |              9 |         1.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                       | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[0]                                                                                                               | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                              |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                       | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[0]                                                                                                               | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                              |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                  | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                  | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                  | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/num_data_cnt[8]_i_1_n_0                                                                                                                           | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                                                | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                                           | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                5 |              9 |         1.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/num_data_cnt[8]_i_1_n_0                                                                                                                      | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                2 |              9 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                5 |              9 |         1.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/gen_srls[9].srl_nx1/shift                                                                 |                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/gen_pipelined.load_mesg                                                                   |                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |              9 |         2.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                  | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122/bn_offset_U/E[0]                                                                                                                     | system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                          |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122/popcount_acc_fu_156[0]                                                                                                               | system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                          |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                         | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_17_in                                                                                                           | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1_n_0                                                                                       |                5 |             10 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]_0[0]                                            |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/next_araddr_i[0]                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                         | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_resp_fifo/aw_done_reg[0]                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                2 |             10 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                  | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_17_in                                                                                                                 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1_n_0                                                                                             |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                3 |             10 |         3.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_17_in                                                                                                            | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1__0_n_0                                                                                     |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             10 |         2.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/r_cnt[10]_i_1_n_0                                                                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                5 |             11 |         2.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/s_rvalid_i_i_1_n_0                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                5 |             11 |         2.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                   | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                6 |             12 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                   | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                       |                6 |             12 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                       | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                       | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/areset_r                                                                                                                                    |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                       | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                       | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                    | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                       | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[0]                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                       | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/conv_araddr[11]_i_1_n_0                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/conv_addr_i[11]_i_1_n_0                                                                               | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                   | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                5 |             12 |         2.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/next_awaddr_i[0]                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/r_wrap_last_araddr[0]                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_wrap_awaddr[0]                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/w_wrap_last_awaddr[0]                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                  |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                6 |             12 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                4 |             12 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                8 |             12 |         1.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                       | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                 |                3 |             12 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i[0]                                                                                                                                           |                                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                           |                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                           |                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_168[0]                                                                    |                                                                                                                                                                                                             |                5 |             14 |         2.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                           |                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/select_ln73_reg_500_reg[9]_1                                                                                                              |                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                           |                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                           |                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_target[0]                                                                        |                                                                                                                                                                                                             |                7 |             14 |         2.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target[0]                                                                        |                                                                                                                                                                                                             |                5 |             14 |         2.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |             14 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1076]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i[0]                                                                                                                                           |                                                                                                                                                                                                             |                5 |             14 |         2.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                           |                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/max_read_bytes[0]                                                                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                5 |             15 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                6 |             16 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                |                9 |             19 |         2.11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                |               10 |             19 |         1.90 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/r_burst_bytes[0]                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                5 |             20 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[0]                                                                                                                                           |                                                                                                                                                                                                             |                3 |             22 |         7.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1132]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                             |                3 |             22 |         7.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1128]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i[0]                                                                                                                                     |                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1128]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i[0]                                                                                                                                     |                                                                                                                                                                                                             |                3 |             23 |         7.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i[0]                                                                                                                                     |                                                                                                                                                                                                             |                5 |             23 |         4.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1128]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                8 |             24 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                9 |             24 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | system_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                9 |             24 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                          | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                7 |             24 |         3.43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                          | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                9 |             24 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                8 |             24 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                9 |             24 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                          | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                8 |             24 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                          | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                8 |             24 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                9 |             24 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                          | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                8 |             24 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                7 |             24 |         3.43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | system_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                8 |             24 |         3.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                           | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                    |                9 |             24 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                   |                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/outstanding_awid[0]                                                                                   | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                6 |             25 |         4.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                   |                                                                                                                                                                                                             |                6 |             25 |         4.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___5_n_0                                                                   |                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[0]                                                               |                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[0]                                                               |                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                7 |             25 |         3.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[0]                                                               |                                                                                                                                                                                                             |                5 |             25 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                6 |             27 |         4.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/flow_control_loop_pipe_sequential_init_U/i_fu_1001                                                                                        |                                                                                                                                                                                                             |                8 |             27 |         3.38 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122/hidden_out_addr_reg_1212_pp0_iter5_reg_reg[9]__0_0                                                                                   |                                                                                                                                                                                                             |                7 |             28 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |               16 |             28 |         1.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/control_s_axi_U/ar_hs                                                                                                                                                             |                                                                                                                                                                                                             |               10 |             28 |         2.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |               15 |             28 |         1.87 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122/select_ln73_reg_500_reg[8]                                                                                                           |                                                                                                                                                                                                             |                7 |             28 |         4.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122/mac_muladd_11s_5ns_13s_16_4_1_U1/bgn_inference_mac_muladd_11s_5ns_13s_16_4_1_DSP48_0_U/ap_block_pp0_stage0_subdone_grp0_done_reg_reg |                                                                                                                                                                                                             |                8 |             30 |         3.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                6 |             30 |         5.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                7 |             30 |         4.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                  |               15 |             31 |         2.07 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                              | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/control_s_axi_U/int_weight_mem[31]_i_1_n_0                                                                                                                                             | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i[0]                                                                                                                                            |                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i[0]                                                                                                                                            |                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/control_s_axi_U/int_weight_mem[63]_i_1_n_0                                                                                                                                             | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/control_s_axi_U/int_weight_mem[31]_i_1_n_0                                                                                                                                        | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                6 |             32 |         5.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/control_s_axi_U/int_wr_data[31]_i_1_n_0                                                                                                                                           | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |               11 |             32 |         2.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/control_s_axi_U/int_weight_mem[63]_i_1_n_0                                                                                                                                        | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                5 |             32 |         6.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/control_s_axi_U/int_wr_addr[31]_i_1_n_0                                                                                                                                           | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                    | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                      |                5 |             32 |         6.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                  | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/SR[0]                                                                                                                  |                7 |             32 |         4.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                              | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                |                5 |             32 |         6.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/ap_CS_fsm_state10                                                                                                                                                                 |                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/ap_CS_fsm_state11                                                                                                                                                                 |                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                   |                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i[0]                                                                                                                                            |                                                                                                                                                                                                             |                5 |             33 |         6.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                |                                                                                                                                                                                                             |                9 |             33 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                             |                6 |             33 |         5.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i[0]                                                                                                                                           |                                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                |                                                                                                                                                                                                             |                6 |             33 |         5.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                             |                6 |             33 |         5.50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                           |                                                                                                                                                                                                             |                9 |             33 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/aw_user[0]                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |                9 |             33 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                           |                                                                                                                                                                                                             |                5 |             33 |         6.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                             |                7 |             33 |         4.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i[0]                                                                                                                                           |                                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                9 |             34 |         3.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/E[0]                                                                                                                                              |                                                                                                                                                                                                             |               10 |             34 |         3.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i[0]                                                                                                                                            |                                                                                                                                                                                                             |                6 |             36 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                             |                6 |             36 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/local_BUS_WSTRB[0]                                                                                                                   | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                         |               10 |             36 |         3.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/ap_enable_reg_pp0_iter5                                                                                                                   |                                                                                                                                                                                                             |               14 |             36 |         2.57 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_burst/pop                                                                                                                                | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |               10 |             36 |         3.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                             |                5 |             36 |         7.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/sel                                                                                                                              |                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i[0]                                                                                                                                            |                                                                                                                                                                                                             |                6 |             36 |         6.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i[0]                                                                                                                                           |                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i[0]                                                                                                                                           |                                                                                                                                                                                                             |                7 |             37 |         5.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                             |               10 |             37 |         3.70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i[0]                                                                                                                                            |                                                                                                                                                                                                             |                7 |             37 |         5.29 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                8 |             39 |         4.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                9 |             39 |         4.33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                9 |             41 |         4.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1128]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                             |                9 |             41 |         4.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                9 |             41 |         4.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                       | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                9 |             41 |         4.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[0]                                                                                                                                     |                                                                                                                                                                                                             |                7 |             41 |         5.86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[0]                                                                                                                                     |                                                                                                                                                                                                             |                9 |             41 |         4.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1128]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                             |                7 |             41 |         5.86 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                9 |             43 |         4.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___5_n_0                                                                               |                                                                                                                                                                                                             |                8 |             43 |         5.38 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i[0]                                                                           |                                                                                                                                                                                                             |                7 |             43 |         6.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                8 |             43 |         5.38 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                                    |                                                                                                                                                                                                             |                8 |             43 |         5.38 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                9 |             43 |         4.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i[0]                                                                           |                                                                                                                                                                                                             |                9 |             43 |         4.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                                    |                                                                                                                                                                                                             |               10 |             43 |         4.30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___5_n_0                                                                               |                                                                                                                                                                                                             |                9 |             43 |         4.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                9 |             43 |         4.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                8 |             43 |         5.38 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                9 |             43 |         4.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |               10 |             44 |         4.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                9 |             44 |         4.89 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                               |                9 |             44 |         4.89 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.low_area_converter.low_area_wrap_inst/ar_user[0]                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |               11 |             45 |         4.09 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                       |               23 |             47 |         2.04 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[0]                                                                                                                                           |                                                                                                                                                                                                             |               14 |             47 |         3.36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                             |               14 |             47 |         3.36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                             |                6 |             48 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                             |                6 |             48 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                             |                6 |             48 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                             |                7 |             50 |         7.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                             |                7 |             50 |         7.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                             |                7 |             50 |         7.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                             |                7 |             52 |         7.43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                             |                7 |             52 |         7.43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                             |                7 |             52 |         7.43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1128]_i_1__2_n_0                                                                                                                           |                                                                                                                                                                                                             |                9 |             52 |         5.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[0]                                                                                                                                          |                                                                                                                                                                                                             |                9 |             52 |         5.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                             |                7 |             52 |         7.43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1128]_i_1__1_n_0                                                                                                                           |                                                                                                                                                                                                             |                9 |             52 |         5.78 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i[0]                                                                                                                                          |                                                                                                                                                                                                             |               11 |             52 |         4.73 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/E[0]                                                                                                                    | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |               11 |             53 |         4.82 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/E[0]                                                                                                              | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |               11 |             53 |         4.82 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/E[0]                                                                                                               | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |               12 |             53 |         4.42 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                              |               25 |             54 |         2.16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                             |                7 |             56 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                             |                7 |             56 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                             |                7 |             56 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                           |                                                                                                                                                                                                             |                7 |             56 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                             |                7 |             56 |         8.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                                                                                                                      | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |               14 |             58 |         4.14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/ost_ctrl_valid                                                                                                                 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |               19 |             58 |         3.05 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/E[0]                                                                                                                     | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |               16 |             58 |         3.62 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/ap_CS_fsm_state1                                                                                                                                                                       |                                                                                                                                                                                                             |               16 |             62 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_burst/pop_0                                                                                                                              | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                8 |             62 |         7.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/push                                                                                                  |                                                                                                                                                                                                             |                8 |             62 |         7.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/push                                                                                                                              |                                                                                                                                                                                                             |                9 |             63 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/pop                                                                                                                               | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                9 |             63 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/sel                                                                                                                                |                                                                                                                                                                                                             |                9 |             63 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                                                                | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |                9 |             63 |         7.00 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/E[0]                                                                                                                                                   |                                                                                                                                                                                                             |               18 |             64 |         3.56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1                                                                                                            |                                                                                                                                                                                                             |               19 |             64 |         3.37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/load_p1                                                                                                           |                                                                                                                                                                                                             |               22 |             64 |         2.91 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/load_unit_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                             |               13 |             64 |         4.92 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/store_unit_0/fifo_wreq/next_wreq                                                                                                                                    | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |               20 |             64 |         3.20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                                                          | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |               15 |             64 |         4.27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1128]_i_1__2_n_0                                                                                                                           |                                                                                                                                                                                                             |               14 |             66 |         4.71 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                              |                                                                                                                                                                                                             |               24 |             66 |         2.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i[0]                                                                                                                                          |                                                                                                                                                                                                             |               15 |             66 |         4.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1128]_i_1__1_n_0                                                                                                                           |                                                                                                                                                                                                             |               17 |             66 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i[0]                                                                                                                                          |                                                                                                                                                                                                             |               13 |             66 |         5.08 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i[0]                                                                                                                                          |                                                                                                                                                                                                             |               15 |             66 |         4.40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1128]_i_1__0_n_0                                                                                                                           |                                                                                                                                                                                                             |               17 |             66 |         3.88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/E[0]                                                                                                             |                                                                                                                                                                                                             |               18 |             66 |         3.67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/ap_enable_reg_pp0_iter5                                                                                                                   | system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                            |               20 |             67 |         3.35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/in[0]                                                                                                                                   |                                                                                                                                                                                                             |               10 |             68 |         6.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                                                                     | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |               10 |             68 |         6.80 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1                                                                                                                 |                                                                                                                                                                                                             |               24 |             70 |         2.92 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p2                                                                                                                 |                                                                                                                                                                                                             |               17 |             70 |         4.12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/next_rreq                                                                                                                                          | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |               19 |             70 |         3.68 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |               33 |             74 |         2.24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_17_in                                                                                                            | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |               23 |             77 |         3.35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_17_in                                                                                                           | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |               26 |             77 |         2.96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_17_in                                                                                                                 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |               23 |             77 |         3.35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/ap_CS_fsm_state1                                                                                                                                                                  |                                                                                                                                                                                                             |               21 |             95 |         4.52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/next_req                                                                                                          | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |               33 |            105 |         3.18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/next_req                                                                                                           | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |               28 |            105 |         3.75 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/next_req                                                                                                                | system_i/bgn_inference_0/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                            |               28 |            106 |         3.79 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      | system_i/radiation_injector_0/inst/gmem0_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                      |               53 |            118 |         2.23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                      |                                                                                                                                                                                                             |              396 |           1058 |         2.67 |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


