Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 10 23:58:34 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 120
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 5          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 10         |
| TIMING-16 | Warning  | Large setup violation                           | 95         |
| TIMING-18 | Warning  | Missing input or output delay                   | 10         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X42Y88 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X42Y91 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X41Y89 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X39Y88 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X40Y90 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X40Y92 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X41Y92 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X36Y89 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X39Y90 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X38Y90 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[1].addr_s_reg[3][1][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.006 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[0].addr_s_reg[3][0][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[1].addr_s_reg[3][1][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[1].addr_s_reg[3][1][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/convlayer/single_convcore/p_1_out__16/A[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[1].addr_s_reg[3][1][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/float_fix/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[12]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/sigmoid_inst/addr_reg/A[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[0].addr_s_reg[3][0][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.101 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[0].addr_s_reg[3][0][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[0].addr_s_reg[3][0][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[1].addr_s_reg[3][1][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.120 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[0].addr_s_reg[3][0][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[1].addr_s_reg[3][1][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.143 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/convlayer/single_convcore/h[4].w[3].data1_mul_reg[4][3]__0/A[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.194 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[0].addr_s_reg[3][0][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[0].addr_s_reg[3][0][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.219 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[0].addr_s_reg[3][0][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[0].addr_s_reg[3][0][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.309 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[0].addr_s_reg[3][0][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.330 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/max_pooling/pooling_ctrl_inst/ADDR_ROW[3].ADDR_COL[0].addr_s_reg[3][0][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.349 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/convlayer/single_convcore/p_1_out__3/A[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.372 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/float_fix/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[12]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/sigmoid_inst/addr_reg/A[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.488 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/float_fix/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[12]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/sigmoid_inst/addr_reg/A[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.631 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/float_fix/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[12]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/sigmoid_inst/addr_reg/A[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.643 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/float_fix/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[12]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/sigmoid_inst/addr_reg/A[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.681 ns between system_i/mnist_0/inst/mnist_process/load_state_reg[1]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/convlayer/single_convcore/h[1].w[0].data1_mul_reg[1][0]__0/A[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.740 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/float_fix/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[12]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/sigmoid_inst/addr_reg/A[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.782 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/float_fix/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[12]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/sigmoid_inst/addr_reg/A[20] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.825 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/float_fix/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[12]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/sigmoid_inst/addr_reg/A[18] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.848 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/float_fix/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[12]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/sigmoid_inst/addr_reg/A[19] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.856 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/float_fix/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/result_i_reg[12]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/sigmoid_inst/addr_reg/A[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -5.567 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -5.567 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -5.569 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -5.572 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -5.614 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -5.648 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -5.670 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -5.672 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -5.678 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -5.678 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -5.680 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -5.680 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -5.685 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -5.703 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -5.707 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -5.708 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -5.723 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -5.731 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -5.731 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -5.736 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -5.783 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -5.795 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -5.817 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -5.819 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -5.823 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -5.827 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -5.829 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -5.829 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -5.840 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -5.842 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -5.842 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -5.844 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_add_reg[5]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/u_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -6.922 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -6.927 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -7.017 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -7.032 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -7.034 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -7.043 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -7.043 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -7.045 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -7.048 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -7.053 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -7.057 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -7.058 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -7.060 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -7.062 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -7.073 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -7.077 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -7.079 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -7.079 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -7.082 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -7.090 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -7.091 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -7.092 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -7.095 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -7.099 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -7.100 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -7.105 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -7.130 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -7.134 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -7.149 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -7.153 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -7.158 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -7.161 ns between system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_add_reg[8]/C (clocked by clk_fpga_0) and system_i/mnist_0/inst/mnist_process/batch_normalization_inst/o2_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sws_2bits_tri_i[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sws_2bits_tri_i[1] relative to clock(s) clk_fpga_0
Related violations: <none>


