;redcode
;assert 1
	SPL 0, <332
	CMP -279, <-127
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 62
	MOV -7, <-20
	ADD 210, 62
	SUB 2, @-1
	MOV @121, 103
	ADD <-30, 9
	SUB @-711, @2
	ADD <-30, 9
	SPL 0, <332
	MOV -1, <-20
	JMZ -279, @-127
	SPL 0, <332
	SUB @711, @2
	DJN 300, 90
	SUB @127, @-6
	MOV -1, <-20
	JMZ -1, @-20
	ADD <-30, 9
	ADD 271, @-60
	SUB @127, @-2
	SPL 0, <-832
	SUB @127, @-2
	SUB @127, @-2
	SUB 27, 12
	SUB @0, @2
	ADD <-30, 9
	SUB 27, 12
	MOV #297, <1
	CMP 500, @-100
	MOV #297, <1
	ADD 270, 60
	SPL -700, -600
	DJN -1, @-20
	SUB 12, @10
	ADD <-30, 9
	DJN -1, @-20
	JMN @12, #200
	SLT 27, 12
	SLT <300, 90
	SLT <300, 90
	SPL 0, <332
	SLT #297, <0
	SPL 0, <332
	SPL 0, <332
	MOV -1, <-20
	MOV 717, <-20
