// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "08/15/2014 16:09:14"

// 
// Device: Altera EP4CE15F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CMOS_VIP_HDL_Demo (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	rst_n,
	sdram_clk,
	sdram_cke,
	sdram_cs_n,
	sdram_we_n,
	sdram_cas_n,
	sdram_ras_n,
	sdram_ba,
	sdram_addr,
	sdram_data,
	lcd_dclk,
	lcd_hs,
	lcd_vs,
	lcd_blank,
	lcd_red,
	lcd_green,
	lcd_blue,
	cmos_sclk,
	cmos_sdat,
	cmos_pclk,
	cmos_xclk,
	cmos_vsync,
	cmos_href,
	cmos_data,
	key_data,
	led595_dout,
	led595_clk,
	led595_latch);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	rst_n;
output 	sdram_clk;
output 	sdram_cke;
output 	sdram_cs_n;
output 	sdram_we_n;
output 	sdram_cas_n;
output 	sdram_ras_n;
output 	[1:0] sdram_ba;
output 	[11:0] sdram_addr;
inout 	[23:0] sdram_data;
output 	lcd_dclk;
output 	lcd_hs;
output 	lcd_vs;
output 	lcd_blank;
output 	[7:0] lcd_red;
output 	[7:0] lcd_green;
output 	[7:0] lcd_blue;
output 	cmos_sclk;
inout 	cmos_sdat;
input 	cmos_pclk;
output 	cmos_xclk;
input 	cmos_vsync;
input 	cmos_href;
input 	[7:0] cmos_data;
input 	[1:0] key_data;
output 	led595_dout;
output 	led595_clk;
output 	led595_latch;

// Design Ports Information
// sdram_clk	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_cke	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_cs_n	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_we_n	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_cas_n	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_ras_n	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_ba[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_ba[1]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[0]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[1]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[2]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[3]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[4]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[5]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[6]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[7]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[8]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[9]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[10]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_addr[11]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_dclk	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_hs	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_vs	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_blank	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_red[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_red[1]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_red[2]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_red[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_red[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_red[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_red[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_red[7]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_green[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_green[1]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_green[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_green[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_green[4]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_green[5]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_green[6]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_green[7]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_blue[0]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_blue[1]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_blue[2]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_blue[3]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_blue[4]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_blue[5]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_blue[6]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_blue[7]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cmos_sclk	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cmos_xclk	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_data[0]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_data[1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led595_dout	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led595_clk	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led595_latch	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[0]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[1]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[3]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[4]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[5]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[6]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[7]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[8]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[9]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[10]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[11]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[12]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[13]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[14]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[15]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[16]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[17]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[18]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[19]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[20]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[21]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[22]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sdram_data[23]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cmos_sdat	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cmos_pclk	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cmos_vsync	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cmos_href	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cmos_data[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cmos_data[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cmos_data[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cmos_data[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cmos_data[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cmos_data[0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cmos_data[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cmos_data[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CMOS_VIP_HDL_Demo_8_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \u_Sdram_Control_2Port|command1|RAS_N~q ;
wire \u_lcd_driver|hcnt[2]~15_combout ;
wire \u_lcd_driver|vcnt[3]~17_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[1]~26_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[2]~28_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[7]~38_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[9]~42_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[11]~46_combout ;
wire \u_Sdram_Control_2Port|Add4~6_combout ;
wire \u_Sdram_Control_2Port|Add4~10_combout ;
wire \u_Sdram_Control_2Port|Add4~17 ;
wire \u_Sdram_Control_2Port|Add4~18_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[1]~16_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[6]~26_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[11]~40 ;
wire \u_i2c_timing_ctrl|clk_cnt[12]~42 ;
wire \u_i2c_timing_ctrl|clk_cnt[12]~41_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[13]~44 ;
wire \u_i2c_timing_ctrl|clk_cnt[13]~43_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[14]~46 ;
wire \u_i2c_timing_ctrl|clk_cnt[14]~45_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[15]~47_combout ;
wire \u_Sdram_Control_2Port|control1|Add0~4_combout ;
wire \u_Sdram_Control_2Port|control1|Add0~14_combout ;
wire \u_Sdram_Control_2Port|control1|init_timer[6]~25_combout ;
wire \u_Sdram_Control_2Port|Add10~2_combout ;
wire \u_Sdram_Control_2Port|Add10~6_combout ;
wire \u_Sdram_Control_2Port|Add10~25 ;
wire \u_Sdram_Control_2Port|Add10~26_combout ;
wire \u_lcd_driver|lcd_en~0_combout ;
wire \u_lcd_driver|Equal0~0_combout ;
wire \u_lcd_driver|LessThan8~1_combout ;
wire \u_CMOS_Capture_RGB565|cmos_frame_vsync~0_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|Equal0~2_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|Equal0~5_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|Equal0~6_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|LessThan0~2_combout ;
wire \u_Sdram_Control_2Port|OUT_VALID~q ;
wire \u_lcd_driver|LessThan8~2_combout ;
wire \u_i2c_timing_ctrl|Equal0~2_combout ;
wire \u_i2c_timing_ctrl|i2c_capture_en~1_combout ;
wire \u_i2c_timing_ctrl|Mux16~1_combout ;
wire \u_i2c_timing_ctrl|Mux12~1_combout ;
wire \u_i2c_timing_ctrl|Mux4~0_combout ;
wire \u_i2c_timing_ctrl|Mux10~0_combout ;
wire \u_i2c_timing_ctrl|Mux2~0_combout ;
wire \u_i2c_timing_ctrl|WideOr2~1_combout ;
wire \u_i2c_timing_ctrl|Mux13~0_combout ;
wire \u_i2c_timing_ctrl|WideOr1~2_combout ;
wire \u_i2c_timing_ctrl|Mux14~0_combout ;
wire \u_i2c_timing_ctrl|WideOr3~2_combout ;
wire \u_led_74595_driver|update_flag~q ;
wire \u_system_ctrl_pll|u_system_init_delay|LessThan0~4_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|LessThan0~5_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|LessThan0~6_combout ;
wire \u_Sdram_Control_2Port|ST[4]~0_combout ;
wire \u_Sdram_Control_2Port|ST[9]~7_combout ;
wire \u_Sdram_Control_2Port|command1|RAS_N~0_combout ;
wire \u_Sdram_Control_2Port|command1|RAS_N~1_combout ;
wire \u_Sdram_Control_2Port|command1|SA~1_combout ;
wire \u_Sdram_Control_2Port|command1|SA~8_combout ;
wire \u_Sdram_Control_2Port|Equal7~1_combout ;
wire \u_Sdram_Control_2Port|OUT_VALID~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ;
wire \u_i2c_timing_ctrl|LessThan0~0_combout ;
wire \u_i2c_timing_ctrl|i2c_transfer_en~0_combout ;
wire \u_i2c_timing_ctrl|i2c_stream_cnt[0]~1_combout ;
wire \u_i2c_timing_ctrl|Add3~0_combout ;
wire \u_i2c_timing_ctrl|i2c_config_index[7]~24_combout ;
wire \u_led_74595_driver|delay_cnt~1_combout ;
wire \u_CMOS_Capture_RGB565|Add0~0_combout ;
wire \u_Sdram_Control_2Port|control1|REFRESH~q ;
wire \u_Sdram_Control_2Port|control1|LOAD_MODE~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ;
wire \u_i2c_timing_ctrl|i2c_ack2~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ;
wire \u_Sdram_Control_2Port|IN_REQ~q ;
wire \u_i2c_timing_ctrl|Mux22~0_combout ;
wire \u_i2c_timing_ctrl|Mux22~2_combout ;
wire \u_i2c_timing_ctrl|Mux22~3_combout ;
wire \u_i2c_timing_ctrl|Mux15~1_combout ;
wire \u_i2c_timing_ctrl|Selector0~3_combout ;
wire \u_Sdram_Control_2Port|control1|Equal3~2_combout ;
wire \u_Sdram_Control_2Port|control1|LOAD_MODE~0_combout ;
wire \u_Sdram_Control_2Port|control1|LOAD_MODE~1_combout ;
wire \u_Sdram_Control_2Port|control1|always3~0_combout ;
wire \u_Sdram_Control_2Port|control1|LOAD_MODE~2_combout ;
wire \u_Sdram_Control_2Port|control1|always3~1_combout ;
wire \u_Sdram_Control_2Port|control1|always3~3_combout ;
wire \u_Sdram_Control_2Port|control1|always3~4_combout ;
wire \u_Sdram_Control_2Port|control1|LessThan1~2_combout ;
wire \u_Sdram_Control_2Port|control1|always3~5_combout ;
wire \u_Sdram_Control_2Port|control1|always3~6_combout ;
wire \u_Sdram_Control_2Port|control1|REFRESH~0_combout ;
wire \u_Sdram_Control_2Port|control1|LOAD_MODE~3_combout ;
wire \u_Sdram_Control_2Port|control1|LOAD_MODE~4_combout ;
wire \u_Sdram_Control_2Port|control1|LOAD_MODE~5_combout ;
wire \u_Sdram_Control_2Port|Equal8~1_combout ;
wire \u_Sdram_Control_2Port|mADDR~3_combout ;
wire \u_Sdram_Control_2Port|mADDR~10_combout ;
wire \u_Sdram_Control_2Port|mADDR~13_combout ;
wire \u_i2c_timing_ctrl|Selector14~0_combout ;
wire \u_i2c_timing_ctrl|WideOr13~3_combout ;
wire \u_i2c_timing_ctrl|Selector14~1_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout ;
wire \u_Sdram_Control_2Port|IN_REQ~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr14~0_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr14~1_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr14~2_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr14~3_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr14~4_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr14~5_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr14~6_combout ;
wire \u_i2c_timing_ctrl|Selector11~2_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr6~0_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr6~2_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr6~3_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr6~4_combout ;
wire \u_i2c_timing_ctrl|Selector6~0_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr5~2_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr5~3_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr5~4_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr5~5_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr5~6_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr5~7_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr5~8_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr5~9_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr13~2_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr13~3_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr13~4_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr13~5_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr13~6_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr13~7_combout ;
wire \u_i2c_timing_ctrl|Selector10~0_combout ;
wire \u_i2c_timing_ctrl|Selector10~1_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr4~0_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr4~1_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr4~2_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr4~3_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr4~4_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr4~5_combout ;
wire \u_i2c_timing_ctrl|Selector9~0_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr12~2_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr12~3_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr12~4_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr12~5_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr12~6_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr12~7_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr12~8_combout ;
wire \u_i2c_timing_ctrl|Selector9~1_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr15~1_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr7~0_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr7~2_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr7~5_combout ;
wire \u_i2c_timing_ctrl|Selector7~0_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr2~0_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr2~1_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr2~2_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr2~3_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr2~4_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr10~2_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr10~3_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr10~4_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr10~5_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr10~6_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr10~7_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr10~8_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr10~9_combout ;
wire \u_i2c_timing_ctrl|Selector7~1_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr9~2_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr9~3_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr9~4_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr9~5_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr9~6_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr9~7_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr9~8_combout ;
wire \u_i2c_timing_ctrl|Selector6~2_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr3~0_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr1~0_combout ;
wire \u_i2c_timing_ctrl|Selector6~3_combout ;
wire \u_i2c_timing_ctrl|Selector6~4_combout ;
wire \u_i2c_timing_ctrl|Selector6~5_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr8~0_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr8~1_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr8~2_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr8~3_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr8~4_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr8~5_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr0~0_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr0~1_combout ;
wire \u_i2c_timing_ctrl|Selector5~2_combout ;
wire \u_i2c_timing_ctrl|Selector5~3_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr11~0_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr11~1_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr11~2_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr11~3_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr11~4_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr11~5_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr11~6_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr11~7_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr11~8_combout ;
wire \u_i2c_timing_ctrl|Selector8~0_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr3~1_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr3~2_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr3~3_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr3~4_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr3~5_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr3~6_combout ;
wire \u_i2c_timing_ctrl|Selector8~1_combout ;
wire \u_i2c_timing_ctrl|Selector8~2_combout ;
wire \u_Sdram_Control_2Port|control1|timer~8_combout ;
wire \u_Sdram_Control_2Port|control1|timer~13_combout ;
wire \u_Sdram_Control_2Port|control1|LessThan0~1_combout ;
wire \u_Sdram_Control_2Port|control1|LessThan0~2_combout ;
wire \u_Sdram_Control_2Port|control1|init_timer[0]~43_combout ;
wire \u_Sdram_Control_2Port|Write~1_combout ;
wire \u_Sdram_Control_2Port|rWR_ADDR[20]~0_combout ;
wire \u_Sdram_Control_2Port|rWR_ADDR[20]~1_combout ;
wire \u_Sdram_Control_2Port|LessThan7~1_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11~q ;
wire \u_Sdram_Control_2Port|command1|command_delay~3_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11~0_combout ;
wire \u_Sdram_Control_2Port|command1|command_delay~4_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \u_Sdram_Control_2Port|command1|command_delay~5_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ;
wire \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~1_combout ;
wire \u_Sdram_Control_2Port|command1|command_delay~6_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~4_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~7_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~6_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~7_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~8_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~8_combout ;
wire \u_Sdram_Control_2Port|command1|command_delay~7_combout ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[7]~7_combout ;
wire \u_Sdram_Control_2Port|command1|command_delay~8_combout ;
wire \u_i2c_timing_ctrl|i2c_wdata[0]~8_combout ;
wire \u_Sdram_Control_2Port|RD_MASK~3_combout ;
wire \u_i2c_timing_ctrl|Selector11~6_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr5~10_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr12~9_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr10~10_combout ;
wire \u_i2c_timing_ctrl|Selector5~4_combout ;
wire \u_Sdram_Control_2Port|command1|command_delay~9_combout ;
wire \u_i2c_timing_ctrl|Selector5~5_combout ;
wire \u_i2c_timing_ctrl|Selector5~6_combout ;
wire \u_i2c_timing_ctrl|Mux0~2_combout ;
wire \u_i2c_timing_ctrl|Mux0~3_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u_system_ctrl_pll|sys_rst_n~0_wirecell_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~39 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~47_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~17 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~19 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~21 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~23 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~25 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~27 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~29 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~31 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~33 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~35 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~37 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~36_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~39 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~38_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~41 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~40_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~43 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~42_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~45 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~44_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~46_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~43_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[31]~31_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[32]~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \key_data[0]~input_o ;
wire \key_data[1]~input_o ;
wire \cmos_sdat~input_o ;
wire \cmos_data[7]~input_o ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ;
wire \clk~inputclkctrl_outclk ;
wire \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \u_Sdram_Control_2Port|command1|rw_shift[1]~feeder_combout ;
wire \u_Sdram_Control_2Port|command1|RAS_N~feeder_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder_combout ;
wire \u_Sdram_Control_2Port|control1|SADDR[9]~feeder_combout ;
wire \u_Sdram_Control_2Port|control1|SADDR[16]~feeder_combout ;
wire \u_Sdram_Control_2Port|control1|SADDR[19]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[1]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[5]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[6]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[6]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[7]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[7]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[7]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ;
wire \u_led_74595_driver|update_flag~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \u_Sdram_Control_2Port|control1|init_timer[1]~15_combout ;
wire \clk~input_o ;
wire \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_locked ;
wire \rst_n~input_o ;
wire \u_system_ctrl_pll|rst_nr1~q ;
wire \u_system_ctrl_pll|rst_nr2~0_combout ;
wire \u_system_ctrl_pll|rst_nr2~q ;
wire \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[0]~24_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[6]~37 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[7]~39 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[8]~40_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[8]~41 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[9]~43 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[10]~44_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[10]~45 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[11]~47 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[12]~48_combout ;
wire \~GND~combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[12]~49 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[13]~50_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[13]~51 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[14]~52_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[14]~53 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[15]~55 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[16]~56_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[16]~57 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[17]~59 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[18]~61 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[19]~62_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[19]~63 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[20]~64_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[20]~65 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[21]~66_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[21]~67 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[22]~68_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[22]~69 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[23]~70_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[17]~58_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|LessThan0~0_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|LessThan0~7_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[0]~25 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[1]~27 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[2]~29 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[3]~30_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[3]~31 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[4]~32_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[4]~33 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[5]~34_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[5]~35 ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[6]~36_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|LessThan0~3_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[18]~60_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|Equal0~3_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|delay_cnt[15]~54_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|LessThan0~1_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|Equal0~4_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|Equal0~7_combout ;
wire \u_system_ctrl_pll|u_system_init_delay|Equal0~7clkctrl_outclk ;
wire \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll_lock_sync~q ;
wire \u_system_ctrl_pll|sys_rst_n~0_combout ;
wire \u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ;
wire \u_Sdram_Control_2Port|control1|init_timer[14]~42 ;
wire \u_Sdram_Control_2Port|control1|init_timer[15]~44_combout ;
wire \u_Sdram_Control_2Port|control1|init_timer[13]~39_combout ;
wire \u_Sdram_Control_2Port|control1|LessThan1~5_combout ;
wire \u_Sdram_Control_2Port|control1|LessThan0~3_combout ;
wire \u_Sdram_Control_2Port|control1|LessThan0~4_combout ;
wire \u_Sdram_Control_2Port|control1|init_timer[1]~16 ;
wire \u_Sdram_Control_2Port|control1|init_timer[2]~17_combout ;
wire \u_Sdram_Control_2Port|control1|init_timer[2]~18 ;
wire \u_Sdram_Control_2Port|control1|init_timer[3]~20 ;
wire \u_Sdram_Control_2Port|control1|init_timer[4]~21_combout ;
wire \u_Sdram_Control_2Port|control1|init_timer[4]~22 ;
wire \u_Sdram_Control_2Port|control1|init_timer[5]~24 ;
wire \u_Sdram_Control_2Port|control1|init_timer[6]~26 ;
wire \u_Sdram_Control_2Port|control1|init_timer[7]~27_combout ;
wire \u_Sdram_Control_2Port|control1|init_timer[7]~28 ;
wire \u_Sdram_Control_2Port|control1|init_timer[8]~29_combout ;
wire \u_Sdram_Control_2Port|control1|init_timer[8]~30 ;
wire \u_Sdram_Control_2Port|control1|init_timer[9]~31_combout ;
wire \u_Sdram_Control_2Port|control1|init_timer[9]~32 ;
wire \u_Sdram_Control_2Port|control1|init_timer[10]~33_combout ;
wire \u_Sdram_Control_2Port|control1|init_timer[10]~34 ;
wire \u_Sdram_Control_2Port|control1|init_timer[11]~36 ;
wire \u_Sdram_Control_2Port|control1|init_timer[12]~37_combout ;
wire \u_Sdram_Control_2Port|control1|init_timer[12]~38 ;
wire \u_Sdram_Control_2Port|control1|init_timer[13]~40 ;
wire \u_Sdram_Control_2Port|control1|init_timer[14]~41_combout ;
wire \u_Sdram_Control_2Port|control1|init_timer[11]~35_combout ;
wire \u_Sdram_Control_2Port|control1|LessThan0~0_combout ;
wire \u_Sdram_Control_2Port|control1|init_timer[5]~23_combout ;
wire \u_Sdram_Control_2Port|control1|init_timer[3]~19_combout ;
wire \u_Sdram_Control_2Port|control1|LessThan1~3_combout ;
wire \u_Sdram_Control_2Port|control1|LessThan1~4_combout ;
wire \u_Sdram_Control_2Port|control1|LessThan1~6_combout ;
wire \u_Sdram_Control_2Port|control1|INIT_REQ~feeder_combout ;
wire \u_Sdram_Control_2Port|control1|INIT_REQ~q ;
wire \u_Sdram_Control_2Port|command1|do_writea~0_combout ;
wire \u_Sdram_Control_2Port|command1|do_writea~q ;
wire \u_Sdram_Control_2Port|command1|always0~0_combout ;
wire \u_Sdram_Control_2Port|control1|Add0~0_combout ;
wire \u_Sdram_Control_2Port|control1|timer~15_combout ;
wire \u_Sdram_Control_2Port|control1|Add0~1 ;
wire \u_Sdram_Control_2Port|control1|Add0~3 ;
wire \u_Sdram_Control_2Port|control1|Add0~5 ;
wire \u_Sdram_Control_2Port|control1|Add0~6_combout ;
wire \u_Sdram_Control_2Port|control1|timer~12_combout ;
wire \u_Sdram_Control_2Port|command1|command_delay~2_combout ;
wire \u_Sdram_Control_2Port|command1|command_done~0_combout ;
wire \u_Sdram_Control_2Port|command1|command_done~q ;
wire \u_Sdram_Control_2Port|command1|always0~3_combout ;
wire \u_Sdram_Control_2Port|command1|do_load_mode~q ;
wire \u_Sdram_Control_2Port|control1|always3~2_combout ;
wire \u_Sdram_Control_2Port|control1|PRECHARGE~3_combout ;
wire \u_Sdram_Control_2Port|control1|PRECHARGE~2_combout ;
wire \u_Sdram_Control_2Port|control1|PRECHARGE~q ;
wire \u_Sdram_Control_2Port|command1|always0~4_combout ;
wire \u_Sdram_Control_2Port|command1|do_precharge~q ;
wire \u_Sdram_Control_2Port|command1|rw_flag~0_combout ;
wire \u_Sdram_Control_2Port|command1|always3~0_combout ;
wire \u_Sdram_Control_2Port|command1|REF_ACK~0_combout ;
wire \u_Sdram_Control_2Port|command1|REF_ACK~q ;
wire \u_Sdram_Control_2Port|control1|Add0~2_combout ;
wire \u_Sdram_Control_2Port|control1|timer~14_combout ;
wire \u_Sdram_Control_2Port|control1|Equal3~3_combout ;
wire \u_Sdram_Control_2Port|control1|Add0~7 ;
wire \u_Sdram_Control_2Port|control1|Add0~8_combout ;
wire \u_Sdram_Control_2Port|control1|timer~11_combout ;
wire \u_Sdram_Control_2Port|control1|Add0~9 ;
wire \u_Sdram_Control_2Port|control1|Add0~10_combout ;
wire \u_Sdram_Control_2Port|control1|timer~10_combout ;
wire \u_Sdram_Control_2Port|control1|Add0~11 ;
wire \u_Sdram_Control_2Port|control1|Add0~12_combout ;
wire \u_Sdram_Control_2Port|control1|timer~9_combout ;
wire \u_Sdram_Control_2Port|control1|Add0~13 ;
wire \u_Sdram_Control_2Port|control1|Add0~15 ;
wire \u_Sdram_Control_2Port|control1|Add0~16_combout ;
wire \u_Sdram_Control_2Port|control1|timer~7_combout ;
wire \u_Sdram_Control_2Port|control1|Add0~17 ;
wire \u_Sdram_Control_2Port|control1|Add0~18_combout ;
wire \u_Sdram_Control_2Port|control1|timer~6_combout ;
wire \u_Sdram_Control_2Port|control1|Add0~19 ;
wire \u_Sdram_Control_2Port|control1|Add0~21 ;
wire \u_Sdram_Control_2Port|control1|Add0~22_combout ;
wire \u_Sdram_Control_2Port|control1|timer~4_combout ;
wire \u_Sdram_Control_2Port|control1|Add0~23 ;
wire \u_Sdram_Control_2Port|control1|Add0~24_combout ;
wire \u_Sdram_Control_2Port|control1|timer~3_combout ;
wire \u_Sdram_Control_2Port|control1|Add0~25 ;
wire \u_Sdram_Control_2Port|control1|Add0~27 ;
wire \u_Sdram_Control_2Port|control1|Add0~28_combout ;
wire \u_Sdram_Control_2Port|control1|timer~1_combout ;
wire \u_Sdram_Control_2Port|control1|Add0~29 ;
wire \u_Sdram_Control_2Port|control1|Add0~30_combout ;
wire \u_Sdram_Control_2Port|control1|timer~0_combout ;
wire \u_Sdram_Control_2Port|control1|Add0~26_combout ;
wire \u_Sdram_Control_2Port|control1|timer~2_combout ;
wire \u_Sdram_Control_2Port|control1|Equal3~0_combout ;
wire \u_Sdram_Control_2Port|control1|Add0~20_combout ;
wire \u_Sdram_Control_2Port|control1|timer~5_combout ;
wire \u_Sdram_Control_2Port|control1|Equal3~1_combout ;
wire \u_Sdram_Control_2Port|control1|Equal3~4_combout ;
wire \u_Sdram_Control_2Port|control1|REF_REQ~0_combout ;
wire \u_Sdram_Control_2Port|control1|REF_REQ~q ;
wire \u_lcd_driver|vcnt[0]~12 ;
wire \u_lcd_driver|vcnt[1]~13_combout ;
wire \u_lcd_driver|vcnt[2]~15_combout ;
wire \u_lcd_driver|hcnt[0]~11_combout ;
wire \u_lcd_driver|Equal0~2_combout ;
wire \u_lcd_driver|hcnt[9]~29_combout ;
wire \u_lcd_driver|Equal0~3_combout ;
wire \u_lcd_driver|LessThan0~0_combout ;
wire \u_lcd_driver|hcnt[0]~12 ;
wire \u_lcd_driver|hcnt[1]~14 ;
wire \u_lcd_driver|hcnt[2]~16 ;
wire \u_lcd_driver|hcnt[3]~17_combout ;
wire \u_lcd_driver|hcnt[3]~18 ;
wire \u_lcd_driver|hcnt[4]~19_combout ;
wire \u_lcd_driver|hcnt[4]~20 ;
wire \u_lcd_driver|hcnt[5]~21_combout ;
wire \u_lcd_driver|hcnt[5]~22 ;
wire \u_lcd_driver|hcnt[6]~23_combout ;
wire \u_lcd_driver|hcnt[6]~24 ;
wire \u_lcd_driver|hcnt[7]~26 ;
wire \u_lcd_driver|hcnt[8]~27_combout ;
wire \u_lcd_driver|hcnt[8]~28 ;
wire \u_lcd_driver|hcnt[9]~30 ;
wire \u_lcd_driver|hcnt[10]~31_combout ;
wire \u_lcd_driver|Equal0~4_combout ;
wire \u_lcd_driver|LessThan2~1_combout ;
wire \u_lcd_driver|vcnt[7]~26 ;
wire \u_lcd_driver|vcnt[8]~28 ;
wire \u_lcd_driver|vcnt[9]~30 ;
wire \u_lcd_driver|vcnt[10]~31_combout ;
wire \u_lcd_driver|vcnt[8]~27_combout ;
wire \u_lcd_driver|LessThan2~0_combout ;
wire \u_lcd_driver|LessThan2~2_combout ;
wire \u_lcd_driver|vcnt[1]~14 ;
wire \u_lcd_driver|vcnt[2]~16 ;
wire \u_lcd_driver|vcnt[3]~18 ;
wire \u_lcd_driver|vcnt[4]~19_combout ;
wire \u_lcd_driver|vcnt[4]~20 ;
wire \u_lcd_driver|vcnt[5]~21_combout ;
wire \u_lcd_driver|vcnt[5]~22 ;
wire \u_lcd_driver|vcnt[6]~23_combout ;
wire \u_lcd_driver|vcnt[6]~24 ;
wire \u_lcd_driver|vcnt[7]~25_combout ;
wire \u_lcd_driver|vcnt[9]~29_combout ;
wire \u_lcd_driver|lcd_en~3_combout ;
wire \u_lcd_driver|vcnt[0]~11_combout ;
wire \u_lcd_driver|lcd_en~1_combout ;
wire \u_lcd_driver|lcd_en~2_combout ;
wire \u_lcd_driver|lcd_en~4_combout ;
wire \u_lcd_driver|hcnt[1]~13_combout ;
wire \u_lcd_driver|Equal0~1_combout ;
wire \u_lcd_driver|LessThan9~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|int_rdempty~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[2]~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[3]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~1_cout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~3_cout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~5_cout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~7_cout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~9_cout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~11_cout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~13_cout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~15_cout ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~16_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \cmos_vsync~input_o ;
wire \u_CMOS_Capture_RGB565|cmos_vsync_r[0]~feeder_combout ;
wire \u_i2c_timing_ctrl|i2c_config_index[0]~11 ;
wire \u_i2c_timing_ctrl|i2c_config_index[1]~12_combout ;
wire \comb~0_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr9~0_combout ;
wire \u_i2c_timing_ctrl|LessThan4~1_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[0]~16_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[1]~19 ;
wire \u_i2c_timing_ctrl|clk_cnt[2]~20_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[2]~21 ;
wire \u_i2c_timing_ctrl|clk_cnt[3]~23 ;
wire \u_i2c_timing_ctrl|clk_cnt[4]~24_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[4]~25 ;
wire \u_i2c_timing_ctrl|clk_cnt[5]~26_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[3]~22_combout ;
wire \u_i2c_timing_ctrl|LessThan1~1_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[8]~31 ;
wire \u_i2c_timing_ctrl|delay_cnt[9]~32_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[12]~38_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[14]~42_combout ;
wire \u_i2c_timing_ctrl|Equal0~0_combout ;
wire \u_i2c_timing_ctrl|LessThan0~1_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[15]~45 ;
wire \u_i2c_timing_ctrl|delay_cnt[16]~46_combout ;
wire \u_i2c_timing_ctrl|LessThan0~2_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[9]~33 ;
wire \u_i2c_timing_ctrl|delay_cnt[10]~34_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[10]~35 ;
wire \u_i2c_timing_ctrl|delay_cnt[11]~36_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[11]~37 ;
wire \u_i2c_timing_ctrl|delay_cnt[12]~39 ;
wire \u_i2c_timing_ctrl|delay_cnt[13]~40_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[13]~41 ;
wire \u_i2c_timing_ctrl|delay_cnt[14]~43 ;
wire \u_i2c_timing_ctrl|delay_cnt[15]~44_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[0]~48_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[1]~17 ;
wire \u_i2c_timing_ctrl|delay_cnt[2]~18_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[2]~19 ;
wire \u_i2c_timing_ctrl|delay_cnt[3]~20_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[3]~21 ;
wire \u_i2c_timing_ctrl|delay_cnt[4]~23 ;
wire \u_i2c_timing_ctrl|delay_cnt[5]~24_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[5]~25 ;
wire \u_i2c_timing_ctrl|delay_cnt[6]~27 ;
wire \u_i2c_timing_ctrl|delay_cnt[7]~29 ;
wire \u_i2c_timing_ctrl|delay_cnt[8]~30_combout ;
wire \u_i2c_timing_ctrl|Equal0~1_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[7]~28_combout ;
wire \u_i2c_timing_ctrl|delay_cnt[4]~22_combout ;
wire \u_i2c_timing_ctrl|Equal0~3_combout ;
wire \u_i2c_timing_ctrl|Equal0~4_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[5]~27 ;
wire \u_i2c_timing_ctrl|clk_cnt[6]~29 ;
wire \u_i2c_timing_ctrl|clk_cnt[7]~30_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[7]~31 ;
wire \u_i2c_timing_ctrl|clk_cnt[8]~33_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[8]~34 ;
wire \u_i2c_timing_ctrl|clk_cnt[9]~35_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[9]~36 ;
wire \u_i2c_timing_ctrl|clk_cnt[10]~37_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[10]~38 ;
wire \u_i2c_timing_ctrl|clk_cnt[11]~39_combout ;
wire \u_i2c_timing_ctrl|i2c_capture_en~0_combout ;
wire \u_i2c_timing_ctrl|i2c_capture_en~2_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[6]~28_combout ;
wire \u_i2c_timing_ctrl|LessThan1~0_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[9]~32_combout ;
wire \u_i2c_timing_ctrl|clk_cnt[0]~17 ;
wire \u_i2c_timing_ctrl|clk_cnt[1]~18_combout ;
wire \u_i2c_timing_ctrl|i2c_capture_en~4_combout ;
wire \u_i2c_timing_ctrl|i2c_transfer_en~1_combout ;
wire \u_i2c_timing_ctrl|i2c_transfer_en~q ;
wire \u_i2c_timing_ctrl|WideOr1~0_combout ;
wire \u_i2c_timing_ctrl|i2c_stream_cnt[3]~0_combout ;
wire \u_i2c_timing_ctrl|Mux16~7_combout ;
wire \u_i2c_timing_ctrl|Mux16~6_combout ;
wire \u_i2c_timing_ctrl|Mux16~8_combout ;
wire \u_i2c_timing_ctrl|Mux1~4_combout ;
wire \u_i2c_timing_ctrl|Mux0~0_combout ;
wire \u_i2c_timing_ctrl|LessThan4~0_combout ;
wire \u_i2c_timing_ctrl|Mux0~1_combout ;
wire \u_i2c_timing_ctrl|i2c_stream_cnt[0]~2_combout ;
wire \u_i2c_timing_ctrl|i2c_stream_cnt[0]~6_combout ;
wire \u_i2c_timing_ctrl|comb~0_combout ;
wire \u_i2c_timing_ctrl|Mux20~0_combout ;
wire \u_i2c_timing_ctrl|Mux20~1_combout ;
wire \u_i2c_timing_ctrl|i2c_stream_cnt[2]~4_combout ;
wire \u_i2c_timing_ctrl|i2c_stream_cnt[3]~3_combout ;
wire \u_i2c_timing_ctrl|always4~0_combout ;
wire \u_i2c_timing_ctrl|Mux12~0_combout ;
wire \u_i2c_timing_ctrl|Mux4~1_combout ;
wire \u_i2c_timing_ctrl|Mux21~0_combout ;
wire \u_i2c_timing_ctrl|Mux21~1_combout ;
wire \u_i2c_timing_ctrl|WideOr2~0_combout ;
wire \u_i2c_timing_ctrl|WideOr2~2_combout ;
wire \u_i2c_timing_ctrl|Mux3~0_combout ;
wire \u_i2c_timing_ctrl|Mux17~0_combout ;
wire \u_i2c_timing_ctrl|Mux19~0_combout ;
wire \u_i2c_timing_ctrl|Mux16~2_combout ;
wire \u_i2c_timing_ctrl|Mux16~5_combout ;
wire \u_i2c_timing_ctrl|Mux18~0_combout ;
wire \u_i2c_timing_ctrl|Mux18~1_combout ;
wire \u_i2c_timing_ctrl|Mux18~2_combout ;
wire \u_i2c_timing_ctrl|WideOr0~0_combout ;
wire \u_i2c_timing_ctrl|WideOr0~combout ;
wire \u_i2c_timing_ctrl|Mux5~0_combout ;
wire \u_i2c_timing_ctrl|Mux9~2_combout ;
wire \u_i2c_timing_ctrl|Mux9~0_combout ;
wire \u_i2c_timing_ctrl|Mux9~1_combout ;
wire \u_i2c_timing_ctrl|Mux9~3_combout ;
wire \u_i2c_timing_ctrl|Mux16~3_combout ;
wire \u_i2c_timing_ctrl|WideOr1~4_combout ;
wire \u_i2c_timing_ctrl|WideOr1~3_combout ;
wire \u_i2c_timing_ctrl|WideOr1~5_combout ;
wire \u_i2c_timing_ctrl|WideOr1~1_combout ;
wire \u_i2c_timing_ctrl|WideOr1~combout ;
wire \u_i2c_timing_ctrl|Mux15~0_combout ;
wire \u_i2c_timing_ctrl|Mux8~0_combout ;
wire \u_i2c_timing_ctrl|Mux8~1_combout ;
wire \u_i2c_timing_ctrl|WideOr4~0_combout ;
wire \u_i2c_timing_ctrl|WideOr4~1_combout ;
wire \u_i2c_timing_ctrl|Mux16~4_combout ;
wire \u_i2c_timing_ctrl|WideOr13~0_combout ;
wire \u_i2c_timing_ctrl|WideOr3~combout ;
wire \u_i2c_timing_ctrl|Mux16~0_combout ;
wire \u_i2c_timing_ctrl|Selector13~5_combout ;
wire \u_i2c_timing_ctrl|WideOr13~2_combout ;
wire \u_i2c_timing_ctrl|Selector13~2_combout ;
wire \u_i2c_timing_ctrl|WideOr13~1_combout ;
wire \u_i2c_timing_ctrl|Mux11~0_combout ;
wire \u_i2c_timing_ctrl|WideOr14~0_combout ;
wire \u_i2c_timing_ctrl|WideOr14~1_combout ;
wire \u_i2c_timing_ctrl|Selector15~0_combout ;
wire \u_i2c_timing_ctrl|Selector15~1_combout ;
wire \u_i2c_timing_ctrl|i2c_capture_en~5_combout ;
wire \u_i2c_timing_ctrl|i2c_capture_en~q ;
wire \u_i2c_timing_ctrl|i2c_ack3~q ;
wire \u_i2c_timing_ctrl|i2c_wdata~5_combout ;
wire \u_i2c_timing_ctrl|Selector13~3_combout ;
wire \u_i2c_timing_ctrl|Selector13~4_combout ;
wire \u_i2c_timing_ctrl|i2c_ack1~q ;
wire \u_i2c_timing_ctrl|Selector16~0_combout ;
wire \u_i2c_timing_ctrl|Selector16~1_combout ;
wire \u_i2c_timing_ctrl|i2c_ack~q ;
wire \u_i2c_timing_ctrl|i2c_config_index[7]~27_combout ;
wire \u_i2c_timing_ctrl|i2c_config_index[1]~13 ;
wire \u_i2c_timing_ctrl|i2c_config_index[2]~14_combout ;
wire \u_i2c_timing_ctrl|i2c_config_index[2]~15 ;
wire \u_i2c_timing_ctrl|i2c_config_index[3]~16_combout ;
wire \u_i2c_timing_ctrl|i2c_config_index[3]~17 ;
wire \u_i2c_timing_ctrl|i2c_config_index[4]~18_combout ;
wire \u_i2c_timing_ctrl|i2c_config_index[4]~19 ;
wire \u_i2c_timing_ctrl|i2c_config_index[5]~20_combout ;
wire \u_i2c_timing_ctrl|i2c_config_index[5]~21 ;
wire \u_i2c_timing_ctrl|i2c_config_index[6]~22_combout ;
wire \u_i2c_timing_ctrl|i2c_config_index[0]~10_combout ;
wire \comb~1_combout ;
wire \comb~2_combout ;
wire \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~3_combout ;
wire \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0_combout ;
wire \u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~5_combout ;
wire \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~1_combout ;
wire \u_CMOS_Capture_RGB565|LessThan0~0_combout ;
wire \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~2_combout ;
wire \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~4_combout ;
wire \u_CMOS_Capture_RGB565|always2~0_combout ;
wire \u_CMOS_Capture_RGB565|frame_sync_flag~0_combout ;
wire \u_CMOS_Capture_RGB565|frame_sync_flag~feeder_combout ;
wire \u_CMOS_Capture_RGB565|frame_sync_flag~q ;
wire \cmos_href~input_o ;
wire \u_CMOS_Capture_RGB565|byte_flag~0_combout ;
wire \u_CMOS_Capture_RGB565|byte_flag~q ;
wire \u_CMOS_Capture_RGB565|byte_flag_r~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[6]~feeder_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~15_cout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ;
wire \u_Sdram_Control_2Port|RD_MASK~2_combout ;
wire \u_Sdram_Control_2Port|mRD~q ;
wire \u_Sdram_Control_2Port|Pre_RD~feeder_combout ;
wire \u_Sdram_Control_2Port|Pre_RD~q ;
wire \u_Sdram_Control_2Port|Add4~8_combout ;
wire \u_Sdram_Control_2Port|ST[4]~12_combout ;
wire \u_Sdram_Control_2Port|ST[5]~10_combout ;
wire \u_Sdram_Control_2Port|Equal5~0_combout ;
wire \u_Sdram_Control_2Port|Equal8~0_combout ;
wire \u_Sdram_Control_2Port|Equal6~0_combout ;
wire \u_Sdram_Control_2Port|Selector0~0_combout ;
wire \u_Sdram_Control_2Port|CMD[0]~0_combout ;
wire \u_Sdram_Control_2Port|Selector1~0_combout ;
wire \u_Sdram_Control_2Port|control1|Equal2~0_combout ;
wire \u_Sdram_Control_2Port|control1|WRITEA~q ;
wire \u_Sdram_Control_2Port|command1|always0~6_combout ;
wire \u_Sdram_Control_2Port|command1|ex_write~0_combout ;
wire \u_Sdram_Control_2Port|command1|ex_write~q ;
wire \u_Sdram_Control_2Port|command1|rp_shift[0]~0_combout ;
wire \u_Sdram_Control_2Port|control1|Equal1~0_combout ;
wire \u_Sdram_Control_2Port|control1|READA~q ;
wire \u_Sdram_Control_2Port|command1|always0~5_combout ;
wire \u_Sdram_Control_2Port|command1|ex_read~0_combout ;
wire \u_Sdram_Control_2Port|command1|ex_read~q ;
wire \u_Sdram_Control_2Port|mLENGTH[8]~0_combout ;
wire \u_Sdram_Control_2Port|Equal0~0_combout ;
wire \u_Sdram_Control_2Port|Equal0~1_combout ;
wire \u_Sdram_Control_2Port|PM_STOP~q ;
wire \u_Sdram_Control_2Port|command1|rp_shift~5_combout ;
wire \u_Sdram_Control_2Port|command1|rp_shift~6_combout ;
wire \u_Sdram_Control_2Port|command1|rp_shift~4_combout ;
wire \u_Sdram_Control_2Port|command1|rp_shift[0]~1_combout ;
wire \u_Sdram_Control_2Port|command1|rp_shift~3_combout ;
wire \u_Sdram_Control_2Port|command1|rp_shift~2_combout ;
wire \u_Sdram_Control_2Port|command1|rp_done~0_combout ;
wire \u_Sdram_Control_2Port|command1|rp_done~q ;
wire \u_Sdram_Control_2Port|command1|always0~1_combout ;
wire \u_Sdram_Control_2Port|command1|always0~2_combout ;
wire \u_Sdram_Control_2Port|command1|do_refresh~q ;
wire \u_Sdram_Control_2Port|command1|CM_ACK~0_combout ;
wire \u_Sdram_Control_2Port|command1|CM_ACK~q ;
wire \u_Sdram_Control_2Port|control1|always1~0_combout ;
wire \u_Sdram_Control_2Port|control1|CMD_ACK~q ;
wire \u_Sdram_Control_2Port|ST[4]~1_combout ;
wire \u_Sdram_Control_2Port|Add4~0_combout ;
wire \u_Sdram_Control_2Port|ST[0]~2_combout ;
wire \u_Sdram_Control_2Port|ST[0]~3_combout ;
wire \u_Sdram_Control_2Port|Add4~1 ;
wire \u_Sdram_Control_2Port|Add4~2_combout ;
wire \u_Sdram_Control_2Port|ST[1]~4_combout ;
wire \u_Sdram_Control_2Port|ST[1]~5_combout ;
wire \u_Sdram_Control_2Port|Add4~3 ;
wire \u_Sdram_Control_2Port|Add4~4_combout ;
wire \u_Sdram_Control_2Port|ST[2]~11_combout ;
wire \u_Sdram_Control_2Port|Equal5~2_combout ;
wire \u_Sdram_Control_2Port|Equal7~0_combout ;
wire \u_Sdram_Control_2Port|Equal4~2_combout ;
wire \u_Sdram_Control_2Port|ST[8]~6_combout ;
wire \u_Sdram_Control_2Port|ST[3]~13_combout ;
wire \u_Sdram_Control_2Port|Add4~5 ;
wire \u_Sdram_Control_2Port|Add4~7 ;
wire \u_Sdram_Control_2Port|Add4~9 ;
wire \u_Sdram_Control_2Port|Add4~11 ;
wire \u_Sdram_Control_2Port|Add4~12_combout ;
wire \u_Sdram_Control_2Port|ST[6]~9_combout ;
wire \u_Sdram_Control_2Port|Add4~13 ;
wire \u_Sdram_Control_2Port|Add4~14_combout ;
wire \u_Sdram_Control_2Port|ST[7]~8_combout ;
wire \u_Sdram_Control_2Port|Add4~15 ;
wire \u_Sdram_Control_2Port|Add4~16_combout ;
wire \u_Sdram_Control_2Port|ST[8]~14_combout ;
wire \u_Sdram_Control_2Port|Equal5~1_combout ;
wire \u_Sdram_Control_2Port|always4~0_combout ;
wire \u_Sdram_Control_2Port|WR_MASK~0_combout ;
wire \u_Sdram_Control_2Port|mWR~q ;
wire \cmos_pclk~input_o ;
wire \cmos_pclk~inputclkctrl_outclk ;
wire \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \u_CMOS_Capture_RGB565|cmos_href_r[0]~feeder_combout ;
wire \u_CMOS_Capture_RGB565|cmos_frame_href~0_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[1]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[2]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[4]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]~feeder_combout ;
wire \u_CMOS_Capture_RGB565|cmos_frame_clken~0_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[0]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[1]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[2]~feeder_combout ;
wire \cmos_data[4]~input_o ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data_r[7]~0_combout ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[4]~0_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~19_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~24_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.100~q ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~20_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.101~q ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~22_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.010~q ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~23_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.011~q ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~0_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[4]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~0_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~4_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.000~q ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~21_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.001~q ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ;
wire \cmos_data[1]~input_o ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[1]~3_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[1]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~6_combout ;
wire \cmos_data[2]~input_o ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[2]~2_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~5_combout ;
wire \cmos_data[3]~input_o ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[3]~1_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~2_combout ;
wire \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan3~0_combout ;
wire \cmos_data[5]~input_o ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[5]~4_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~3_combout ;
wire \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan3~1_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5]~0_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[2]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~1_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~3_combout ;
wire \cmos_data[0]~input_o ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[0]~5_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[0]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~5_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[4]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~1_combout ;
wire \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan0~0_combout ;
wire \cmos_data[6]~input_o ;
wire \u_CMOS_Capture_RGB565|cmos_frame_data[6]~6_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~9_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[3]~feeder_combout ;
wire \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~2_combout ;
wire \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~2_combout ;
wire \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan1~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan2~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~3_combout ;
wire \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~q ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data~q ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13~q ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~1_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~q ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit1~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit1~q ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23~q ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22~q ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21~q ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit2~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit2~q ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33~q ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32~q ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit3~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit3~q ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit4~0_combout ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit4~q ;
wire \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ;
wire \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[0]~0_combout ;
wire \u_Sdram_Control_2Port|command1|do_reada~0_combout ;
wire \u_Sdram_Control_2Port|command1|do_reada~q ;
wire \u_Sdram_Control_2Port|command1|do_initial~q ;
wire \u_Sdram_Control_2Port|command1|oe1~0_combout ;
wire \u_Sdram_Control_2Port|command1|oe1~1_combout ;
wire \u_Sdram_Control_2Port|command1|oe1~q ;
wire \u_Sdram_Control_2Port|command1|OE~feeder_combout ;
wire \u_Sdram_Control_2Port|command1|OE~q ;
wire \u_Sdram_Control_2Port|mDATAIN[1]~1_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[2]~2_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[3]~3_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[4]~4_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[5]~5_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[6]~6_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[7]~7_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[8]~8_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[9]~9_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[10]~10_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[11]~11_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[12]~12_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[13]~13_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[14]~14_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[15]~15_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[16]~16_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[17]~17_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[18]~18_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[19]~19_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[20]~20_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[21]~21_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[22]~22_combout ;
wire \u_Sdram_Control_2Port|mDATAIN[23]~23_combout ;
wire \u_i2c_timing_ctrl|i2c_stream_cnt[1]~5_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr15~5_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr15~2_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr15~3_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr15~4_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr15~6_combout ;
wire \u_i2c_timing_ctrl|Mux5~1_combout ;
wire \u_i2c_timing_ctrl|Selector12~1_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr7~3_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr7~4_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr7~1_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr7~6_combout ;
wire \u_i2c_timing_ctrl|i2c_config_index[6]~23 ;
wire \u_i2c_timing_ctrl|i2c_config_index[7]~25_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr15~0_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr13~8_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr9~1_combout ;
wire \u_i2c_timing_ctrl|Selector12~0_combout ;
wire \u_i2c_timing_ctrl|Selector12~2_combout ;
wire \u_i2c_timing_ctrl|Selector12~3_combout ;
wire \u_i2c_timing_ctrl|Selector12~4_combout ;
wire \u_i2c_timing_ctrl|i2c_wdata[0]~6_combout ;
wire \u_i2c_timing_ctrl|i2c_wdata[0]~4_combout ;
wire \u_i2c_timing_ctrl|i2c_wdata[0]~9_combout ;
wire \u_i2c_timing_ctrl|i2c_wdata[0]~7_combout ;
wire \u_i2c_timing_ctrl|Selector6~1_combout ;
wire \u_i2c_timing_ctrl|Selector11~3_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr6~5_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr6~1_combout ;
wire \u_I2C_OV7725_YUV422_Config|WideOr6~6_combout ;
wire \u_i2c_timing_ctrl|Selector11~4_combout ;
wire \u_i2c_timing_ctrl|Selector11~5_combout ;
wire \u_i2c_timing_ctrl|Mux22~1_combout ;
wire \u_i2c_timing_ctrl|Selector0~1_combout ;
wire \u_i2c_timing_ctrl|Selector0~0_combout ;
wire \u_i2c_timing_ctrl|Selector0~2_combout ;
wire \u_i2c_timing_ctrl|Selector0~4_combout ;
wire \u_i2c_timing_ctrl|i2c_sdat_out~q ;
wire \u_i2c_timing_ctrl|comb~1_combout ;
wire \u_i2c_timing_ctrl|comb~2_combout ;
wire \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \u_Sdram_Control_2Port|command1|CS_N~q ;
wire \u_Sdram_Control_2Port|CKE~0_combout ;
wire \u_Sdram_Control_2Port|CKE~q ;
wire \u_Sdram_Control_2Port|CS_N~feeder_combout ;
wire \u_Sdram_Control_2Port|CS_N~q ;
wire \u_Sdram_Control_2Port|command1|rw_flag~1_combout ;
wire \u_Sdram_Control_2Port|command1|rw_flag~2_combout ;
wire \u_Sdram_Control_2Port|command1|rw_flag~q ;
wire \u_Sdram_Control_2Port|command1|WE_N~1_combout ;
wire \u_Sdram_Control_2Port|command1|WE_N~feeder_combout ;
wire \u_Sdram_Control_2Port|command1|WE_N~q ;
wire \u_Sdram_Control_2Port|WE_N~0_combout ;
wire \u_Sdram_Control_2Port|WE_N~q ;
wire \u_Sdram_Control_2Port|command1|rw_shift~0_combout ;
wire \u_Sdram_Control_2Port|command1|do_rw~0_combout ;
wire \u_Sdram_Control_2Port|command1|do_rw~q ;
wire \u_Sdram_Control_2Port|command1|WE_N~0_combout ;
wire \u_Sdram_Control_2Port|command1|CAS_N~0_combout ;
wire \u_Sdram_Control_2Port|command1|CAS_N~feeder_combout ;
wire \u_Sdram_Control_2Port|command1|CAS_N~q ;
wire \u_Sdram_Control_2Port|CAS_N~0_combout ;
wire \u_Sdram_Control_2Port|CAS_N~q ;
wire \u_Sdram_Control_2Port|RAS_N~0_combout ;
wire \u_Sdram_Control_2Port|RAS_N~q ;
wire \u_Sdram_Control_2Port|LessThan7~0_combout ;
wire \u_Sdram_Control_2Port|Add10~10_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR~11_combout ;
wire \u_Sdram_Control_2Port|Add10~8_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR~10_combout ;
wire \u_Sdram_Control_2Port|LessThan7~2_combout ;
wire \u_Sdram_Control_2Port|LessThan10~0_combout ;
wire \u_Sdram_Control_2Port|LessThan7~3_combout ;
wire \u_Sdram_Control_2Port|Add7~1 ;
wire \u_Sdram_Control_2Port|Add7~2_combout ;
wire \u_Sdram_Control_2Port|rWR_ADDR~6_combout ;
wire \u_Sdram_Control_2Port|mWR_DONE~0_combout ;
wire \u_Sdram_Control_2Port|Equal9~0_combout ;
wire \u_Sdram_Control_2Port|Equal7~2_combout ;
wire \u_Sdram_Control_2Port|mWR_DONE~1_combout ;
wire \u_Sdram_Control_2Port|Read~1_combout ;
wire \u_Sdram_Control_2Port|Write~2_combout ;
wire \u_Sdram_Control_2Port|Write~q ;
wire \u_Sdram_Control_2Port|mWR_DONE~2_combout ;
wire \u_Sdram_Control_2Port|mWR_DONE~q ;
wire \u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout ;
wire \u_Sdram_Control_2Port|Add7~3 ;
wire \u_Sdram_Control_2Port|Add7~4_combout ;
wire \u_Sdram_Control_2Port|rWR_ADDR~7_combout ;
wire \u_Sdram_Control_2Port|Add7~5 ;
wire \u_Sdram_Control_2Port|Add7~6_combout ;
wire \u_Sdram_Control_2Port|rWR_ADDR~8_combout ;
wire \u_Sdram_Control_2Port|Add7~7 ;
wire \u_Sdram_Control_2Port|Add7~8_combout ;
wire \u_Sdram_Control_2Port|rWR_ADDR~9_combout ;
wire \u_Sdram_Control_2Port|Add7~9 ;
wire \u_Sdram_Control_2Port|Add7~10_combout ;
wire \u_Sdram_Control_2Port|rWR_ADDR~10_combout ;
wire \u_Sdram_Control_2Port|Add7~11 ;
wire \u_Sdram_Control_2Port|Add7~12_combout ;
wire \u_Sdram_Control_2Port|rWR_ADDR~11_combout ;
wire \u_Sdram_Control_2Port|Add7~13 ;
wire \u_Sdram_Control_2Port|Add7~14_combout ;
wire \u_Sdram_Control_2Port|rWR_ADDR~12_combout ;
wire \u_Sdram_Control_2Port|Add7~15 ;
wire \u_Sdram_Control_2Port|Add7~16_combout ;
wire \u_Sdram_Control_2Port|rWR_ADDR~13_combout ;
wire \u_Sdram_Control_2Port|LessThan4~1_combout ;
wire \u_Sdram_Control_2Port|LessThan4~0_combout ;
wire \u_Sdram_Control_2Port|LessThan4~2_combout ;
wire \u_Sdram_Control_2Port|Add7~17 ;
wire \u_Sdram_Control_2Port|Add7~19 ;
wire \u_Sdram_Control_2Port|Add7~20_combout ;
wire \u_Sdram_Control_2Port|rWR_ADDR[18]~15_combout ;
wire \u_Sdram_Control_2Port|LessThan4~3_combout ;
wire \u_Sdram_Control_2Port|Add7~21 ;
wire \u_Sdram_Control_2Port|Add7~23 ;
wire \u_Sdram_Control_2Port|Add7~24_combout ;
wire \u_Sdram_Control_2Port|rWR_ADDR[20]~2_combout ;
wire \u_Sdram_Control_2Port|Add7~22_combout ;
wire \u_Sdram_Control_2Port|rWR_ADDR~16_combout ;
wire \u_Sdram_Control_2Port|LessThan3~0_combout ;
wire \u_Sdram_Control_2Port|LessThan3~1_combout ;
wire \u_Sdram_Control_2Port|LessThan3~2_combout ;
wire \u_Sdram_Control_2Port|LessThan1~0_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR~4_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR~9_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR~7_combout ;
wire \u_Sdram_Control_2Port|Add10~0_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR~6_combout ;
wire \u_Sdram_Control_2Port|Add10~1 ;
wire \u_Sdram_Control_2Port|Add10~3 ;
wire \u_Sdram_Control_2Port|Add10~5 ;
wire \u_Sdram_Control_2Port|Add10~7 ;
wire \u_Sdram_Control_2Port|Add10~9 ;
wire \u_Sdram_Control_2Port|Add10~11 ;
wire \u_Sdram_Control_2Port|Add10~12_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR~12_combout ;
wire \u_Sdram_Control_2Port|Add10~13 ;
wire \u_Sdram_Control_2Port|Add10~14_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR~13_combout ;
wire \u_Sdram_Control_2Port|Add10~15 ;
wire \u_Sdram_Control_2Port|Add10~16_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR~14_combout ;
wire \u_Sdram_Control_2Port|Add10~17 ;
wire \u_Sdram_Control_2Port|Add10~18_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR~15_combout ;
wire \u_Sdram_Control_2Port|Add10~19 ;
wire \u_Sdram_Control_2Port|Add10~20_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR~16_combout ;
wire \u_Sdram_Control_2Port|LessThan10~3_combout ;
wire \u_Sdram_Control_2Port|Add10~4_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR~8_combout ;
wire \u_Sdram_Control_2Port|LessThan10~1_combout ;
wire \u_Sdram_Control_2Port|LessThan10~2_combout ;
wire \u_Sdram_Control_2Port|LessThan10~4_combout ;
wire \u_Sdram_Control_2Port|Pre_WR~feeder_combout ;
wire \u_Sdram_Control_2Port|Pre_WR~q ;
wire \u_Sdram_Control_2Port|Write~0_combout ;
wire \u_Sdram_Control_2Port|Read~0_combout ;
wire \u_Sdram_Control_2Port|Read~2_combout ;
wire \u_Sdram_Control_2Port|Read~q ;
wire \u_Sdram_Control_2Port|mRD_DONE~0_combout ;
wire \u_Sdram_Control_2Port|mRD_DONE~q ;
wire \u_Sdram_Control_2Port|rRD_ADDR[21]~2_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout ;
wire \u_Sdram_Control_2Port|Add10~21 ;
wire \u_Sdram_Control_2Port|Add10~22_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR[19]~17_combout ;
wire \u_Sdram_Control_2Port|Add10~23 ;
wire \u_Sdram_Control_2Port|Add10~24_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR[20]~5_combout ;
wire \u_Sdram_Control_2Port|mADDR~0_combout ;
wire \u_Sdram_Control_2Port|mLENGTH[8]~1_combout ;
wire \u_Sdram_Control_2Port|control1|SADDR[20]~feeder_combout ;
wire \u_Sdram_Control_2Port|command1|BA~4_combout ;
wire \u_Sdram_Control_2Port|BA[0]~feeder_combout ;
wire \u_Sdram_Control_2Port|Add7~25 ;
wire \u_Sdram_Control_2Port|Add7~26_combout ;
wire \u_Sdram_Control_2Port|rWR_ADDR[21]~4_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR[21]~18_combout ;
wire \u_Sdram_Control_2Port|rRD_ADDR[21]~19_combout ;
wire \u_Sdram_Control_2Port|mADDR~1_combout ;
wire \u_Sdram_Control_2Port|control1|SADDR[21]~feeder_combout ;
wire \u_Sdram_Control_2Port|command1|BA~5_combout ;
wire \u_Sdram_Control_2Port|BA[1]~feeder_combout ;
wire \u_Sdram_Control_2Port|Add7~0_combout ;
wire \u_Sdram_Control_2Port|rWR_ADDR~5_combout ;
wire \u_Sdram_Control_2Port|mADDR~2_combout ;
wire \u_Sdram_Control_2Port|control1|SADDR[8]~feeder_combout ;
wire \u_Sdram_Control_2Port|command1|SA~0_combout ;
wire \u_Sdram_Control_2Port|SA~0_combout ;
wire \u_Sdram_Control_2Port|SA~1_combout ;
wire \u_Sdram_Control_2Port|command1|always4~0_combout ;
wire \u_Sdram_Control_2Port|mADDR~4_combout ;
wire \u_Sdram_Control_2Port|control1|SADDR[10]~feeder_combout ;
wire \u_Sdram_Control_2Port|command1|SA~2_combout ;
wire \u_Sdram_Control_2Port|SA~2_combout ;
wire \u_Sdram_Control_2Port|mADDR~5_combout ;
wire \u_Sdram_Control_2Port|control1|SADDR[11]~feeder_combout ;
wire \u_Sdram_Control_2Port|command1|SA~3_combout ;
wire \u_Sdram_Control_2Port|SA~3_combout ;
wire \u_Sdram_Control_2Port|mADDR~6_combout ;
wire \u_Sdram_Control_2Port|control1|SADDR[12]~feeder_combout ;
wire \u_Sdram_Control_2Port|command1|SA~4_combout ;
wire \u_Sdram_Control_2Port|SA~4_combout ;
wire \u_Sdram_Control_2Port|mADDR~7_combout ;
wire \u_Sdram_Control_2Port|control1|SADDR[13]~feeder_combout ;
wire \u_Sdram_Control_2Port|command1|SA~5_combout ;
wire \u_Sdram_Control_2Port|SA~5_combout ;
wire \u_Sdram_Control_2Port|mADDR~8_combout ;
wire \u_Sdram_Control_2Port|control1|SADDR[14]~feeder_combout ;
wire \u_Sdram_Control_2Port|command1|SA~6_combout ;
wire \u_Sdram_Control_2Port|SA~6_combout ;
wire \u_Sdram_Control_2Port|mADDR~9_combout ;
wire \u_Sdram_Control_2Port|control1|SADDR[15]~feeder_combout ;
wire \u_Sdram_Control_2Port|command1|SA~7_combout ;
wire \u_Sdram_Control_2Port|SA~7_combout ;
wire \u_Sdram_Control_2Port|SA~8_combout ;
wire \u_Sdram_Control_2Port|Add7~18_combout ;
wire \u_Sdram_Control_2Port|rWR_ADDR~14_combout ;
wire \u_Sdram_Control_2Port|mADDR~11_combout ;
wire \u_Sdram_Control_2Port|control1|SADDR[17]~feeder_combout ;
wire \u_Sdram_Control_2Port|command1|SA~9_combout ;
wire \u_Sdram_Control_2Port|SA~9_combout ;
wire \u_Sdram_Control_2Port|mADDR~12_combout ;
wire \u_Sdram_Control_2Port|control1|SADDR[18]~feeder_combout ;
wire \u_Sdram_Control_2Port|command1|SA~10_combout ;
wire \u_Sdram_Control_2Port|SA~10_combout ;
wire \u_Sdram_Control_2Port|command1|SA~11_combout ;
wire \u_Sdram_Control_2Port|SA~11_combout ;
wire \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \u_lcd_driver|LessThan8~0_combout ;
wire \u_lcd_driver|hcnt[7]~25_combout ;
wire \u_lcd_driver|LessThan1~0_combout ;
wire \u_lcd_driver|LessThan3~0_combout ;
wire \u_lcd_driver|LessThan3~1_combout ;
wire \u_lcd_driver|lcd_blank~combout ;
wire \u_lcd_driver|lcd_en~6_combout ;
wire \sdram_data[0]~input_o ;
wire \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout ;
wire \sdram_data[1]~input_o ;
wire \sdram_data[8]~input_o ;
wire \sdram_data[9]~input_o ;
wire \sdram_data[10]~input_o ;
wire \sdram_data[11]~input_o ;
wire \sdram_data[12]~input_o ;
wire \sdram_data[13]~input_o ;
wire \sdram_data[14]~input_o ;
wire \sdram_data[15]~input_o ;
wire \sdram_data[16]~input_o ;
wire \sdram_data[17]~input_o ;
wire \sdram_data[18]~input_o ;
wire \sdram_data[19]~input_o ;
wire \sdram_data[20]~input_o ;
wire \sdram_data[21]~input_o ;
wire \sdram_data[22]~input_o ;
wire \sdram_data[23]~input_o ;
wire \u_lcd_driver|lcd_en~5_combout ;
wire \u_lcd_driver|lcd_rgb[16]~0_combout ;
wire \u_lcd_driver|lcd_rgb[17]~1_combout ;
wire \u_lcd_driver|lcd_rgb[18]~2_combout ;
wire \u_lcd_driver|lcd_rgb[19]~3_combout ;
wire \u_lcd_driver|lcd_rgb[20]~4_combout ;
wire \u_lcd_driver|lcd_rgb[21]~5_combout ;
wire \u_lcd_driver|lcd_rgb[22]~6_combout ;
wire \u_lcd_driver|lcd_rgb[23]~7_combout ;
wire \u_lcd_driver|lcd_rgb[8]~8_combout ;
wire \u_lcd_driver|lcd_rgb[9]~9_combout ;
wire \u_lcd_driver|lcd_rgb[10]~10_combout ;
wire \u_lcd_driver|lcd_rgb[11]~11_combout ;
wire \u_lcd_driver|lcd_rgb[12]~12_combout ;
wire \u_lcd_driver|lcd_rgb[13]~13_combout ;
wire \u_lcd_driver|lcd_rgb[14]~14_combout ;
wire \u_lcd_driver|lcd_rgb[15]~15_combout ;
wire \u_lcd_driver|lcd_rgb[0]~16_combout ;
wire \u_lcd_driver|lcd_rgb[1]~17_combout ;
wire \sdram_data[2]~input_o ;
wire \sdram_data[3]~input_o ;
wire \sdram_data[4]~input_o ;
wire \sdram_data[5]~input_o ;
wire \sdram_data[6]~input_o ;
wire \sdram_data[7]~input_o ;
wire \u_lcd_driver|lcd_rgb[2]~18_combout ;
wire \u_lcd_driver|lcd_rgb[3]~19_combout ;
wire \u_lcd_driver|lcd_rgb[4]~20_combout ;
wire \u_lcd_driver|lcd_rgb[5]~21_combout ;
wire \u_lcd_driver|lcd_rgb[6]~22_combout ;
wire \u_lcd_driver|lcd_rgb[7]~23_combout ;
wire \u_i2c_timing_ctrl|i2c_sclk~0_combout ;
wire \u_i2c_timing_ctrl|i2c_sclk~1_combout ;
wire \u_i2c_timing_ctrl|i2c_capture_en~3_combout ;
wire \u_i2c_timing_ctrl|i2c_ctrl_clk~0_combout ;
wire \u_i2c_timing_ctrl|i2c_ctrl_clk~1_combout ;
wire \u_i2c_timing_ctrl|i2c_ctrl_clk~q ;
wire \u_i2c_timing_ctrl|i2c_sclk~2_combout ;
wire \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ;
wire \u_led_74595_driver|led_cnt~3_combout ;
wire \u_led_74595_driver|led_cnt[0]~1_combout ;
wire \u_led_74595_driver|led_cnt~4_combout ;
wire \u_led_74595_driver|led595_clk~1_combout ;
wire \u_led_74595_driver|led_cnt~2_combout ;
wire \u_led_74595_driver|led_cnt~0_combout ;
wire \u_led_74595_driver|shift_state~0_combout ;
wire \u_led_74595_driver|shift_state~1_combout ;
wire \u_led_74595_driver|shift_state~q ;
wire \u_led_74595_driver|delay_cnt~2_combout ;
wire \u_led_74595_driver|delay_cnt~0_combout ;
wire \u_led_74595_driver|led595_clk~0_combout ;
wire \u_led_74595_driver|led595_latch~0_combout ;
wire \u_led_74595_driver|led595_latch~combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [32:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode442w ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode402w ;
wire [8:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [4:0] \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r ;
wire [7:0] \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 ;
wire [1:0] \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_clken_r ;
wire [1:0] \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b ;
wire [9:0] \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit ;
wire [21:0] \u_Sdram_Control_2Port|rWR_ADDR ;
wire [21:0] \u_Sdram_Control_2Port|mADDR ;
wire [1:0] \u_Sdram_Control_2Port|BA ;
wire [15:0] \u_Sdram_Control_2Port|control1|init_timer ;
wire [11:0] \u_Sdram_Control_2Port|command1|SA ;
wire [23:0] \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [23:0] \u_system_ctrl_pll|u_system_init_delay|delay_cnt ;
wire [7:0] \u_i2c_timing_ctrl|i2c_config_index ;
wire [9:0] \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a ;
wire [8:0] \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_b ;
wire [2:0] \u_led_74595_driver|delay_cnt ;
wire [5:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [2:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode412w ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode365w ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [7:0] \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb ;
wire [7:0] \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 ;
wire [1:0] \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r ;
wire [1:0] \u_Sdram_Control_2Port|CMD ;
wire [15:0] \u_Sdram_Control_2Port|control1|timer ;
wire [7:0] \u_Sdram_Control_2Port|command1|command_delay ;
wire [8:0] \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_b ;
wire [2:0] \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a ;
wire [9:0] \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a ;
wire [3:0] \u_i2c_timing_ctrl|i2c_stream_cnt ;
wire [15:0] \u_i2c_timing_ctrl|clk_cnt ;
wire [15:0] \u_CMOS_Capture_RGB565|cmos_frame_data_r ;
wire [9:0] \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [2:0] \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a ;
wire [9:0] \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a ;
wire [9:0] \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g ;
wire [10:0] \u_lcd_driver|hcnt ;
wire [3:0] \u_led_74595_driver|led_cnt ;
wire [32:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit ;
wire [32:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode422w ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode382w ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [9:0] \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a ;
wire [7:0] \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr ;
wire [7:0] \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 ;
wire [1:0] \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r ;
wire [8:0] \u_Sdram_Control_2Port|mLENGTH ;
wire [11:0] \u_Sdram_Control_2Port|SA ;
wire [3:0] \u_Sdram_Control_2Port|command1|rp_shift ;
wire [9:0] \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g ;
wire [4:0] \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \u_i2c_timing_ctrl|i2c_wdata ;
wire [4:0] \u_i2c_timing_ctrl|current_state ;
wire [1:0] \u_CMOS_Capture_RGB565|cmos_href_r ;
wire [8:0] \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_a ;
wire [23:0] \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [9:0] \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [2:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [4:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs ;
wire [4:0] \auto_signaltap_0|acq_trigger_in_reg ;
wire [4:0] \auto_signaltap_0|acq_data_in_reg ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode432w ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode392w ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [4:0] \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r ;
wire [7:0] \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 ;
wire [21:0] \u_Sdram_Control_2Port|rRD_ADDR ;
wire [9:0] \u_Sdram_Control_2Port|ST ;
wire [21:0] \u_Sdram_Control_2Port|control1|SADDR ;
wire [1:0] \u_Sdram_Control_2Port|command1|rw_shift ;
wire [1:0] \u_Sdram_Control_2Port|command1|BA ;
wire [9:0] \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g ;
wire [2:0] \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a ;
wire [9:0] \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a ;
wire [16:0] \u_i2c_timing_ctrl|delay_cnt ;
wire [1:0] \u_CMOS_Capture_RGB565|cmos_vsync_r ;
wire [3:0] \u_CMOS_Capture_RGB565|cmos_fps_cnt ;
wire [2:0] \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a ;
wire [8:0] \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_a ;
wire [9:0] \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a ;
wire [10:0] \u_lcd_driver|vcnt ;

wire [4:0] \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [17:0] \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus ;
wire [17:0] \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2_PORTBDATAOUT_bus ;
wire [17:0] \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus ;
wire [17:0] \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18_PORTBDATAOUT_bus ;
wire [8:0] \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;

assign \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk [0] = \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk [1] = \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk [2] = \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk [3] = \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk [4] = \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [3];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [4];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [5];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [6];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [7];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [8];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [9];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [10];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [11];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [12];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [13];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [14];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [15];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [16];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [17];

assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2_PORTBDATAOUT_bus [3];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2_PORTBDATAOUT_bus [4];
assign \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2_PORTBDATAOUT_bus [5];

assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [3];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [4];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [5];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [6];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [7];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [8];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [9];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [10];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [11];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [12];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [13];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [14];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [15];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [16];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus [17];

assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18_PORTBDATAOUT_bus [0];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18_PORTBDATAOUT_bus [1];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18_PORTBDATAOUT_bus [2];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18_PORTBDATAOUT_bus [3];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18_PORTBDATAOUT_bus [4];
assign \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18_PORTBDATAOUT_bus [5];

assign \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0] = \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [0];
assign \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] = \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus [1];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

// Location: FF_X35_Y14_N13
dffeas \u_lcd_driver|vcnt[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|vcnt[3]~17_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\u_lcd_driver|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|vcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[3] .is_wysiwyg = "true";
defparam \u_lcd_driver|vcnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N23
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[7]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[7] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N11
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[1]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[1] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N13
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[2] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N27
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[9]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[9] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N31
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[11]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[11] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N23
dffeas \u_Sdram_Control_2Port|command1|RAS_N (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|RAS_N~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|RAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|RAS_N .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|RAS_N .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N13
dffeas \u_lcd_driver|hcnt[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|hcnt[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|hcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[2] .is_wysiwyg = "true";
defparam \u_lcd_driver|hcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N12
cycloneive_lcell_comb \u_lcd_driver|hcnt[2]~15 (
// Equation(s):
// \u_lcd_driver|hcnt[2]~15_combout  = (\u_lcd_driver|hcnt [2] & (\u_lcd_driver|hcnt[1]~14  $ (GND))) # (!\u_lcd_driver|hcnt [2] & (!\u_lcd_driver|hcnt[1]~14  & VCC))
// \u_lcd_driver|hcnt[2]~16  = CARRY((\u_lcd_driver|hcnt [2] & !\u_lcd_driver|hcnt[1]~14 ))

	.dataa(\u_lcd_driver|hcnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|hcnt[1]~14 ),
	.combout(\u_lcd_driver|hcnt[2]~15_combout ),
	.cout(\u_lcd_driver|hcnt[2]~16 ));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[2]~15 .lut_mask = 16'hA50A;
defparam \u_lcd_driver|hcnt[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneive_lcell_comb \u_lcd_driver|vcnt[3]~17 (
// Equation(s):
// \u_lcd_driver|vcnt[3]~17_combout  = (\u_lcd_driver|vcnt [3] & (!\u_lcd_driver|vcnt[2]~16 )) # (!\u_lcd_driver|vcnt [3] & ((\u_lcd_driver|vcnt[2]~16 ) # (GND)))
// \u_lcd_driver|vcnt[3]~18  = CARRY((!\u_lcd_driver|vcnt[2]~16 ) # (!\u_lcd_driver|vcnt [3]))

	.dataa(\u_lcd_driver|vcnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|vcnt[2]~16 ),
	.combout(\u_lcd_driver|vcnt[3]~17_combout ),
	.cout(\u_lcd_driver|vcnt[3]~18 ));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[3]~17 .lut_mask = 16'h5A5F;
defparam \u_lcd_driver|vcnt[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y10_N1
dffeas \u_i2c_timing_ctrl|delay_cnt[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[1]~16_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[1] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N11
dffeas \u_i2c_timing_ctrl|delay_cnt[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[6] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N25
dffeas \u_i2c_timing_ctrl|clk_cnt[12] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|clk_cnt[12]~41_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|clk_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[12] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|clk_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N27
dffeas \u_i2c_timing_ctrl|clk_cnt[13] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|clk_cnt[13]~43_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|clk_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[13] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|clk_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N29
dffeas \u_i2c_timing_ctrl|clk_cnt[14] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|clk_cnt[14]~45_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|clk_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[14] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|clk_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N31
dffeas \u_i2c_timing_ctrl|clk_cnt[15] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|clk_cnt[15]~47_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|clk_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[15] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|clk_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N10
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[1]~26 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[1]~26_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [1] & (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[0]~25 )) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [1] & 
// ((\u_system_ctrl_pll|u_system_init_delay|delay_cnt[0]~25 ) # (GND)))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[1]~27  = CARRY((!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[0]~25 ) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [1]))

	.dataa(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[0]~25 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[1]~26_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[1]~27 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[1]~26 .lut_mask = 16'h5A5F;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N12
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[2]~28 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[2]~28_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [2] & (\u_system_ctrl_pll|u_system_init_delay|delay_cnt[1]~27  $ (GND))) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [2] & 
// (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[1]~27  & VCC))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[2]~29  = CARRY((\u_system_ctrl_pll|u_system_init_delay|delay_cnt [2] & !\u_system_ctrl_pll|u_system_init_delay|delay_cnt[1]~27 ))

	.dataa(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[1]~27 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[2]~28_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[2]~29 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[2]~28 .lut_mask = 16'hA50A;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N22
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[7]~38 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[7]~38_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [7] & (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[6]~37 )) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [7] & 
// ((\u_system_ctrl_pll|u_system_init_delay|delay_cnt[6]~37 ) # (GND)))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[7]~39  = CARRY((!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[6]~37 ) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [7]))

	.dataa(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[6]~37 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[7]~38_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[7]~39 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[7]~38 .lut_mask = 16'h5A5F;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N26
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[9]~42 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[9]~42_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [9] & (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[8]~41 )) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [9] & 
// ((\u_system_ctrl_pll|u_system_init_delay|delay_cnt[8]~41 ) # (GND)))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[9]~43  = CARRY((!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[8]~41 ) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [9]))

	.dataa(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[8]~41 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[9]~42_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[9]~43 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[9]~42 .lut_mask = 16'h5A5F;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N30
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[11]~46 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[11]~46_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [11] & (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[10]~45 )) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [11] & 
// ((\u_system_ctrl_pll|u_system_init_delay|delay_cnt[10]~45 ) # (GND)))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[11]~47  = CARRY((!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[10]~45 ) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [11]))

	.dataa(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[10]~45 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[11]~46_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[11]~47 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[11]~46 .lut_mask = 16'h5A5F;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add4~6 (
// Equation(s):
// \u_Sdram_Control_2Port|Add4~6_combout  = (\u_Sdram_Control_2Port|ST [3] & (!\u_Sdram_Control_2Port|Add4~5 )) # (!\u_Sdram_Control_2Port|ST [3] & ((\u_Sdram_Control_2Port|Add4~5 ) # (GND)))
// \u_Sdram_Control_2Port|Add4~7  = CARRY((!\u_Sdram_Control_2Port|Add4~5 ) # (!\u_Sdram_Control_2Port|ST [3]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|ST [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add4~5 ),
	.combout(\u_Sdram_Control_2Port|Add4~6_combout ),
	.cout(\u_Sdram_Control_2Port|Add4~7 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add4~6 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add4~10 (
// Equation(s):
// \u_Sdram_Control_2Port|Add4~10_combout  = (\u_Sdram_Control_2Port|ST [5] & (!\u_Sdram_Control_2Port|Add4~9 )) # (!\u_Sdram_Control_2Port|ST [5] & ((\u_Sdram_Control_2Port|Add4~9 ) # (GND)))
// \u_Sdram_Control_2Port|Add4~11  = CARRY((!\u_Sdram_Control_2Port|Add4~9 ) # (!\u_Sdram_Control_2Port|ST [5]))

	.dataa(\u_Sdram_Control_2Port|ST [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add4~9 ),
	.combout(\u_Sdram_Control_2Port|Add4~10_combout ),
	.cout(\u_Sdram_Control_2Port|Add4~11 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add4~10 .lut_mask = 16'h5A5F;
defparam \u_Sdram_Control_2Port|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add4~16 (
// Equation(s):
// \u_Sdram_Control_2Port|Add4~16_combout  = (\u_Sdram_Control_2Port|ST [8] & (\u_Sdram_Control_2Port|Add4~15  $ (GND))) # (!\u_Sdram_Control_2Port|ST [8] & (!\u_Sdram_Control_2Port|Add4~15  & VCC))
// \u_Sdram_Control_2Port|Add4~17  = CARRY((\u_Sdram_Control_2Port|ST [8] & !\u_Sdram_Control_2Port|Add4~15 ))

	.dataa(\u_Sdram_Control_2Port|ST [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add4~15 ),
	.combout(\u_Sdram_Control_2Port|Add4~16_combout ),
	.cout(\u_Sdram_Control_2Port|Add4~17 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add4~16 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_2Port|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add4~18 (
// Equation(s):
// \u_Sdram_Control_2Port|Add4~18_combout  = \u_Sdram_Control_2Port|Add4~17  $ (\u_Sdram_Control_2Port|ST [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|ST [9]),
	.cin(\u_Sdram_Control_2Port|Add4~17 ),
	.combout(\u_Sdram_Control_2Port|Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add4~18 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N0
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[1]~16 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[1]~16_combout  = (\u_i2c_timing_ctrl|delay_cnt [1] & (\u_i2c_timing_ctrl|delay_cnt [0] $ (VCC))) # (!\u_i2c_timing_ctrl|delay_cnt [1] & (\u_i2c_timing_ctrl|delay_cnt [0] & VCC))
// \u_i2c_timing_ctrl|delay_cnt[1]~17  = CARRY((\u_i2c_timing_ctrl|delay_cnt [1] & \u_i2c_timing_ctrl|delay_cnt [0]))

	.dataa(\u_i2c_timing_ctrl|delay_cnt [1]),
	.datab(\u_i2c_timing_ctrl|delay_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|delay_cnt[1]~16_combout ),
	.cout(\u_i2c_timing_ctrl|delay_cnt[1]~17 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[1]~16 .lut_mask = 16'h6688;
defparam \u_i2c_timing_ctrl|delay_cnt[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N10
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[6]~26 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[6]~26_combout  = (\u_i2c_timing_ctrl|delay_cnt [6] & (!\u_i2c_timing_ctrl|delay_cnt[5]~25 )) # (!\u_i2c_timing_ctrl|delay_cnt [6] & ((\u_i2c_timing_ctrl|delay_cnt[5]~25 ) # (GND)))
// \u_i2c_timing_ctrl|delay_cnt[6]~27  = CARRY((!\u_i2c_timing_ctrl|delay_cnt[5]~25 ) # (!\u_i2c_timing_ctrl|delay_cnt [6]))

	.dataa(\u_i2c_timing_ctrl|delay_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|delay_cnt[5]~25 ),
	.combout(\u_i2c_timing_ctrl|delay_cnt[6]~26_combout ),
	.cout(\u_i2c_timing_ctrl|delay_cnt[6]~27 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[6]~26 .lut_mask = 16'h5A5F;
defparam \u_i2c_timing_ctrl|delay_cnt[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[11]~39 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[11]~39_combout  = (\u_i2c_timing_ctrl|clk_cnt [11] & (!\u_i2c_timing_ctrl|clk_cnt[10]~38 )) # (!\u_i2c_timing_ctrl|clk_cnt [11] & ((\u_i2c_timing_ctrl|clk_cnt[10]~38 ) # (GND)))
// \u_i2c_timing_ctrl|clk_cnt[11]~40  = CARRY((!\u_i2c_timing_ctrl|clk_cnt[10]~38 ) # (!\u_i2c_timing_ctrl|clk_cnt [11]))

	.dataa(\u_i2c_timing_ctrl|clk_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|clk_cnt[10]~38 ),
	.combout(\u_i2c_timing_ctrl|clk_cnt[11]~39_combout ),
	.cout(\u_i2c_timing_ctrl|clk_cnt[11]~40 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[11]~39 .lut_mask = 16'h5A5F;
defparam \u_i2c_timing_ctrl|clk_cnt[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[12]~41 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[12]~41_combout  = (\u_i2c_timing_ctrl|clk_cnt [12] & (\u_i2c_timing_ctrl|clk_cnt[11]~40  $ (GND))) # (!\u_i2c_timing_ctrl|clk_cnt [12] & (!\u_i2c_timing_ctrl|clk_cnt[11]~40  & VCC))
// \u_i2c_timing_ctrl|clk_cnt[12]~42  = CARRY((\u_i2c_timing_ctrl|clk_cnt [12] & !\u_i2c_timing_ctrl|clk_cnt[11]~40 ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|clk_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|clk_cnt[11]~40 ),
	.combout(\u_i2c_timing_ctrl|clk_cnt[12]~41_combout ),
	.cout(\u_i2c_timing_ctrl|clk_cnt[12]~42 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[12]~41 .lut_mask = 16'hC30C;
defparam \u_i2c_timing_ctrl|clk_cnt[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[13]~43 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[13]~43_combout  = (\u_i2c_timing_ctrl|clk_cnt [13] & (!\u_i2c_timing_ctrl|clk_cnt[12]~42 )) # (!\u_i2c_timing_ctrl|clk_cnt [13] & ((\u_i2c_timing_ctrl|clk_cnt[12]~42 ) # (GND)))
// \u_i2c_timing_ctrl|clk_cnt[13]~44  = CARRY((!\u_i2c_timing_ctrl|clk_cnt[12]~42 ) # (!\u_i2c_timing_ctrl|clk_cnt [13]))

	.dataa(\u_i2c_timing_ctrl|clk_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|clk_cnt[12]~42 ),
	.combout(\u_i2c_timing_ctrl|clk_cnt[13]~43_combout ),
	.cout(\u_i2c_timing_ctrl|clk_cnt[13]~44 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[13]~43 .lut_mask = 16'h5A5F;
defparam \u_i2c_timing_ctrl|clk_cnt[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[14]~45 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[14]~45_combout  = (\u_i2c_timing_ctrl|clk_cnt [14] & (\u_i2c_timing_ctrl|clk_cnt[13]~44  $ (GND))) # (!\u_i2c_timing_ctrl|clk_cnt [14] & (!\u_i2c_timing_ctrl|clk_cnt[13]~44  & VCC))
// \u_i2c_timing_ctrl|clk_cnt[14]~46  = CARRY((\u_i2c_timing_ctrl|clk_cnt [14] & !\u_i2c_timing_ctrl|clk_cnt[13]~44 ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|clk_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|clk_cnt[13]~44 ),
	.combout(\u_i2c_timing_ctrl|clk_cnt[14]~45_combout ),
	.cout(\u_i2c_timing_ctrl|clk_cnt[14]~46 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[14]~45 .lut_mask = 16'hC30C;
defparam \u_i2c_timing_ctrl|clk_cnt[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[15]~47 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[15]~47_combout  = \u_i2c_timing_ctrl|clk_cnt [15] $ (\u_i2c_timing_ctrl|clk_cnt[14]~46 )

	.dataa(\u_i2c_timing_ctrl|clk_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_i2c_timing_ctrl|clk_cnt[14]~46 ),
	.combout(\u_i2c_timing_ctrl|clk_cnt[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[15]~47 .lut_mask = 16'h5A5A;
defparam \u_i2c_timing_ctrl|clk_cnt[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \u_Sdram_Control_2Port|control1|init_timer[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|init_timer[6]~25_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|init_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|init_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Add0~4 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Add0~4_combout  = (\u_Sdram_Control_2Port|control1|timer [2] & ((GND) # (!\u_Sdram_Control_2Port|control1|Add0~3 ))) # (!\u_Sdram_Control_2Port|control1|timer [2] & (\u_Sdram_Control_2Port|control1|Add0~3  $ (GND)))
// \u_Sdram_Control_2Port|control1|Add0~5  = CARRY((\u_Sdram_Control_2Port|control1|timer [2]) # (!\u_Sdram_Control_2Port|control1|Add0~3 ))

	.dataa(\u_Sdram_Control_2Port|control1|timer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|Add0~3 ),
	.combout(\u_Sdram_Control_2Port|control1|Add0~4_combout ),
	.cout(\u_Sdram_Control_2Port|control1|Add0~5 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Add0~4 .lut_mask = 16'h5AAF;
defparam \u_Sdram_Control_2Port|control1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Add0~14 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Add0~14_combout  = (\u_Sdram_Control_2Port|control1|timer [7] & (\u_Sdram_Control_2Port|control1|Add0~13  & VCC)) # (!\u_Sdram_Control_2Port|control1|timer [7] & (!\u_Sdram_Control_2Port|control1|Add0~13 ))
// \u_Sdram_Control_2Port|control1|Add0~15  = CARRY((!\u_Sdram_Control_2Port|control1|timer [7] & !\u_Sdram_Control_2Port|control1|Add0~13 ))

	.dataa(\u_Sdram_Control_2Port|control1|timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|Add0~13 ),
	.combout(\u_Sdram_Control_2Port|control1|Add0~14_combout ),
	.cout(\u_Sdram_Control_2Port|control1|Add0~15 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Add0~14 .lut_mask = 16'hA505;
defparam \u_Sdram_Control_2Port|control1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|init_timer[6]~25 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|init_timer[6]~25_combout  = (\u_Sdram_Control_2Port|control1|init_timer [6] & (!\u_Sdram_Control_2Port|control1|init_timer[5]~24 )) # (!\u_Sdram_Control_2Port|control1|init_timer [6] & 
// ((\u_Sdram_Control_2Port|control1|init_timer[5]~24 ) # (GND)))
// \u_Sdram_Control_2Port|control1|init_timer[6]~26  = CARRY((!\u_Sdram_Control_2Port|control1|init_timer[5]~24 ) # (!\u_Sdram_Control_2Port|control1|init_timer [6]))

	.dataa(\u_Sdram_Control_2Port|control1|init_timer [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|init_timer[5]~24 ),
	.combout(\u_Sdram_Control_2Port|control1|init_timer[6]~25_combout ),
	.cout(\u_Sdram_Control_2Port|control1|init_timer[6]~26 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[6]~25 .lut_mask = 16'h5A5F;
defparam \u_Sdram_Control_2Port|control1|init_timer[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add10~2 (
// Equation(s):
// \u_Sdram_Control_2Port|Add10~2_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [9] & (!\u_Sdram_Control_2Port|Add10~1 )) # (!\u_Sdram_Control_2Port|rRD_ADDR [9] & ((\u_Sdram_Control_2Port|Add10~1 ) # (GND)))
// \u_Sdram_Control_2Port|Add10~3  = CARRY((!\u_Sdram_Control_2Port|Add10~1 ) # (!\u_Sdram_Control_2Port|rRD_ADDR [9]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add10~1 ),
	.combout(\u_Sdram_Control_2Port|Add10~2_combout ),
	.cout(\u_Sdram_Control_2Port|Add10~3 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add10~2 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add10~6 (
// Equation(s):
// \u_Sdram_Control_2Port|Add10~6_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [11] & (!\u_Sdram_Control_2Port|Add10~5 )) # (!\u_Sdram_Control_2Port|rRD_ADDR [11] & ((\u_Sdram_Control_2Port|Add10~5 ) # (GND)))
// \u_Sdram_Control_2Port|Add10~7  = CARRY((!\u_Sdram_Control_2Port|Add10~5 ) # (!\u_Sdram_Control_2Port|rRD_ADDR [11]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add10~5 ),
	.combout(\u_Sdram_Control_2Port|Add10~6_combout ),
	.cout(\u_Sdram_Control_2Port|Add10~7 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add10~6 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add10~24 (
// Equation(s):
// \u_Sdram_Control_2Port|Add10~24_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [20] & (\u_Sdram_Control_2Port|Add10~23  $ (GND))) # (!\u_Sdram_Control_2Port|rRD_ADDR [20] & (!\u_Sdram_Control_2Port|Add10~23  & VCC))
// \u_Sdram_Control_2Port|Add10~25  = CARRY((\u_Sdram_Control_2Port|rRD_ADDR [20] & !\u_Sdram_Control_2Port|Add10~23 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add10~23 ),
	.combout(\u_Sdram_Control_2Port|Add10~24_combout ),
	.cout(\u_Sdram_Control_2Port|Add10~25 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add10~24 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_2Port|Add10~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add10~26 (
// Equation(s):
// \u_Sdram_Control_2Port|Add10~26_combout  = \u_Sdram_Control_2Port|Add10~25  $ (!\u_Sdram_Control_2Port|rRD_ADDR [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|rRD_ADDR [21]),
	.cin(\u_Sdram_Control_2Port|Add10~25 ),
	.combout(\u_Sdram_Control_2Port|Add10~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add10~26 .lut_mask = 16'hF00F;
defparam \u_Sdram_Control_2Port|Add10~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N10
cycloneive_lcell_comb \u_lcd_driver|lcd_en~0 (
// Equation(s):
// \u_lcd_driver|lcd_en~0_combout  = (!\u_lcd_driver|hcnt [10] & (!\u_lcd_driver|vcnt [10] & ((\u_lcd_driver|LessThan2~0_combout ) # (!\u_lcd_driver|vcnt [9]))))

	.dataa(\u_lcd_driver|vcnt [9]),
	.datab(\u_lcd_driver|hcnt [10]),
	.datac(\u_lcd_driver|vcnt [10]),
	.datad(\u_lcd_driver|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_en~0 .lut_mask = 16'h0301;
defparam \u_lcd_driver|lcd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N4
cycloneive_lcell_comb \u_lcd_driver|Equal0~0 (
// Equation(s):
// \u_lcd_driver|Equal0~0_combout  = (!\u_lcd_driver|hcnt [6] & (!\u_lcd_driver|hcnt [7] & !\u_lcd_driver|hcnt [5]))

	.dataa(gnd),
	.datab(\u_lcd_driver|hcnt [6]),
	.datac(\u_lcd_driver|hcnt [7]),
	.datad(\u_lcd_driver|hcnt [5]),
	.cin(gnd),
	.combout(\u_lcd_driver|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|Equal0~0 .lut_mask = 16'h0003;
defparam \u_lcd_driver|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N6
cycloneive_lcell_comb \u_lcd_driver|LessThan8~1 (
// Equation(s):
// \u_lcd_driver|LessThan8~1_combout  = (!\u_lcd_driver|hcnt [5] & (!\u_lcd_driver|hcnt [6] & !\u_lcd_driver|hcnt [4]))

	.dataa(gnd),
	.datab(\u_lcd_driver|hcnt [5]),
	.datac(\u_lcd_driver|hcnt [6]),
	.datad(\u_lcd_driver|hcnt [4]),
	.cin(gnd),
	.combout(\u_lcd_driver|LessThan8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|LessThan8~1 .lut_mask = 16'h0003;
defparam \u_lcd_driver|LessThan8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \u_CMOS_Capture_RGB565|cmos_vsync_r[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_vsync_r [0]),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_vsync_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_vsync_r[1] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_vsync_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N24
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_vsync~0 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_vsync~0_combout  = (\u_CMOS_Capture_RGB565|cmos_vsync_r [1] & \u_CMOS_Capture_RGB565|frame_sync_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_CMOS_Capture_RGB565|cmos_vsync_r [1]),
	.datad(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_vsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_vsync~0 .lut_mask = 16'hF000;
defparam \u_CMOS_Capture_RGB565|cmos_frame_vsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|Equal0~2 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|Equal0~2_combout  = ((\u_system_ctrl_pll|u_system_init_delay|delay_cnt [23]) # ((\u_system_ctrl_pll|u_system_init_delay|delay_cnt [22]) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [7]))) # 
// (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [8])

	.dataa(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [8]),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [23]),
	.datac(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [22]),
	.datad(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [7]),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_system_init_delay|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|Equal0~2 .lut_mask = 16'hFDFF;
defparam \u_system_ctrl_pll|u_system_init_delay|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N0
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|Equal0~5 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|Equal0~5_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [2] & (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [3] & (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [0] & 
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt [1])))

	.dataa(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [2]),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [3]),
	.datac(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [0]),
	.datad(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [1]),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_system_init_delay|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|Equal0~5 .lut_mask = 16'h8000;
defparam \u_system_ctrl_pll|u_system_init_delay|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|Equal0~6 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|Equal0~6_combout  = (\u_system_ctrl_pll|u_system_init_delay|Equal0~5_combout  & \u_system_ctrl_pll|u_system_init_delay|delay_cnt [4])

	.dataa(\u_system_ctrl_pll|u_system_init_delay|Equal0~5_combout ),
	.datab(gnd),
	.datac(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_system_init_delay|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|Equal0~6 .lut_mask = 16'hA0A0;
defparam \u_system_ctrl_pll|u_system_init_delay|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N6
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|LessThan0~2 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|LessThan0~2_combout  = (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [9] & (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [11] & !\u_system_ctrl_pll|u_system_init_delay|delay_cnt [12]))

	.dataa(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [9]),
	.datab(gnd),
	.datac(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [11]),
	.datad(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [12]),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_system_init_delay|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~2 .lut_mask = 16'h0005;
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N17
dffeas \u_Sdram_Control_2Port|ST[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|ST[9]~7_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|ST [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|ST[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N31
dffeas \u_Sdram_Control_2Port|command1|SA[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|SA~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|SA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|SA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \u_Sdram_Control_2Port|command1|SA[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|SA~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|SA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|SA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \u_Sdram_Control_2Port|OUT_VALID (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|OUT_VALID~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|OUT_VALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|OUT_VALID .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|OUT_VALID .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N26
cycloneive_lcell_comb \u_lcd_driver|LessThan8~2 (
// Equation(s):
// \u_lcd_driver|LessThan8~2_combout  = (\u_lcd_driver|LessThan8~0_combout  & (((\u_lcd_driver|LessThan8~1_combout  & !\u_lcd_driver|Equal0~1_combout )) # (!\u_lcd_driver|hcnt [7])))

	.dataa(\u_lcd_driver|LessThan8~1_combout ),
	.datab(\u_lcd_driver|hcnt [7]),
	.datac(\u_lcd_driver|LessThan8~0_combout ),
	.datad(\u_lcd_driver|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|LessThan8~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|LessThan8~2 .lut_mask = 16'h30B0;
defparam \u_lcd_driver|LessThan8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \u_i2c_timing_ctrl|Equal0~2 (
// Equation(s):
// \u_i2c_timing_ctrl|Equal0~2_combout  = (!\u_i2c_timing_ctrl|delay_cnt [2] & (!\u_i2c_timing_ctrl|delay_cnt [1] & (!\u_i2c_timing_ctrl|delay_cnt [3] & !\u_i2c_timing_ctrl|delay_cnt [0])))

	.dataa(\u_i2c_timing_ctrl|delay_cnt [2]),
	.datab(\u_i2c_timing_ctrl|delay_cnt [1]),
	.datac(\u_i2c_timing_ctrl|delay_cnt [3]),
	.datad(\u_i2c_timing_ctrl|delay_cnt [0]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Equal0~2 .lut_mask = 16'h0001;
defparam \u_i2c_timing_ctrl|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_capture_en~1 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_capture_en~1_combout  = (!\u_i2c_timing_ctrl|clk_cnt [13] & (!\u_i2c_timing_ctrl|clk_cnt [14] & (!\u_i2c_timing_ctrl|clk_cnt [15] & !\u_i2c_timing_ctrl|clk_cnt [12])))

	.dataa(\u_i2c_timing_ctrl|clk_cnt [13]),
	.datab(\u_i2c_timing_ctrl|clk_cnt [14]),
	.datac(\u_i2c_timing_ctrl|clk_cnt [15]),
	.datad(\u_i2c_timing_ctrl|clk_cnt [12]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_capture_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_capture_en~1 .lut_mask = 16'h0001;
defparam \u_i2c_timing_ctrl|i2c_capture_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux16~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux16~1_combout  = ((\u_i2c_timing_ctrl|current_state [0]) # ((\u_i2c_timing_ctrl|current_state [3]) # (\u_i2c_timing_ctrl|current_state [1]))) # (!\u_i2c_timing_ctrl|current_state [4])

	.dataa(\u_i2c_timing_ctrl|current_state [4]),
	.datab(\u_i2c_timing_ctrl|current_state [0]),
	.datac(\u_i2c_timing_ctrl|current_state [3]),
	.datad(\u_i2c_timing_ctrl|current_state [1]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux16~1 .lut_mask = 16'hFFFD;
defparam \u_i2c_timing_ctrl|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux12~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux12~1_combout  = (\u_i2c_timing_ctrl|Mux12~0_combout  & ((\u_i2c_timing_ctrl|current_state [2] & ((!\u_i2c_timing_ctrl|Mux16~3_combout ))) # (!\u_i2c_timing_ctrl|current_state [2] & (!\u_i2c_timing_ctrl|Mux16~2_combout ))))

	.dataa(\u_i2c_timing_ctrl|Mux16~2_combout ),
	.datab(\u_i2c_timing_ctrl|current_state [2]),
	.datac(\u_i2c_timing_ctrl|Mux16~3_combout ),
	.datad(\u_i2c_timing_ctrl|Mux12~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux12~1 .lut_mask = 16'h1D00;
defparam \u_i2c_timing_ctrl|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux4~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux4~0_combout  = (!\u_i2c_timing_ctrl|current_state [4] & ((\u_i2c_timing_ctrl|current_state [2] & (!\u_i2c_timing_ctrl|current_state [0] & !\u_i2c_timing_ctrl|current_state [1])) # (!\u_i2c_timing_ctrl|current_state [2] & 
// (\u_i2c_timing_ctrl|current_state [0] & \u_i2c_timing_ctrl|current_state [1]))))

	.dataa(\u_i2c_timing_ctrl|current_state [2]),
	.datab(\u_i2c_timing_ctrl|current_state [0]),
	.datac(\u_i2c_timing_ctrl|current_state [4]),
	.datad(\u_i2c_timing_ctrl|current_state [1]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux4~0 .lut_mask = 16'h0402;
defparam \u_i2c_timing_ctrl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux10~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux10~0_combout  = (\u_i2c_timing_ctrl|current_state [1] & ((\u_i2c_timing_ctrl|i2c_stream_cnt [0]) # ((!\u_i2c_timing_ctrl|always4~0_combout )))) # (!\u_i2c_timing_ctrl|current_state [1] & (((\u_i2c_timing_ctrl|i2c_transfer_en~q ))))

	.dataa(\u_i2c_timing_ctrl|i2c_stream_cnt [0]),
	.datab(\u_i2c_timing_ctrl|current_state [1]),
	.datac(\u_i2c_timing_ctrl|always4~0_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux10~0 .lut_mask = 16'hBF8C;
defparam \u_i2c_timing_ctrl|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux2~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux2~0_combout  = (\u_i2c_timing_ctrl|Mux10~0_combout  & (!\u_i2c_timing_ctrl|current_state [4] & (\u_i2c_timing_ctrl|current_state [0] $ (\u_i2c_timing_ctrl|current_state [1]))))

	.dataa(\u_i2c_timing_ctrl|Mux10~0_combout ),
	.datab(\u_i2c_timing_ctrl|current_state [0]),
	.datac(\u_i2c_timing_ctrl|current_state [4]),
	.datad(\u_i2c_timing_ctrl|current_state [1]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux2~0 .lut_mask = 16'h0208;
defparam \u_i2c_timing_ctrl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N18
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr2~1 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr2~1_combout  = (!\u_i2c_timing_ctrl|current_state [3] & (\u_i2c_timing_ctrl|current_state [2] & ((\u_i2c_timing_ctrl|Mux11~0_combout ) # (\u_i2c_timing_ctrl|Mux2~0_combout ))))

	.dataa(\u_i2c_timing_ctrl|current_state [3]),
	.datab(\u_i2c_timing_ctrl|current_state [2]),
	.datac(\u_i2c_timing_ctrl|Mux11~0_combout ),
	.datad(\u_i2c_timing_ctrl|Mux2~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr2~1 .lut_mask = 16'h4440;
defparam \u_i2c_timing_ctrl|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux13~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux13~0_combout  = (\u_i2c_timing_ctrl|Mux5~0_combout  & (\u_i2c_timing_ctrl|current_state [3] & (\u_i2c_timing_ctrl|current_state [2] & \u_i2c_timing_ctrl|Mux16~0_combout )))

	.dataa(\u_i2c_timing_ctrl|Mux5~0_combout ),
	.datab(\u_i2c_timing_ctrl|current_state [3]),
	.datac(\u_i2c_timing_ctrl|current_state [2]),
	.datad(\u_i2c_timing_ctrl|Mux16~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux13~0 .lut_mask = 16'h8000;
defparam \u_i2c_timing_ctrl|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N12
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr1~2 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr1~2_combout  = (\u_i2c_timing_ctrl|Mux13~0_combout ) # (!\u_i2c_timing_ctrl|Mux8~1_combout )

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|Mux8~1_combout ),
	.datac(gnd),
	.datad(\u_i2c_timing_ctrl|Mux13~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr1~2 .lut_mask = 16'hFF33;
defparam \u_i2c_timing_ctrl|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N6
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux14~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux14~0_combout  = (\u_i2c_timing_ctrl|current_state [1] & (!\u_i2c_timing_ctrl|current_state [0] & !\u_i2c_timing_ctrl|i2c_transfer_en~q )) # (!\u_i2c_timing_ctrl|current_state [1] & (\u_i2c_timing_ctrl|current_state [0] & 
// \u_i2c_timing_ctrl|i2c_transfer_en~q ))

	.dataa(\u_i2c_timing_ctrl|current_state [1]),
	.datab(gnd),
	.datac(\u_i2c_timing_ctrl|current_state [0]),
	.datad(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux14~0 .lut_mask = 16'h500A;
defparam \u_i2c_timing_ctrl|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr3~2 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr3~2_combout  = ((\u_i2c_timing_ctrl|Mux2~0_combout  & ((!\u_i2c_timing_ctrl|current_state [3]) # (!\u_i2c_timing_ctrl|current_state [2])))) # (!\u_i2c_timing_ctrl|WideOr1~0_combout )

	.dataa(\u_i2c_timing_ctrl|WideOr1~0_combout ),
	.datab(\u_i2c_timing_ctrl|Mux2~0_combout ),
	.datac(\u_i2c_timing_ctrl|current_state [2]),
	.datad(\u_i2c_timing_ctrl|current_state [3]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr3~2 .lut_mask = 16'h5DDD;
defparam \u_i2c_timing_ctrl|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N27
dffeas \u_led_74595_driver|delay_cnt[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_led_74595_driver|delay_cnt~1_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_led_74595_driver|delay_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_led_74595_driver|delay_cnt[1] .is_wysiwyg = "true";
defparam \u_led_74595_driver|delay_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N13
dffeas \u_led_74595_driver|update_flag (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_led_74595_driver|update_flag~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_led_74595_driver|update_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_led_74595_driver|update_flag .is_wysiwyg = "true";
defparam \u_led_74595_driver|update_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N2
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|LessThan0~4 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|LessThan0~4_combout  = ((!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [12] & (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [11] & !\u_system_ctrl_pll|u_system_init_delay|delay_cnt [10]))) # 
// (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [13])

	.dataa(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [13]),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [12]),
	.datac(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [11]),
	.datad(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [10]),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_system_init_delay|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~4 .lut_mask = 16'h5557;
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N24
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|LessThan0~5 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|LessThan0~5_combout  = (\u_system_ctrl_pll|u_system_init_delay|LessThan0~4_combout ) # ((\u_system_ctrl_pll|u_system_init_delay|LessThan0~2_combout  & ((!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [8]) # 
// (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [7]))))

	.dataa(\u_system_ctrl_pll|u_system_init_delay|LessThan0~2_combout ),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [7]),
	.datac(\u_system_ctrl_pll|u_system_init_delay|LessThan0~4_combout ),
	.datad(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [8]),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_system_init_delay|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~5 .lut_mask = 16'hF2FA;
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|LessThan0~6 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|LessThan0~6_combout  = (\u_system_ctrl_pll|u_system_init_delay|LessThan0~1_combout  & ((\u_system_ctrl_pll|u_system_init_delay|LessThan0~5_combout ) # ((!\u_system_ctrl_pll|u_system_init_delay|Equal0~6_combout  & 
// \u_system_ctrl_pll|u_system_init_delay|LessThan0~3_combout ))))

	.dataa(\u_system_ctrl_pll|u_system_init_delay|LessThan0~1_combout ),
	.datab(\u_system_ctrl_pll|u_system_init_delay|LessThan0~5_combout ),
	.datac(\u_system_ctrl_pll|u_system_init_delay|Equal0~6_combout ),
	.datad(\u_system_ctrl_pll|u_system_init_delay|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_system_init_delay|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~6 .lut_mask = 16'h8A88;
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|ST[4]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|ST[4]~0_combout  = (\u_Sdram_Control_2Port|mWR~q  & (\u_Sdram_Control_2Port|Pre_WR~q  & ((\u_Sdram_Control_2Port|Pre_RD~q ) # (!\u_Sdram_Control_2Port|mRD~q )))) # (!\u_Sdram_Control_2Port|mWR~q  & (((\u_Sdram_Control_2Port|Pre_RD~q 
// )) # (!\u_Sdram_Control_2Port|mRD~q )))

	.dataa(\u_Sdram_Control_2Port|mWR~q ),
	.datab(\u_Sdram_Control_2Port|mRD~q ),
	.datac(\u_Sdram_Control_2Port|Pre_RD~q ),
	.datad(\u_Sdram_Control_2Port|Pre_WR~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|ST[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[4]~0 .lut_mask = 16'hF351;
defparam \u_Sdram_Control_2Port|ST[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|ST[9]~7 (
// Equation(s):
// \u_Sdram_Control_2Port|ST[9]~7_combout  = (\u_Sdram_Control_2Port|Add4~18_combout  & \u_Sdram_Control_2Port|ST[8]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Add4~18_combout ),
	.datad(\u_Sdram_Control_2Port|ST[8]~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|ST[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[9]~7 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|ST[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N7
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N1
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N7
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N27
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N5
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N31
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y4_N13
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y4_N3
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N15
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N3
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N1
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N27
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|RAS_N~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|RAS_N~0_combout  = (\u_Sdram_Control_2Port|command1|do_precharge~q  & ((\u_Sdram_Control_2Port|command1|oe1~q ) # (\u_Sdram_Control_2Port|command1|rw_flag~q )))

	.dataa(\u_Sdram_Control_2Port|command1|do_precharge~q ),
	.datab(\u_Sdram_Control_2Port|command1|oe1~q ),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|command1|rw_flag~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|RAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|RAS_N~0 .lut_mask = 16'hAA88;
defparam \u_Sdram_Control_2Port|command1|RAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|RAS_N~1 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|RAS_N~1_combout  = (!\u_Sdram_Control_2Port|command1|do_refresh~q  & ((\u_Sdram_Control_2Port|command1|RAS_N~0_combout ) # ((\u_Sdram_Control_2Port|command1|rw_flag~0_combout  & 
// !\u_Sdram_Control_2Port|command1|always4~0_combout ))))

	.dataa(\u_Sdram_Control_2Port|command1|do_refresh~q ),
	.datab(\u_Sdram_Control_2Port|command1|rw_flag~0_combout ),
	.datac(\u_Sdram_Control_2Port|command1|always4~0_combout ),
	.datad(\u_Sdram_Control_2Port|command1|RAS_N~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|RAS_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|RAS_N~1 .lut_mask = 16'h5504;
defparam \u_Sdram_Control_2Port|command1|RAS_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N11
dffeas \u_Sdram_Control_2Port|control1|SADDR[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|SADDR[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|SADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|SADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|SA~1 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|SA~1_combout  = (!\u_system_ctrl_pll|sys_rst_n~0_combout  & ((\u_Sdram_Control_2Port|command1|do_load_mode~q ) # ((\u_Sdram_Control_2Port|command1|always4~0_combout  & \u_Sdram_Control_2Port|control1|SADDR [9]))))

	.dataa(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.datab(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.datac(\u_Sdram_Control_2Port|command1|always4~0_combout ),
	.datad(\u_Sdram_Control_2Port|control1|SADDR [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|SA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA~1 .lut_mask = 16'h3222;
defparam \u_Sdram_Control_2Port|command1|SA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \u_Sdram_Control_2Port|control1|SADDR[16] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|SADDR[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|SADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[16] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|SADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|SA~8 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|SA~8_combout  = (\u_Sdram_Control_2Port|command1|always4~0_combout  & (!\u_Sdram_Control_2Port|command1|do_load_mode~q  & (!\u_system_ctrl_pll|sys_rst_n~0_combout  & \u_Sdram_Control_2Port|control1|SADDR [16])))

	.dataa(\u_Sdram_Control_2Port|command1|always4~0_combout ),
	.datab(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.datac(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.datad(\u_Sdram_Control_2Port|control1|SADDR [16]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|SA~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA~8 .lut_mask = 16'h0200;
defparam \u_Sdram_Control_2Port|command1|SA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N17
dffeas \u_Sdram_Control_2Port|control1|SADDR[19] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|SADDR[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|SADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[19] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|SADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|Equal7~1 (
// Equation(s):
// \u_Sdram_Control_2Port|Equal7~1_combout  = (!\u_Sdram_Control_2Port|ST [8] & \u_Sdram_Control_2Port|Equal7~0_combout )

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|ST [8]),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Equal7~1 .lut_mask = 16'h3300;
defparam \u_Sdram_Control_2Port|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|OUT_VALID~0 (
// Equation(s):
// \u_Sdram_Control_2Port|OUT_VALID~0_combout  = (\u_Sdram_Control_2Port|Read~q  & ((\u_Sdram_Control_2Port|Equal7~1_combout ) # ((\u_Sdram_Control_2Port|OUT_VALID~q  & !\u_Sdram_Control_2Port|Equal4~2_combout )))) # (!\u_Sdram_Control_2Port|Read~q  & 
// (((\u_Sdram_Control_2Port|OUT_VALID~q ))))

	.dataa(\u_Sdram_Control_2Port|Equal7~1_combout ),
	.datab(\u_Sdram_Control_2Port|Read~q ),
	.datac(\u_Sdram_Control_2Port|OUT_VALID~q ),
	.datad(\u_Sdram_Control_2Port|Equal4~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|OUT_VALID~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|OUT_VALID~0 .lut_mask = 16'hB8F8;
defparam \u_Sdram_Control_2Port|OUT_VALID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [3])))) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h9009;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [9] $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [9])))) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h0990;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q  $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g 
// [9])))) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q  & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q  $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'h0990;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N13
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N19
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4])))) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  & 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h8421;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g 
// [4])))) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2] & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h8241;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N31
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g 
// [5])))) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8] & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 .lut_mask = 16'h9009;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \u_i2c_timing_ctrl|LessThan0~0 (
// Equation(s):
// \u_i2c_timing_ctrl|LessThan0~0_combout  = (!\u_i2c_timing_ctrl|delay_cnt [8] & (((!\u_i2c_timing_ctrl|delay_cnt [6] & !\u_i2c_timing_ctrl|delay_cnt [5])) # (!\u_i2c_timing_ctrl|delay_cnt [7])))

	.dataa(\u_i2c_timing_ctrl|delay_cnt [6]),
	.datab(\u_i2c_timing_ctrl|delay_cnt [7]),
	.datac(\u_i2c_timing_ctrl|delay_cnt [8]),
	.datad(\u_i2c_timing_ctrl|delay_cnt [5]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|LessThan0~0 .lut_mask = 16'h0307;
defparam \u_i2c_timing_ctrl|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_transfer_en~0 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_transfer_en~0_combout  = (!\u_i2c_timing_ctrl|clk_cnt [3] & (!\u_i2c_timing_ctrl|clk_cnt [4] & (!\u_i2c_timing_ctrl|clk_cnt [5] & !\u_i2c_timing_ctrl|clk_cnt [2])))

	.dataa(\u_i2c_timing_ctrl|clk_cnt [3]),
	.datab(\u_i2c_timing_ctrl|clk_cnt [4]),
	.datac(\u_i2c_timing_ctrl|clk_cnt [5]),
	.datad(\u_i2c_timing_ctrl|clk_cnt [2]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_transfer_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_transfer_en~0 .lut_mask = 16'h0001;
defparam \u_i2c_timing_ctrl|i2c_transfer_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_stream_cnt[0]~1 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_stream_cnt[0]~1_combout  = (\u_i2c_timing_ctrl|Mux16~5_combout  & (\u_i2c_timing_ctrl|i2c_stream_cnt[3]~0_combout  & (\u_i2c_timing_ctrl|Mux9~3_combout  & \u_i2c_timing_ctrl|WideOr13~0_combout )))

	.dataa(\u_i2c_timing_ctrl|Mux16~5_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_stream_cnt[3]~0_combout ),
	.datac(\u_i2c_timing_ctrl|Mux9~3_combout ),
	.datad(\u_i2c_timing_ctrl|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_stream_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[0]~1 .lut_mask = 16'h8000;
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N12
cycloneive_lcell_comb \u_i2c_timing_ctrl|Add3~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Add3~0_combout  = \u_i2c_timing_ctrl|i2c_stream_cnt [2] $ (((\u_i2c_timing_ctrl|i2c_stream_cnt [0] & \u_i2c_timing_ctrl|i2c_stream_cnt [1])))

	.dataa(\u_i2c_timing_ctrl|i2c_stream_cnt [0]),
	.datab(\u_i2c_timing_ctrl|i2c_stream_cnt [2]),
	.datac(\u_i2c_timing_ctrl|i2c_stream_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Add3~0 .lut_mask = 16'h6C6C;
defparam \u_i2c_timing_ctrl|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_config_index[7]~24 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_config_index[7]~24_combout  = (\u_i2c_timing_ctrl|current_state [4] & (!\u_i2c_timing_ctrl|current_state [3] & (\u_i2c_timing_ctrl|current_state [0] & \u_i2c_timing_ctrl|current_state [2]))) # (!\u_i2c_timing_ctrl|current_state [4] 
// & (\u_i2c_timing_ctrl|current_state [3] & (!\u_i2c_timing_ctrl|current_state [0] & !\u_i2c_timing_ctrl|current_state [2])))

	.dataa(\u_i2c_timing_ctrl|current_state [4]),
	.datab(\u_i2c_timing_ctrl|current_state [3]),
	.datac(\u_i2c_timing_ctrl|current_state [0]),
	.datad(\u_i2c_timing_ctrl|current_state [2]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_config_index[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[7]~24 .lut_mask = 16'h2004;
defparam \u_i2c_timing_ctrl|i2c_config_index[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N26
cycloneive_lcell_comb \u_led_74595_driver|delay_cnt~1 (
// Equation(s):
// \u_led_74595_driver|delay_cnt~1_combout  = (\u_led_74595_driver|shift_state~q  & (\u_led_74595_driver|delay_cnt [0] $ (\u_led_74595_driver|delay_cnt [1])))

	.dataa(gnd),
	.datab(\u_led_74595_driver|delay_cnt [0]),
	.datac(\u_led_74595_driver|delay_cnt [1]),
	.datad(\u_led_74595_driver|shift_state~q ),
	.cin(gnd),
	.combout(\u_led_74595_driver|delay_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_74595_driver|delay_cnt~1 .lut_mask = 16'h3C00;
defparam \u_led_74595_driver|delay_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N12
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|Add0~0 (
// Equation(s):
// \u_CMOS_Capture_RGB565|Add0~0_combout  = \u_CMOS_Capture_RGB565|cmos_fps_cnt [2] $ (((\u_CMOS_Capture_RGB565|cmos_fps_cnt [0] & \u_CMOS_Capture_RGB565|cmos_fps_cnt [1])))

	.dataa(\u_CMOS_Capture_RGB565|cmos_fps_cnt [0]),
	.datab(gnd),
	.datac(\u_CMOS_Capture_RGB565|cmos_fps_cnt [2]),
	.datad(\u_CMOS_Capture_RGB565|cmos_fps_cnt [1]),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|Add0~0 .lut_mask = 16'h5AF0;
defparam \u_CMOS_Capture_RGB565|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \u_Sdram_Control_2Port|control1|REFRESH (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|REFRESH~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|REFRESH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|REFRESH .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|REFRESH .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \u_Sdram_Control_2Port|control1|LOAD_MODE (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|LOAD_MODE~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|LOAD_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LOAD_MODE .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|LOAD_MODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [9] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [7] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [8]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [9]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [7]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N1
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [5] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [4] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [5]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [4]),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .lut_mask = 16'h9966;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N11
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [5] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [4] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [3] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [5]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [4]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [3]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N23
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [2])

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .lut_mask = 16'h3C3C;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N1
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [1] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [2] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [1]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [2]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N23
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [2] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [1] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [0] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [2]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [1]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [0]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N23
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [8] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [9] $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [7]))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [8]),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [9]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .lut_mask = 16'hA55A;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [5])

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .lut_mask = 16'h3C3C;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [5] $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [4]))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [5]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .lut_mask = 16'hA55A;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N31
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [2] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [2]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N17
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[1] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [2] $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [1]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [2]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N23
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [0] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [2] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [1])))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [0]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [2]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N25
dffeas \u_Sdram_Control_2Port|mADDR[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mADDR~3_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|mLENGTH[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mADDR[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N19
dffeas \u_Sdram_Control_2Port|mADDR[16] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mADDR~10_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|mLENGTH[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR[16] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mADDR[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N13
dffeas \u_Sdram_Control_2Port|mADDR[19] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mADDR~13_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|mLENGTH[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR[19] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mADDR[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N23
dffeas \u_i2c_timing_ctrl|i2c_ack2 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|Selector14~1_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_capture_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_ack2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_ack2 .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_ack2 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N25
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N3
dffeas \u_Sdram_Control_2Port|IN_REQ (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|IN_REQ~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|IN_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|IN_REQ .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|IN_REQ .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \u_i2c_timing_ctrl|i2c_wdata[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_wdata[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_wdata[2] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_wdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \u_i2c_timing_ctrl|i2c_wdata[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_wdata[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_wdata[3] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux22~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux22~0_combout  = (\u_i2c_timing_ctrl|i2c_stream_cnt [1] & (((\u_i2c_timing_ctrl|i2c_stream_cnt [0])))) # (!\u_i2c_timing_ctrl|i2c_stream_cnt [1] & ((\u_i2c_timing_ctrl|i2c_stream_cnt [0] & ((\u_i2c_timing_ctrl|i2c_wdata [2]))) # 
// (!\u_i2c_timing_ctrl|i2c_stream_cnt [0] & (\u_i2c_timing_ctrl|i2c_wdata [3]))))

	.dataa(\u_i2c_timing_ctrl|i2c_wdata [3]),
	.datab(\u_i2c_timing_ctrl|i2c_stream_cnt [1]),
	.datac(\u_i2c_timing_ctrl|i2c_stream_cnt [0]),
	.datad(\u_i2c_timing_ctrl|i2c_wdata [2]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux22~0 .lut_mask = 16'hF2C2;
defparam \u_i2c_timing_ctrl|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \u_i2c_timing_ctrl|i2c_wdata[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_wdata[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_wdata[5] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_wdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N17
dffeas \u_i2c_timing_ctrl|i2c_wdata[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|Selector6~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_wdata[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_wdata[6] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_wdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N31
dffeas \u_i2c_timing_ctrl|i2c_wdata[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_wdata[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_wdata[7] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_wdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux22~2 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux22~2_combout  = (\u_i2c_timing_ctrl|i2c_stream_cnt [1] & (((\u_i2c_timing_ctrl|i2c_stream_cnt [0])))) # (!\u_i2c_timing_ctrl|i2c_stream_cnt [1] & ((\u_i2c_timing_ctrl|i2c_stream_cnt [0] & ((\u_i2c_timing_ctrl|i2c_wdata [6]))) # 
// (!\u_i2c_timing_ctrl|i2c_stream_cnt [0] & (\u_i2c_timing_ctrl|i2c_wdata [7]))))

	.dataa(\u_i2c_timing_ctrl|i2c_wdata [7]),
	.datab(\u_i2c_timing_ctrl|i2c_stream_cnt [1]),
	.datac(\u_i2c_timing_ctrl|i2c_stream_cnt [0]),
	.datad(\u_i2c_timing_ctrl|i2c_wdata [6]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux22~2 .lut_mask = 16'hF2C2;
defparam \u_i2c_timing_ctrl|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \u_i2c_timing_ctrl|i2c_wdata[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_wdata[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_wdata[4] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux22~3 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux22~3_combout  = (\u_i2c_timing_ctrl|i2c_stream_cnt [1] & ((\u_i2c_timing_ctrl|Mux22~2_combout  & (\u_i2c_timing_ctrl|i2c_wdata [4])) # (!\u_i2c_timing_ctrl|Mux22~2_combout  & ((\u_i2c_timing_ctrl|i2c_wdata [5]))))) # 
// (!\u_i2c_timing_ctrl|i2c_stream_cnt [1] & (((\u_i2c_timing_ctrl|Mux22~2_combout ))))

	.dataa(\u_i2c_timing_ctrl|i2c_wdata [4]),
	.datab(\u_i2c_timing_ctrl|i2c_stream_cnt [1]),
	.datac(\u_i2c_timing_ctrl|i2c_wdata [5]),
	.datad(\u_i2c_timing_ctrl|Mux22~2_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux22~3 .lut_mask = 16'hBBC0;
defparam \u_i2c_timing_ctrl|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N8
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux15~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux15~1_combout  = (\u_i2c_timing_ctrl|current_state [1] & (\u_i2c_timing_ctrl|Mux15~0_combout  & (\u_i2c_timing_ctrl|i2c_transfer_en~q  $ (\u_i2c_timing_ctrl|current_state [0]))))

	.dataa(\u_i2c_timing_ctrl|current_state [1]),
	.datab(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.datac(\u_i2c_timing_ctrl|current_state [0]),
	.datad(\u_i2c_timing_ctrl|Mux15~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux15~1 .lut_mask = 16'h2800;
defparam \u_i2c_timing_ctrl|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N26
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector0~3 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector0~3_combout  = (\u_i2c_timing_ctrl|Mux20~1_combout ) # ((!\u_i2c_timing_ctrl|i2c_sdat_out~q  & ((!\u_i2c_timing_ctrl|Selector13~5_combout ) # (!\u_i2c_timing_ctrl|WideOr13~2_combout ))))

	.dataa(\u_i2c_timing_ctrl|WideOr13~2_combout ),
	.datab(\u_i2c_timing_ctrl|Mux20~1_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_sdat_out~q ),
	.datad(\u_i2c_timing_ctrl|Selector13~5_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector0~3 .lut_mask = 16'hCDCF;
defparam \u_i2c_timing_ctrl|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N31
dffeas \u_Sdram_Control_2Port|control1|timer[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|timer~8_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Equal3~2 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Equal3~2_combout  = (!\u_Sdram_Control_2Port|control1|timer [5] & (!\u_Sdram_Control_2Port|control1|timer [6] & (!\u_Sdram_Control_2Port|control1|timer [4] & !\u_Sdram_Control_2Port|control1|timer [7])))

	.dataa(\u_Sdram_Control_2Port|control1|timer [5]),
	.datab(\u_Sdram_Control_2Port|control1|timer [6]),
	.datac(\u_Sdram_Control_2Port|control1|timer [4]),
	.datad(\u_Sdram_Control_2Port|control1|timer [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Equal3~2 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_2Port|control1|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N7
dffeas \u_Sdram_Control_2Port|control1|timer[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|timer~13_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|timer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \u_Sdram_Control_2Port|control1|init_timer[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|init_timer[0]~43_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|init_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|init_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|LOAD_MODE~0 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|LOAD_MODE~0_combout  = (!\u_Sdram_Control_2Port|control1|init_timer [0] & (!\u_Sdram_Control_2Port|control1|init_timer [1] & (\u_Sdram_Control_2Port|control1|init_timer [13] & \u_Sdram_Control_2Port|control1|init_timer 
// [14])))

	.dataa(\u_Sdram_Control_2Port|control1|init_timer [0]),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [1]),
	.datac(\u_Sdram_Control_2Port|control1|init_timer [13]),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [14]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|LOAD_MODE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LOAD_MODE~0 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_2Port|control1|LOAD_MODE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|LOAD_MODE~1 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|LOAD_MODE~1_combout  = (\u_Sdram_Control_2Port|control1|LessThan0~0_combout  & (\u_Sdram_Control_2Port|control1|LOAD_MODE~0_combout  & !\u_Sdram_Control_2Port|control1|init_timer [15]))

	.dataa(\u_Sdram_Control_2Port|control1|LessThan0~0_combout ),
	.datab(\u_Sdram_Control_2Port|control1|LOAD_MODE~0_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [15]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|LOAD_MODE~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LOAD_MODE~1 .lut_mask = 16'h0088;
defparam \u_Sdram_Control_2Port|control1|LOAD_MODE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|always3~0 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|always3~0_combout  = (\u_Sdram_Control_2Port|control1|init_timer [5] & (!\u_Sdram_Control_2Port|control1|init_timer [6] & !\u_Sdram_Control_2Port|control1|init_timer [3])) # (!\u_Sdram_Control_2Port|control1|init_timer [5] 
// & (\u_Sdram_Control_2Port|control1|init_timer [6] & \u_Sdram_Control_2Port|control1|init_timer [3]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [5]),
	.datac(\u_Sdram_Control_2Port|control1|init_timer [6]),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|always3~0 .lut_mask = 16'h300C;
defparam \u_Sdram_Control_2Port|control1|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|LOAD_MODE~2 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|LOAD_MODE~2_combout  = (!\u_Sdram_Control_2Port|control1|init_timer [8] & (!\u_Sdram_Control_2Port|control1|init_timer [7] & \u_Sdram_Control_2Port|control1|init_timer [9]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [8]),
	.datac(\u_Sdram_Control_2Port|control1|init_timer [7]),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|LOAD_MODE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LOAD_MODE~2 .lut_mask = 16'h0300;
defparam \u_Sdram_Control_2Port|control1|LOAD_MODE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|always3~1 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|always3~1_combout  = (\u_Sdram_Control_2Port|control1|always3~0_combout  & (\u_Sdram_Control_2Port|control1|LOAD_MODE~2_combout  & (\u_Sdram_Control_2Port|control1|init_timer [4] $ 
// (!\u_Sdram_Control_2Port|control1|init_timer [2]))))

	.dataa(\u_Sdram_Control_2Port|control1|always3~0_combout ),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [4]),
	.datac(\u_Sdram_Control_2Port|control1|LOAD_MODE~2_combout ),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|always3~1 .lut_mask = 16'h8020;
defparam \u_Sdram_Control_2Port|control1|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|always3~3 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|always3~3_combout  = (\u_Sdram_Control_2Port|control1|LOAD_MODE~2_combout  & (!\u_Sdram_Control_2Port|control1|init_timer [5] & (\u_Sdram_Control_2Port|control1|always3~2_combout  & 
// !\u_Sdram_Control_2Port|control1|init_timer [4])))

	.dataa(\u_Sdram_Control_2Port|control1|LOAD_MODE~2_combout ),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [5]),
	.datac(\u_Sdram_Control_2Port|control1|always3~2_combout ),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|always3~3 .lut_mask = 16'h0020;
defparam \u_Sdram_Control_2Port|control1|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|always3~4 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|always3~4_combout  = (\u_Sdram_Control_2Port|control1|init_timer [2] & (\u_Sdram_Control_2Port|control1|init_timer [5] & (!\u_Sdram_Control_2Port|control1|init_timer [4] & !\u_Sdram_Control_2Port|control1|init_timer [3]))) 
// # (!\u_Sdram_Control_2Port|control1|init_timer [2] & (\u_Sdram_Control_2Port|control1|init_timer [4] & (\u_Sdram_Control_2Port|control1|init_timer [5] $ (!\u_Sdram_Control_2Port|control1|init_timer [3]))))

	.dataa(\u_Sdram_Control_2Port|control1|init_timer [2]),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [5]),
	.datac(\u_Sdram_Control_2Port|control1|init_timer [4]),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|always3~4 .lut_mask = 16'h4018;
defparam \u_Sdram_Control_2Port|control1|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|LessThan1~2 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|LessThan1~2_combout  = (\u_Sdram_Control_2Port|control1|init_timer [7] & \u_Sdram_Control_2Port|control1|init_timer [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|control1|init_timer [7]),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LessThan1~2 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|control1|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|always3~5 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|always3~5_combout  = (\u_Sdram_Control_2Port|control1|LessThan1~2_combout  & (\u_Sdram_Control_2Port|control1|always3~4_combout  & (\u_Sdram_Control_2Port|control1|init_timer [6] & 
// !\u_Sdram_Control_2Port|control1|init_timer [9])))

	.dataa(\u_Sdram_Control_2Port|control1|LessThan1~2_combout ),
	.datab(\u_Sdram_Control_2Port|control1|always3~4_combout ),
	.datac(\u_Sdram_Control_2Port|control1|init_timer [6]),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|always3~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|always3~5 .lut_mask = 16'h0080;
defparam \u_Sdram_Control_2Port|control1|always3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|always3~6 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|always3~6_combout  = (\u_Sdram_Control_2Port|control1|LOAD_MODE~1_combout  & ((\u_Sdram_Control_2Port|control1|always3~1_combout ) # ((\u_Sdram_Control_2Port|control1|always3~5_combout ) # 
// (\u_Sdram_Control_2Port|control1|always3~3_combout ))))

	.dataa(\u_Sdram_Control_2Port|control1|LOAD_MODE~1_combout ),
	.datab(\u_Sdram_Control_2Port|control1|always3~1_combout ),
	.datac(\u_Sdram_Control_2Port|control1|always3~5_combout ),
	.datad(\u_Sdram_Control_2Port|control1|always3~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|always3~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|always3~6 .lut_mask = 16'hAAA8;
defparam \u_Sdram_Control_2Port|control1|always3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|REFRESH~0 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|REFRESH~0_combout  = (\u_Sdram_Control_2Port|control1|always3~6_combout  & !\u_Sdram_Control_2Port|control1|LessThan1~6_combout )

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|always3~6_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|control1|LessThan1~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|REFRESH~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|REFRESH~0 .lut_mask = 16'h00CC;
defparam \u_Sdram_Control_2Port|control1|REFRESH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|LOAD_MODE~3 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|LOAD_MODE~3_combout  = (!\u_Sdram_Control_2Port|control1|init_timer [2] & (\u_Sdram_Control_2Port|control1|init_timer [5] & (\u_Sdram_Control_2Port|control1|init_timer [4] & !\u_Sdram_Control_2Port|control1|init_timer 
// [3])))

	.dataa(\u_Sdram_Control_2Port|control1|init_timer [2]),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [5]),
	.datac(\u_Sdram_Control_2Port|control1|init_timer [4]),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|LOAD_MODE~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LOAD_MODE~3 .lut_mask = 16'h0040;
defparam \u_Sdram_Control_2Port|control1|LOAD_MODE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|LOAD_MODE~4 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|LOAD_MODE~4_combout  = (\u_Sdram_Control_2Port|control1|LOAD_MODE~3_combout  & (\u_Sdram_Control_2Port|control1|LOAD_MODE~2_combout  & \u_Sdram_Control_2Port|control1|init_timer [6]))

	.dataa(\u_Sdram_Control_2Port|control1|LOAD_MODE~3_combout ),
	.datab(\u_Sdram_Control_2Port|control1|LOAD_MODE~2_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|LOAD_MODE~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LOAD_MODE~4 .lut_mask = 16'h8800;
defparam \u_Sdram_Control_2Port|control1|LOAD_MODE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|LOAD_MODE~5 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|LOAD_MODE~5_combout  = (\u_Sdram_Control_2Port|control1|LOAD_MODE~1_combout  & (!\u_Sdram_Control_2Port|control1|always3~6_combout  & (\u_Sdram_Control_2Port|control1|LOAD_MODE~4_combout  & 
// !\u_Sdram_Control_2Port|control1|LessThan1~6_combout )))

	.dataa(\u_Sdram_Control_2Port|control1|LOAD_MODE~1_combout ),
	.datab(\u_Sdram_Control_2Port|control1|always3~6_combout ),
	.datac(\u_Sdram_Control_2Port|control1|LOAD_MODE~4_combout ),
	.datad(\u_Sdram_Control_2Port|control1|LessThan1~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|LOAD_MODE~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LOAD_MODE~5 .lut_mask = 16'h0020;
defparam \u_Sdram_Control_2Port|control1|LOAD_MODE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N13
dffeas \u_Sdram_Control_2Port|command1|rw_shift[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|rw_shift[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|rw_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rw_shift[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|rw_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|Equal8~1 (
// Equation(s):
// \u_Sdram_Control_2Port|Equal8~1_combout  = (!\u_Sdram_Control_2Port|ST [0] & (\u_Sdram_Control_2Port|Equal8~0_combout  & (\u_Sdram_Control_2Port|ST [1] & !\u_Sdram_Control_2Port|ST [8])))

	.dataa(\u_Sdram_Control_2Port|ST [0]),
	.datab(\u_Sdram_Control_2Port|Equal8~0_combout ),
	.datac(\u_Sdram_Control_2Port|ST [1]),
	.datad(\u_Sdram_Control_2Port|ST [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Equal8~1 .lut_mask = 16'h0040;
defparam \u_Sdram_Control_2Port|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|mADDR~3 (
// Equation(s):
// \u_Sdram_Control_2Port|mADDR~3_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u_Sdram_Control_2Port|rWR_ADDR [9]))) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u_Sdram_Control_2Port|rRD_ADDR [9]))

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR [9]),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(\u_Sdram_Control_2Port|rWR_ADDR [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mADDR~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR~3 .lut_mask = 16'hFA0A;
defparam \u_Sdram_Control_2Port|mADDR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|mADDR~10 (
// Equation(s):
// \u_Sdram_Control_2Port|mADDR~10_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u_Sdram_Control_2Port|rWR_ADDR [16])) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u_Sdram_Control_2Port|rRD_ADDR [16])))

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR [16]),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR [16]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mADDR~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR~10 .lut_mask = 16'hAAF0;
defparam \u_Sdram_Control_2Port|mADDR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|mADDR~13 (
// Equation(s):
// \u_Sdram_Control_2Port|mADDR~13_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u_Sdram_Control_2Port|rWR_ADDR [19])) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u_Sdram_Control_2Port|rRD_ADDR [19])))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [19]),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR [19]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mADDR~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR~13 .lut_mask = 16'hCCF0;
defparam \u_Sdram_Control_2Port|mADDR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N1
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector14~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector14~0_combout  = (((\cmos_sdat~input_o ) # (!\u_i2c_timing_ctrl|Mux5~0_combout )) # (!\u_i2c_timing_ctrl|Mux16~0_combout )) # (!\u_i2c_timing_ctrl|current_state [2])

	.dataa(\u_i2c_timing_ctrl|current_state [2]),
	.datab(\u_i2c_timing_ctrl|Mux16~0_combout ),
	.datac(\u_i2c_timing_ctrl|Mux5~0_combout ),
	.datad(\cmos_sdat~input_o ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector14~0 .lut_mask = 16'hFF7F;
defparam \u_i2c_timing_ctrl|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr13~3 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr13~3_combout  = (\u_i2c_timing_ctrl|WideOr13~1_combout  & (\u_i2c_timing_ctrl|WideOr13~2_combout  & ((\u_i2c_timing_ctrl|Mux0~1_combout ) # (!\u_i2c_timing_ctrl|Selector13~5_combout ))))

	.dataa(\u_i2c_timing_ctrl|WideOr13~1_combout ),
	.datab(\u_i2c_timing_ctrl|Selector13~5_combout ),
	.datac(\u_i2c_timing_ctrl|Mux0~1_combout ),
	.datad(\u_i2c_timing_ctrl|WideOr13~2_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr13~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr13~3 .lut_mask = 16'hA200;
defparam \u_i2c_timing_ctrl|WideOr13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector14~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector14~1_combout  = ((!\u_i2c_timing_ctrl|WideOr13~3_combout  & \u_i2c_timing_ctrl|i2c_ack2~q )) # (!\u_i2c_timing_ctrl|Selector14~0_combout )

	.dataa(\u_i2c_timing_ctrl|Selector14~0_combout ),
	.datab(\u_i2c_timing_ctrl|WideOr13~3_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_ack2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector14~1 .lut_mask = 16'h7575;
defparam \u_i2c_timing_ctrl|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q  & 
// ((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ) # (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q )))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q  & 
// ((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h8FF8;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  = (\u_CMOS_Capture_RGB565|cmos_frame_clken~0_combout  & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ))))

	.dataa(\u_CMOS_Capture_RGB565|cmos_frame_clken~0_combout ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h0082;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & 
// ((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [4])) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [2]))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & ((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]) # 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h7BDE;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout  = (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  & 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q  & \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q )) # 
// (!\u_CMOS_Capture_RGB565|cmos_frame_clken~0_combout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_clken~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h080F;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [3])))) 
// # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h8421;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [1] $ (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [1])))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'h8844;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [3] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [0])))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [3] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 .lut_mask = 16'h2814;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [1] $ (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 .lut_mask = 16'hC00C;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout  & 
// ((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ) # ((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout  & 
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout )))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~7_combout ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8 .lut_mask = 16'hEAC0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|IN_REQ~0 (
// Equation(s):
// \u_Sdram_Control_2Port|IN_REQ~0_combout  = (\u_Sdram_Control_2Port|Write~q  & ((\u_Sdram_Control_2Port|Equal8~1_combout ) # ((!\u_Sdram_Control_2Port|Equal9~0_combout  & \u_Sdram_Control_2Port|IN_REQ~q )))) # (!\u_Sdram_Control_2Port|Write~q  & 
// (((\u_Sdram_Control_2Port|IN_REQ~q ))))

	.dataa(\u_Sdram_Control_2Port|Equal8~1_combout ),
	.datab(\u_Sdram_Control_2Port|Equal9~0_combout ),
	.datac(\u_Sdram_Control_2Port|IN_REQ~q ),
	.datad(\u_Sdram_Control_2Port|Write~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|IN_REQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|IN_REQ~0 .lut_mask = 16'hBAF0;
defparam \u_Sdram_Control_2Port|IN_REQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q  $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7])))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q  & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q  $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'h8241;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5])))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q  & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'h8421;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5])))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 .lut_mask = 16'h8421;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ))) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 .lut_mask = 16'hB380;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr14~0 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr14~0_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [2] & (!\u_i2c_timing_ctrl|i2c_config_index [1])) # (!\u_i2c_timing_ctrl|i2c_config_index [2] & 
// ((\u_i2c_timing_ctrl|i2c_config_index [0])))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr14~0 .lut_mask = 16'h1510;
defparam \u_I2C_OV7725_YUV422_Config|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr14~1 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr14~1_combout  = (\u_i2c_timing_ctrl|i2c_config_index [2] & (((!\u_i2c_timing_ctrl|i2c_config_index [1])))) # (!\u_i2c_timing_ctrl|i2c_config_index [2] & ((\u_i2c_timing_ctrl|i2c_config_index [0] & 
// ((\u_i2c_timing_ctrl|i2c_config_index [4]) # (\u_i2c_timing_ctrl|i2c_config_index [1]))) # (!\u_i2c_timing_ctrl|i2c_config_index [0] & (\u_i2c_timing_ctrl|i2c_config_index [4] & \u_i2c_timing_ctrl|i2c_config_index [1]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr14~1 .lut_mask = 16'h0EF8;
defparam \u_I2C_OV7725_YUV422_Config|WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr14~2 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr14~2_combout  = (\u_i2c_timing_ctrl|i2c_config_index [4] & (\u_i2c_timing_ctrl|i2c_config_index [0] & \u_i2c_timing_ctrl|i2c_config_index [1]))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr14~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr14~2 .lut_mask = 16'hC000;
defparam \u_I2C_OV7725_YUV422_Config|WideOr14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr14~3 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr14~3_combout  = (\u_i2c_timing_ctrl|i2c_config_index [1] & (!\u_i2c_timing_ctrl|i2c_config_index [0])) # (!\u_i2c_timing_ctrl|i2c_config_index [1] & (\u_i2c_timing_ctrl|i2c_config_index [4] & 
// ((\u_i2c_timing_ctrl|i2c_config_index [0]) # (\u_i2c_timing_ctrl|i2c_config_index [2]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr14~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr14~3 .lut_mask = 16'h55C8;
defparam \u_I2C_OV7725_YUV422_Config|WideOr14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr14~4 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr14~4_combout  = (\u_i2c_timing_ctrl|i2c_config_index [3] & (((\u_i2c_timing_ctrl|i2c_config_index [5]) # (\u_I2C_OV7725_YUV422_Config|WideOr14~2_combout )))) # (!\u_i2c_timing_ctrl|i2c_config_index [3] & 
// (!\u_I2C_OV7725_YUV422_Config|WideOr14~3_combout  & (!\u_i2c_timing_ctrl|i2c_config_index [5])))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr14~3_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr14~2_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr14~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr14~4 .lut_mask = 16'hABA1;
defparam \u_I2C_OV7725_YUV422_Config|WideOr14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr14~5 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr14~5_combout  = (\u_i2c_timing_ctrl|i2c_config_index [4] & ((\u_i2c_timing_ctrl|i2c_config_index [2] $ (\u_i2c_timing_ctrl|i2c_config_index [1])) # (!\u_i2c_timing_ctrl|i2c_config_index [0]))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [4] & ((\u_i2c_timing_ctrl|i2c_config_index [2] & ((!\u_i2c_timing_ctrl|i2c_config_index [1]))) # (!\u_i2c_timing_ctrl|i2c_config_index [2] & (\u_i2c_timing_ctrl|i2c_config_index [0]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr14~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr14~5 .lut_mask = 16'h4EF6;
defparam \u_I2C_OV7725_YUV422_Config|WideOr14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr14~6 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr14~6_combout  = (\u_I2C_OV7725_YUV422_Config|WideOr14~4_combout  & ((\u_I2C_OV7725_YUV422_Config|WideOr14~5_combout ) # ((!\u_i2c_timing_ctrl|i2c_config_index [5])))) # (!\u_I2C_OV7725_YUV422_Config|WideOr14~4_combout  & 
// (((\u_i2c_timing_ctrl|i2c_config_index [5] & !\u_I2C_OV7725_YUV422_Config|WideOr14~1_combout ))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr14~4_combout ),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr14~5_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr14~1_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr14~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr14~6 .lut_mask = 16'h8ADA;
defparam \u_I2C_OV7725_YUV422_Config|WideOr14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector11~2 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector11~2_combout  = (\u_i2c_timing_ctrl|Mux5~1_combout  & ((\u_i2c_timing_ctrl|i2c_config_index [6] & ((\u_i2c_timing_ctrl|Selector11~6_combout ))) # (!\u_i2c_timing_ctrl|i2c_config_index [6] & 
// (\u_I2C_OV7725_YUV422_Config|WideOr14~6_combout ))))

	.dataa(\u_i2c_timing_ctrl|Mux5~1_combout ),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr14~6_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datad(\u_i2c_timing_ctrl|Selector11~6_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector11~2 .lut_mask = 16'hA808;
defparam \u_i2c_timing_ctrl|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr6~0 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr6~0_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [1] & (!\u_i2c_timing_ctrl|i2c_config_index [2] & !\u_i2c_timing_ctrl|i2c_config_index [0])) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [1] & ((\u_i2c_timing_ctrl|i2c_config_index [0])))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr6~0 .lut_mask = 16'h1104;
defparam \u_I2C_OV7725_YUV422_Config|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr6~2 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr6~2_combout  = (\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [5] $ (\u_i2c_timing_ctrl|i2c_config_index [0])) # (!\u_i2c_timing_ctrl|i2c_config_index [2]))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [5]) # ((\u_i2c_timing_ctrl|i2c_config_index [2]) # (\u_i2c_timing_ctrl|i2c_config_index [0]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr6~2 .lut_mask = 16'h7FDE;
defparam \u_I2C_OV7725_YUV422_Config|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr6~3 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr6~3_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5]) # ((\u_i2c_timing_ctrl|i2c_config_index [3] & (!\u_i2c_timing_ctrl|i2c_config_index [2])) # (!\u_i2c_timing_ctrl|i2c_config_index [3] & 
// (\u_i2c_timing_ctrl|i2c_config_index [2] & \u_i2c_timing_ctrl|i2c_config_index [0])))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr6~3 .lut_mask = 16'hDECE;
defparam \u_I2C_OV7725_YUV422_Config|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr6~4 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr6~4_combout  = (\u_i2c_timing_ctrl|i2c_config_index [1] & (((\u_i2c_timing_ctrl|i2c_config_index [4])) # (!\u_I2C_OV7725_YUV422_Config|WideOr6~2_combout ))) # (!\u_i2c_timing_ctrl|i2c_config_index [1] & 
// (((!\u_i2c_timing_ctrl|i2c_config_index [4] & \u_I2C_OV7725_YUV422_Config|WideOr6~3_combout ))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr6~2_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr6~3_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr6~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr6~4 .lut_mask = 16'hC7C4;
defparam \u_I2C_OV7725_YUV422_Config|WideOr6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector6~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector6~0_combout  = (!\u_i2c_timing_ctrl|i2c_wdata~5_combout  & ((!\u_i2c_timing_ctrl|Mux9~3_combout ) # (!\u_i2c_timing_ctrl|Mux16~5_combout )))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|Mux16~5_combout ),
	.datac(\u_i2c_timing_ctrl|Mux9~3_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_wdata~5_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector6~0 .lut_mask = 16'h003F;
defparam \u_i2c_timing_ctrl|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr5~2 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr5~2_combout  = (\u_i2c_timing_ctrl|i2c_config_index [2]) # ((\u_i2c_timing_ctrl|i2c_config_index [3]) # ((\u_i2c_timing_ctrl|i2c_config_index [1] & \u_i2c_timing_ctrl|i2c_config_index [0])))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~2 .lut_mask = 16'hFEFC;
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr5~3 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr5~3_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & (((!\u_i2c_timing_ctrl|i2c_config_index [3] & !\u_i2c_timing_ctrl|i2c_config_index [0])) # (!\u_i2c_timing_ctrl|i2c_config_index [4]))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [5] & (!\u_i2c_timing_ctrl|i2c_config_index [4] & (\u_i2c_timing_ctrl|i2c_config_index [3] & \u_i2c_timing_ctrl|i2c_config_index [0])))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~3 .lut_mask = 16'h322A;
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr5~4 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr5~4_combout  = (\u_i2c_timing_ctrl|i2c_config_index [0] & (\u_i2c_timing_ctrl|i2c_config_index [5] $ (((!\u_i2c_timing_ctrl|i2c_config_index [3]) # (!\u_i2c_timing_ctrl|i2c_config_index [4])))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~4 .lut_mask = 16'h9500;
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr5~5 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr5~5_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & (\u_i2c_timing_ctrl|i2c_config_index [4] $ ((!\u_i2c_timing_ctrl|i2c_config_index [3])))) # (!\u_i2c_timing_ctrl|i2c_config_index [5] & 
// ((\u_i2c_timing_ctrl|i2c_config_index [4] & (!\u_i2c_timing_ctrl|i2c_config_index [3] & !\u_i2c_timing_ctrl|i2c_config_index [0])) # (!\u_i2c_timing_ctrl|i2c_config_index [4] & (\u_i2c_timing_ctrl|i2c_config_index [3]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~5 .lut_mask = 16'h9296;
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr5~6 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr5~6_combout  = (\u_i2c_timing_ctrl|i2c_config_index [1] & (((\u_I2C_OV7725_YUV422_Config|WideOr5~4_combout ) # (\u_i2c_timing_ctrl|i2c_config_index [2])))) # (!\u_i2c_timing_ctrl|i2c_config_index [1] & 
// (!\u_I2C_OV7725_YUV422_Config|WideOr5~5_combout  & ((!\u_i2c_timing_ctrl|i2c_config_index [2]))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr5~5_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr5~4_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr5~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~6 .lut_mask = 16'hCCD1;
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr5~7 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr5~7_combout  = (\u_i2c_timing_ctrl|i2c_config_index [4] & (((!\u_i2c_timing_ctrl|i2c_config_index [0])))) # (!\u_i2c_timing_ctrl|i2c_config_index [4] & ((\u_i2c_timing_ctrl|i2c_config_index [5]) # 
// ((\u_i2c_timing_ctrl|i2c_config_index [3] & \u_i2c_timing_ctrl|i2c_config_index [0]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr5~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~7 .lut_mask = 16'h32EE;
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr5~8 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr5~8_combout  = (\u_I2C_OV7725_YUV422_Config|WideOr5~6_combout  & (((\u_I2C_OV7725_YUV422_Config|WideOr5~7_combout ) # (!\u_i2c_timing_ctrl|i2c_config_index [2])))) # (!\u_I2C_OV7725_YUV422_Config|WideOr5~6_combout  & 
// (!\u_I2C_OV7725_YUV422_Config|WideOr5~3_combout  & ((\u_i2c_timing_ctrl|i2c_config_index [2]))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr5~3_combout ),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr5~6_combout ),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr5~7_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr5~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~8 .lut_mask = 16'hD1CC;
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr5~9 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr5~9_combout  = (\u_i2c_timing_ctrl|i2c_config_index [7]) # ((\u_I2C_OV7725_YUV422_Config|WideOr5~10_combout ) # ((\u_I2C_OV7725_YUV422_Config|WideOr5~8_combout  & !\u_i2c_timing_ctrl|i2c_config_index [6])))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr5~8_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr5~10_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr5~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~9 .lut_mask = 16'hFFF2;
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr13~2 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr13~2_combout  = (\u_i2c_timing_ctrl|i2c_config_index [0] & (((\u_i2c_timing_ctrl|i2c_config_index [3] & !\u_i2c_timing_ctrl|i2c_config_index [2])) # (!\u_i2c_timing_ctrl|i2c_config_index [1]))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [0] & (((\u_i2c_timing_ctrl|i2c_config_index [2]) # (\u_i2c_timing_ctrl|i2c_config_index [1]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr13~2 .lut_mask = 16'h5DFA;
defparam \u_I2C_OV7725_YUV422_Config|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr13~3 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr13~3_combout  = (\u_i2c_timing_ctrl|i2c_config_index [1] & (!\u_i2c_timing_ctrl|i2c_config_index [0] & ((\u_i2c_timing_ctrl|i2c_config_index [3]) # (\u_i2c_timing_ctrl|i2c_config_index [2])))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [1] & ((\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [2]))) # (!\u_i2c_timing_ctrl|i2c_config_index [3] & (\u_i2c_timing_ctrl|i2c_config_index [0] & 
// !\u_i2c_timing_ctrl|i2c_config_index [2]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr13~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr13~3 .lut_mask = 16'h54C2;
defparam \u_I2C_OV7725_YUV422_Config|WideOr13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr13~4 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr13~4_combout  = (\u_i2c_timing_ctrl|i2c_config_index [3]) # ((\u_i2c_timing_ctrl|i2c_config_index [2] & ((!\u_i2c_timing_ctrl|i2c_config_index [1]))) # (!\u_i2c_timing_ctrl|i2c_config_index [2] & 
// ((\u_i2c_timing_ctrl|i2c_config_index [0]) # (\u_i2c_timing_ctrl|i2c_config_index [1]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr13~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr13~4 .lut_mask = 16'hCFFE;
defparam \u_I2C_OV7725_YUV422_Config|WideOr13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr13~5 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr13~5_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & (((\u_i2c_timing_ctrl|i2c_config_index [4]) # (\u_I2C_OV7725_YUV422_Config|WideOr13~3_combout )))) # (!\u_i2c_timing_ctrl|i2c_config_index [5] & 
// (!\u_I2C_OV7725_YUV422_Config|WideOr13~4_combout  & (!\u_i2c_timing_ctrl|i2c_config_index [4])))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr13~4_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr13~3_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr13~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr13~5 .lut_mask = 16'hABA1;
defparam \u_I2C_OV7725_YUV422_Config|WideOr13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr13~6 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr13~6_combout  = (\u_i2c_timing_ctrl|i2c_config_index [0] & ((\u_i2c_timing_ctrl|i2c_config_index [3] & (!\u_i2c_timing_ctrl|i2c_config_index [2])) # (!\u_i2c_timing_ctrl|i2c_config_index [3] & 
// ((\u_i2c_timing_ctrl|i2c_config_index [1]))))) # (!\u_i2c_timing_ctrl|i2c_config_index [0] & (!\u_i2c_timing_ctrl|i2c_config_index [3] & (\u_i2c_timing_ctrl|i2c_config_index [2] & !\u_i2c_timing_ctrl|i2c_config_index [1])))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr13~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr13~6 .lut_mask = 16'h2A18;
defparam \u_I2C_OV7725_YUV422_Config|WideOr13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr13~7 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr13~7_combout  = (\u_I2C_OV7725_YUV422_Config|WideOr13~5_combout  & (((!\u_i2c_timing_ctrl|i2c_config_index [4])) # (!\u_I2C_OV7725_YUV422_Config|WideOr13~6_combout ))) # (!\u_I2C_OV7725_YUV422_Config|WideOr13~5_combout  & 
// (((\u_i2c_timing_ctrl|i2c_config_index [4] & !\u_I2C_OV7725_YUV422_Config|WideOr13~2_combout ))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr13~5_combout ),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr13~6_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr13~2_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr13~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr13~7 .lut_mask = 16'h2A7A;
defparam \u_I2C_OV7725_YUV422_Config|WideOr13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector10~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector10~0_combout  = (\u_I2C_OV7725_YUV422_Config|WideOr13~8_combout ) # ((\u_i2c_timing_ctrl|i2c_config_index [7]) # ((!\u_i2c_timing_ctrl|i2c_config_index [6] & \u_I2C_OV7725_YUV422_Config|WideOr13~7_combout )))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr13~8_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr13~7_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector10~0 .lut_mask = 16'hFBFA;
defparam \u_i2c_timing_ctrl|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector10~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector10~1_combout  = (\u_I2C_OV7725_YUV422_Config|WideOr5~9_combout  & ((\u_i2c_timing_ctrl|i2c_wdata~5_combout ) # ((\u_i2c_timing_ctrl|Selector10~0_combout  & \u_i2c_timing_ctrl|Mux5~1_combout )))) # 
// (!\u_I2C_OV7725_YUV422_Config|WideOr5~9_combout  & (\u_i2c_timing_ctrl|Selector10~0_combout  & ((\u_i2c_timing_ctrl|Mux5~1_combout ))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr5~9_combout ),
	.datab(\u_i2c_timing_ctrl|Selector10~0_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_wdata~5_combout ),
	.datad(\u_i2c_timing_ctrl|Mux5~1_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector10~1 .lut_mask = 16'hECA0;
defparam \u_i2c_timing_ctrl|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr4~0 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr4~0_combout  = (\u_i2c_timing_ctrl|i2c_config_index [2] & (!\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [5])))) # (!\u_i2c_timing_ctrl|i2c_config_index [2] & 
// (!\u_i2c_timing_ctrl|i2c_config_index [5] & (\u_i2c_timing_ctrl|i2c_config_index [3] $ (\u_i2c_timing_ctrl|i2c_config_index [0]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr4~0 .lut_mask = 16'h4412;
defparam \u_I2C_OV7725_YUV422_Config|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr4~1 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr4~1_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & (\u_i2c_timing_ctrl|i2c_config_index [3])) # (!\u_i2c_timing_ctrl|i2c_config_index [5] & ((\u_i2c_timing_ctrl|i2c_config_index [0]) # 
// (\u_i2c_timing_ctrl|i2c_config_index [3] $ (\u_i2c_timing_ctrl|i2c_config_index [2]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr4~1 .lut_mask = 16'hAAF6;
defparam \u_I2C_OV7725_YUV422_Config|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr4~2 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr4~2_combout  = (\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [5] & (!\u_i2c_timing_ctrl|i2c_config_index [2])) # (!\u_i2c_timing_ctrl|i2c_config_index [5] & 
// ((\u_i2c_timing_ctrl|i2c_config_index [0]))))) # (!\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [2]) # ((\u_i2c_timing_ctrl|i2c_config_index [0] & \u_i2c_timing_ctrl|i2c_config_index [5]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr4~2 .lut_mask = 16'h76E4;
defparam \u_I2C_OV7725_YUV422_Config|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr4~3 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr4~3_combout  = (\u_i2c_timing_ctrl|i2c_config_index [1] & ((\u_I2C_OV7725_YUV422_Config|WideOr4~1_combout ) # ((\u_i2c_timing_ctrl|i2c_config_index [4])))) # (!\u_i2c_timing_ctrl|i2c_config_index [1] & 
// (((!\u_i2c_timing_ctrl|i2c_config_index [4] & !\u_I2C_OV7725_YUV422_Config|WideOr4~2_combout ))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr4~1_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr4~2_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr4~3 .lut_mask = 16'hC8CB;
defparam \u_I2C_OV7725_YUV422_Config|WideOr4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr4~4 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr4~4_combout  = (\u_i2c_timing_ctrl|i2c_config_index [3] & (\u_i2c_timing_ctrl|i2c_config_index [2] & (\u_i2c_timing_ctrl|i2c_config_index [0]))) # (!\u_i2c_timing_ctrl|i2c_config_index [3] & 
// (\u_i2c_timing_ctrl|i2c_config_index [5] & ((!\u_i2c_timing_ctrl|i2c_config_index [0]) # (!\u_i2c_timing_ctrl|i2c_config_index [2]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr4~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr4~4 .lut_mask = 16'h9580;
defparam \u_I2C_OV7725_YUV422_Config|WideOr4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr4~5 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr4~5_combout  = (\u_I2C_OV7725_YUV422_Config|WideOr4~3_combout  & (((\u_I2C_OV7725_YUV422_Config|WideOr4~4_combout )) # (!\u_i2c_timing_ctrl|i2c_config_index [4]))) # (!\u_I2C_OV7725_YUV422_Config|WideOr4~3_combout  & 
// (\u_i2c_timing_ctrl|i2c_config_index [4] & (\u_I2C_OV7725_YUV422_Config|WideOr4~0_combout )))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr4~3_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr4~0_combout ),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr4~4_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr4~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr4~5 .lut_mask = 16'hEA62;
defparam \u_I2C_OV7725_YUV422_Config|WideOr4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector9~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector9~0_combout  = (\u_i2c_timing_ctrl|i2c_wdata~5_combout  & ((\u_I2C_OV7725_YUV422_Config|WideOr4~5_combout ) # ((\u_i2c_timing_ctrl|i2c_config_index [6]) # (\u_i2c_timing_ctrl|i2c_config_index [7]))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr4~5_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.datad(\u_i2c_timing_ctrl|i2c_wdata~5_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector9~0 .lut_mask = 16'hFE00;
defparam \u_i2c_timing_ctrl|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr12~2 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr12~2_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [3] & (\u_i2c_timing_ctrl|i2c_config_index [1] $ (((\u_i2c_timing_ctrl|i2c_config_index [2]) # (\u_i2c_timing_ctrl|i2c_config_index [0])))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr12~2 .lut_mask = 16'h0506;
defparam \u_I2C_OV7725_YUV422_Config|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr12~3 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr12~3_combout  = (\u_i2c_timing_ctrl|i2c_config_index [1] & (!\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [4]) # (\u_i2c_timing_ctrl|i2c_config_index [0])))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [1] & (\u_i2c_timing_ctrl|i2c_config_index [4] $ (((!\u_i2c_timing_ctrl|i2c_config_index [0] & \u_i2c_timing_ctrl|i2c_config_index [3])))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr12~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr12~3 .lut_mask = 16'h41EC;
defparam \u_I2C_OV7725_YUV422_Config|WideOr12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr12~4 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr12~4_combout  = (\u_i2c_timing_ctrl|i2c_config_index [0] & ((\u_i2c_timing_ctrl|i2c_config_index [3]) # ((!\u_i2c_timing_ctrl|i2c_config_index [4])))) # (!\u_i2c_timing_ctrl|i2c_config_index [0] & 
// ((\u_i2c_timing_ctrl|i2c_config_index [3] & ((!\u_i2c_timing_ctrl|i2c_config_index [1]) # (!\u_i2c_timing_ctrl|i2c_config_index [4]))) # (!\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [1])))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr12~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr12~4 .lut_mask = 16'h9FCE;
defparam \u_I2C_OV7725_YUV422_Config|WideOr12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr12~5 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr12~5_combout  = (\u_i2c_timing_ctrl|i2c_config_index [2] & (((\u_i2c_timing_ctrl|i2c_config_index [5])))) # (!\u_i2c_timing_ctrl|i2c_config_index [2] & ((\u_i2c_timing_ctrl|i2c_config_index [5] & 
// ((!\u_I2C_OV7725_YUV422_Config|WideOr12~3_combout ))) # (!\u_i2c_timing_ctrl|i2c_config_index [5] & (!\u_I2C_OV7725_YUV422_Config|WideOr12~4_combout ))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr12~4_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr12~3_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr12~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr12~5 .lut_mask = 16'hC1F1;
defparam \u_I2C_OV7725_YUV422_Config|WideOr12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr12~6 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr12~6_combout  = (\u_i2c_timing_ctrl|i2c_config_index [1] & (!\u_i2c_timing_ctrl|i2c_config_index [3] & (\u_i2c_timing_ctrl|i2c_config_index [4] $ (!\u_i2c_timing_ctrl|i2c_config_index [0])))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [1] & ((\u_i2c_timing_ctrl|i2c_config_index [4] & (\u_i2c_timing_ctrl|i2c_config_index [0])) # (!\u_i2c_timing_ctrl|i2c_config_index [4] & ((\u_i2c_timing_ctrl|i2c_config_index [3])))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr12~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr12~6 .lut_mask = 16'h51C2;
defparam \u_I2C_OV7725_YUV422_Config|WideOr12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr12~7 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr12~7_combout  = (\u_I2C_OV7725_YUV422_Config|WideOr12~5_combout  & ((\u_I2C_OV7725_YUV422_Config|WideOr12~6_combout ) # ((!\u_i2c_timing_ctrl|i2c_config_index [2])))) # (!\u_I2C_OV7725_YUV422_Config|WideOr12~5_combout  & 
// (((\u_i2c_timing_ctrl|i2c_config_index [2] & \u_I2C_OV7725_YUV422_Config|WideOr14~2_combout ))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr12~6_combout ),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr12~5_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr14~2_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr12~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr12~7 .lut_mask = 16'hBC8C;
defparam \u_I2C_OV7725_YUV422_Config|WideOr12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr12~8 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr12~8_combout  = (\u_i2c_timing_ctrl|i2c_config_index [7]) # ((!\u_i2c_timing_ctrl|i2c_config_index [6] & \u_I2C_OV7725_YUV422_Config|WideOr12~7_combout ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr12~7_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr12~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr12~8 .lut_mask = 16'hF3F0;
defparam \u_I2C_OV7725_YUV422_Config|WideOr12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector9~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector9~1_combout  = (\u_i2c_timing_ctrl|Selector9~0_combout ) # ((\u_i2c_timing_ctrl|Mux5~1_combout  & ((\u_I2C_OV7725_YUV422_Config|WideOr12~9_combout ) # (\u_I2C_OV7725_YUV422_Config|WideOr12~8_combout ))))

	.dataa(\u_i2c_timing_ctrl|Mux5~1_combout ),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr12~9_combout ),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr12~8_combout ),
	.datad(\u_i2c_timing_ctrl|Selector9~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector9~1 .lut_mask = 16'hFFA8;
defparam \u_i2c_timing_ctrl|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr15~1 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr15~1_combout  = (\u_i2c_timing_ctrl|i2c_config_index [1] & ((\u_i2c_timing_ctrl|i2c_config_index [0] & ((!\u_i2c_timing_ctrl|i2c_config_index [3]))) # (!\u_i2c_timing_ctrl|i2c_config_index [0] & 
// (\u_i2c_timing_ctrl|i2c_config_index [4] & \u_i2c_timing_ctrl|i2c_config_index [3])))) # (!\u_i2c_timing_ctrl|i2c_config_index [1] & (!\u_i2c_timing_ctrl|i2c_config_index [4] & ((\u_i2c_timing_ctrl|i2c_config_index [3]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr15~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr15~1 .lut_mask = 16'h19A0;
defparam \u_I2C_OV7725_YUV422_Config|WideOr15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr7~0 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr7~0_combout  = (\u_i2c_timing_ctrl|i2c_config_index [0]) # ((\u_i2c_timing_ctrl|i2c_config_index [3]) # ((\u_i2c_timing_ctrl|i2c_config_index [2] & \u_i2c_timing_ctrl|i2c_config_index [1])))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr7~0 .lut_mask = 16'hFEEE;
defparam \u_I2C_OV7725_YUV422_Config|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr7~2 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr7~2_combout  = (\u_i2c_timing_ctrl|i2c_config_index [4] & (\u_i2c_timing_ctrl|i2c_config_index [2] $ (((!\u_i2c_timing_ctrl|i2c_config_index [5] & \u_i2c_timing_ctrl|i2c_config_index [1])))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr7~2 .lut_mask = 16'h90C0;
defparam \u_I2C_OV7725_YUV422_Config|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr7~5 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr7~5_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & (!\u_i2c_timing_ctrl|i2c_config_index [4] & ((!\u_i2c_timing_ctrl|i2c_config_index [1]) # (!\u_i2c_timing_ctrl|i2c_config_index [2])))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [5] & ((\u_i2c_timing_ctrl|i2c_config_index [1] & ((\u_i2c_timing_ctrl|i2c_config_index [4]))) # (!\u_i2c_timing_ctrl|i2c_config_index [1] & (\u_i2c_timing_ctrl|i2c_config_index [2]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr7~5 .lut_mask = 16'h524E;
defparam \u_I2C_OV7725_YUV422_Config|WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector7~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector7~0_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [7] & (!\u_i2c_timing_ctrl|i2c_config_index [6] & \u_i2c_timing_ctrl|i2c_wdata~5_combout ))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.datab(gnd),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datad(\u_i2c_timing_ctrl|i2c_wdata~5_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector7~0 .lut_mask = 16'h0500;
defparam \u_i2c_timing_ctrl|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr2~0 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr2~0_combout  = (\u_i2c_timing_ctrl|i2c_config_index [4] & (((!\u_i2c_timing_ctrl|i2c_config_index [3]) # (!\u_i2c_timing_ctrl|i2c_config_index [2])))) # (!\u_i2c_timing_ctrl|i2c_config_index [4] & 
// (!\u_i2c_timing_ctrl|i2c_config_index [2] & (\u_i2c_timing_ctrl|i2c_config_index [0] $ (\u_i2c_timing_ctrl|i2c_config_index [3]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr2~0 .lut_mask = 16'h0DCE;
defparam \u_I2C_OV7725_YUV422_Config|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr2~1 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr2~1_combout  = (\u_i2c_timing_ctrl|i2c_config_index [0] & (\u_i2c_timing_ctrl|i2c_config_index [4] $ (((!\u_i2c_timing_ctrl|i2c_config_index [2] & \u_i2c_timing_ctrl|i2c_config_index [3]))))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [0] & (\u_i2c_timing_ctrl|i2c_config_index [4] & (\u_i2c_timing_ctrl|i2c_config_index [2] $ (!\u_i2c_timing_ctrl|i2c_config_index [3]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr2~1 .lut_mask = 16'hC28C;
defparam \u_I2C_OV7725_YUV422_Config|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr2~2 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr2~2_combout  = (\u_I2C_OV7725_YUV422_Config|WideOr2~1_combout  & (\u_I2C_OV7725_YUV422_Config|WideOr2~0_combout  & ((\u_i2c_timing_ctrl|i2c_config_index [1]) # (\u_i2c_timing_ctrl|i2c_config_index [2])))) # 
// (!\u_I2C_OV7725_YUV422_Config|WideOr2~1_combout  & ((\u_i2c_timing_ctrl|i2c_config_index [2]) # (\u_i2c_timing_ctrl|i2c_config_index [1] $ (\u_I2C_OV7725_YUV422_Config|WideOr2~0_combout ))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr2~1_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr2~2 .lut_mask = 16'hF932;
defparam \u_I2C_OV7725_YUV422_Config|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr2~3 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr2~3_combout  = (\u_I2C_OV7725_YUV422_Config|WideOr2~0_combout  & ((\u_i2c_timing_ctrl|i2c_config_index [1] & ((!\u_i2c_timing_ctrl|i2c_config_index [2]) # (!\u_I2C_OV7725_YUV422_Config|WideOr2~1_combout ))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [1] & ((\u_i2c_timing_ctrl|i2c_config_index [2]))))) # (!\u_I2C_OV7725_YUV422_Config|WideOr2~0_combout  & (((\u_I2C_OV7725_YUV422_Config|WideOr2~1_combout ))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr2~1_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr2~3 .lut_mask = 16'h7ACC;
defparam \u_I2C_OV7725_YUV422_Config|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr2~4 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr2~4_combout  = \u_I2C_OV7725_YUV422_Config|WideOr2~3_combout  $ (((\u_i2c_timing_ctrl|i2c_config_index [5] & !\u_I2C_OV7725_YUV422_Config|WideOr2~2_combout )))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(gnd),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr2~3_combout ),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr2~2_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr2~4 .lut_mask = 16'hF05A;
defparam \u_I2C_OV7725_YUV422_Config|WideOr2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr10~2 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr10~2_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [3] & (!\u_i2c_timing_ctrl|i2c_config_index [2] & (\u_i2c_timing_ctrl|i2c_config_index [0] $ (\u_i2c_timing_ctrl|i2c_config_index [1]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~2 .lut_mask = 16'h0102;
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr10~3 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr10~3_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & ((\u_i2c_timing_ctrl|i2c_config_index [4] & ((\u_i2c_timing_ctrl|i2c_config_index [3]) # (!\u_i2c_timing_ctrl|i2c_config_index [0]))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [4] & (\u_i2c_timing_ctrl|i2c_config_index [3] & !\u_i2c_timing_ctrl|i2c_config_index [0])))) # (!\u_i2c_timing_ctrl|i2c_config_index [5] & (\u_i2c_timing_ctrl|i2c_config_index [4] $ 
// ((\u_i2c_timing_ctrl|i2c_config_index [3]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr10~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~3 .lut_mask = 16'h94BC;
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr10~4 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr10~4_combout  = (\u_i2c_timing_ctrl|i2c_config_index [0] & ((\u_i2c_timing_ctrl|i2c_config_index [5] & (!\u_i2c_timing_ctrl|i2c_config_index [4] & \u_i2c_timing_ctrl|i2c_config_index [3])) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [5] & (\u_i2c_timing_ctrl|i2c_config_index [4] $ (!\u_i2c_timing_ctrl|i2c_config_index [3])))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr10~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~4 .lut_mask = 16'h6100;
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr10~5 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr10~5_combout  = (\u_i2c_timing_ctrl|i2c_config_index [4] & ((\u_i2c_timing_ctrl|i2c_config_index [5] & ((!\u_i2c_timing_ctrl|i2c_config_index [0]))) # (!\u_i2c_timing_ctrl|i2c_config_index [5] & 
// ((\u_i2c_timing_ctrl|i2c_config_index [3]) # (\u_i2c_timing_ctrl|i2c_config_index [0]))))) # (!\u_i2c_timing_ctrl|i2c_config_index [4] & (\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [5]) # 
// (\u_i2c_timing_ctrl|i2c_config_index [0]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr10~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~5 .lut_mask = 16'h74E8;
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr10~6 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr10~6_combout  = (\u_i2c_timing_ctrl|i2c_config_index [1] & (((\u_i2c_timing_ctrl|i2c_config_index [2])))) # (!\u_i2c_timing_ctrl|i2c_config_index [1] & ((\u_i2c_timing_ctrl|i2c_config_index [2] & 
// (\u_I2C_OV7725_YUV422_Config|WideOr10~4_combout )) # (!\u_i2c_timing_ctrl|i2c_config_index [2] & ((!\u_I2C_OV7725_YUV422_Config|WideOr10~5_combout )))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr10~4_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr10~5_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr10~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~6 .lut_mask = 16'hEE03;
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr10~7 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr10~7_combout  = (\u_i2c_timing_ctrl|i2c_config_index [4] & (\u_i2c_timing_ctrl|i2c_config_index [0] $ (((\u_i2c_timing_ctrl|i2c_config_index [5]) # (!\u_i2c_timing_ctrl|i2c_config_index [3]))))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [4] & ((\u_i2c_timing_ctrl|i2c_config_index [0]) # (\u_i2c_timing_ctrl|i2c_config_index [5] $ (\u_i2c_timing_ctrl|i2c_config_index [3]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr10~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~7 .lut_mask = 16'h739E;
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr10~8 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr10~8_combout  = (\u_I2C_OV7725_YUV422_Config|WideOr10~6_combout  & (((!\u_i2c_timing_ctrl|i2c_config_index [1]) # (!\u_I2C_OV7725_YUV422_Config|WideOr10~7_combout )))) # (!\u_I2C_OV7725_YUV422_Config|WideOr10~6_combout  & 
// (\u_I2C_OV7725_YUV422_Config|WideOr10~3_combout  & ((\u_i2c_timing_ctrl|i2c_config_index [1]))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr10~3_combout ),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr10~7_combout ),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr10~6_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr10~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~8 .lut_mask = 16'h3AF0;
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr10~9 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr10~9_combout  = (\u_I2C_OV7725_YUV422_Config|WideOr10~10_combout ) # ((\u_i2c_timing_ctrl|i2c_config_index [7]) # ((!\u_i2c_timing_ctrl|i2c_config_index [6] & \u_I2C_OV7725_YUV422_Config|WideOr10~8_combout )))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr10~10_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr10~8_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr10~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~9 .lut_mask = 16'hEFEE;
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector7~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector7~1_combout  = (\u_i2c_timing_ctrl|Mux5~1_combout  & ((\u_I2C_OV7725_YUV422_Config|WideOr10~9_combout ) # ((\u_i2c_timing_ctrl|Selector7~0_combout  & \u_I2C_OV7725_YUV422_Config|WideOr2~4_combout )))) # 
// (!\u_i2c_timing_ctrl|Mux5~1_combout  & (((\u_i2c_timing_ctrl|Selector7~0_combout  & \u_I2C_OV7725_YUV422_Config|WideOr2~4_combout ))))

	.dataa(\u_i2c_timing_ctrl|Mux5~1_combout ),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr10~9_combout ),
	.datac(\u_i2c_timing_ctrl|Selector7~0_combout ),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr2~4_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector7~1 .lut_mask = 16'hF888;
defparam \u_i2c_timing_ctrl|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr9~2 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr9~2_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & (!\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [1])))) # (!\u_i2c_timing_ctrl|i2c_config_index [5] & 
// (\u_i2c_timing_ctrl|i2c_config_index [3] & (!\u_i2c_timing_ctrl|i2c_config_index [0] & !\u_i2c_timing_ctrl|i2c_config_index [1])))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~2 .lut_mask = 16'h2204;
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr9~3 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr9~3_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & (!\u_i2c_timing_ctrl|i2c_config_index [3] & (\u_i2c_timing_ctrl|i2c_config_index [1] $ (!\u_i2c_timing_ctrl|i2c_config_index [0])))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [5] & ((\u_i2c_timing_ctrl|i2c_config_index [1] & (\u_i2c_timing_ctrl|i2c_config_index [3])) # (!\u_i2c_timing_ctrl|i2c_config_index [1] & ((\u_i2c_timing_ctrl|i2c_config_index [0])))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr9~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~3 .lut_mask = 16'h41B8;
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr9~4 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr9~4_combout  = (\u_i2c_timing_ctrl|i2c_config_index [1] & (((!\u_i2c_timing_ctrl|i2c_config_index [0])) # (!\u_i2c_timing_ctrl|i2c_config_index [3]))) # (!\u_i2c_timing_ctrl|i2c_config_index [1] & 
// ((\u_i2c_timing_ctrl|i2c_config_index [0] & ((\u_i2c_timing_ctrl|i2c_config_index [3]) # (!\u_i2c_timing_ctrl|i2c_config_index [5]))) # (!\u_i2c_timing_ctrl|i2c_config_index [0] & ((\u_i2c_timing_ctrl|i2c_config_index [5])))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr9~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~4 .lut_mask = 16'h6F7C;
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr9~5 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr9~5_combout  = (\u_i2c_timing_ctrl|i2c_config_index [4] & (((\u_i2c_timing_ctrl|i2c_config_index [2]) # (!\u_I2C_OV7725_YUV422_Config|WideOr9~3_combout )))) # (!\u_i2c_timing_ctrl|i2c_config_index [4] & 
// (!\u_I2C_OV7725_YUV422_Config|WideOr9~4_combout  & ((!\u_i2c_timing_ctrl|i2c_config_index [2]))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr9~4_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr9~3_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr9~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~5 .lut_mask = 16'hCC1D;
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr9~6 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr9~6_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [5] & ((\u_i2c_timing_ctrl|i2c_config_index [3] & (!\u_i2c_timing_ctrl|i2c_config_index [1] & !\u_i2c_timing_ctrl|i2c_config_index [0])) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [3] & (\u_i2c_timing_ctrl|i2c_config_index [1] & \u_i2c_timing_ctrl|i2c_config_index [0]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr9~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~6 .lut_mask = 16'h0042;
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr9~7 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr9~7_combout  = (\u_i2c_timing_ctrl|i2c_config_index [2] & ((\u_I2C_OV7725_YUV422_Config|WideOr9~5_combout  & ((\u_I2C_OV7725_YUV422_Config|WideOr9~6_combout ))) # (!\u_I2C_OV7725_YUV422_Config|WideOr9~5_combout  & 
// (\u_I2C_OV7725_YUV422_Config|WideOr9~2_combout )))) # (!\u_i2c_timing_ctrl|i2c_config_index [2] & (((\u_I2C_OV7725_YUV422_Config|WideOr9~5_combout ))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr9~2_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr9~6_combout ),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr9~5_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr9~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~7 .lut_mask = 16'hF388;
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr9~8 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr9~8_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [0] & (!\u_i2c_timing_ctrl|i2c_config_index [1] & \u_I2C_OV7725_YUV422_Config|WideOr9~0_combout ))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(gnd),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr9~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~8 .lut_mask = 16'h0500;
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector6~2 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector6~2_combout  = (\u_i2c_timing_ctrl|Mux5~1_combout  & ((\u_i2c_timing_ctrl|i2c_config_index [6] & ((!\u_I2C_OV7725_YUV422_Config|WideOr9~8_combout ))) # (!\u_i2c_timing_ctrl|i2c_config_index [6] & 
// (\u_I2C_OV7725_YUV422_Config|WideOr9~7_combout ))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr9~7_combout ),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr9~8_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datad(\u_i2c_timing_ctrl|Mux5~1_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector6~2 .lut_mask = 16'h3A00;
defparam \u_i2c_timing_ctrl|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr3~0 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr3~0_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [0] & (\u_i2c_timing_ctrl|i2c_config_index [5] & (!\u_i2c_timing_ctrl|i2c_config_index [2] & !\u_i2c_timing_ctrl|i2c_config_index [1])))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr3~0 .lut_mask = 16'h0004;
defparam \u_I2C_OV7725_YUV422_Config|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr1~0 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr1~0_combout  = (\u_i2c_timing_ctrl|i2c_config_index [2] & ((\u_i2c_timing_ctrl|i2c_config_index [0] & ((\u_i2c_timing_ctrl|i2c_config_index [1]))) # (!\u_i2c_timing_ctrl|i2c_config_index [0] & 
// (\u_i2c_timing_ctrl|i2c_config_index [5] & !\u_i2c_timing_ctrl|i2c_config_index [1])))) # (!\u_i2c_timing_ctrl|i2c_config_index [2] & (((\u_i2c_timing_ctrl|i2c_config_index [5]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr1~0 .lut_mask = 16'hAC4C;
defparam \u_I2C_OV7725_YUV422_Config|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector6~3 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector6~3_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [4] & (!\u_I2C_OV7725_YUV422_Config|WideOr1~0_combout )) # (!\u_i2c_timing_ctrl|i2c_config_index [4] & 
// ((\u_I2C_OV7725_YUV422_Config|WideOr3~0_combout )))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr1~0_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector6~3 .lut_mask = 16'h0702;
defparam \u_i2c_timing_ctrl|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector6~4 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector6~4_combout  = (\u_i2c_timing_ctrl|Selector6~2_combout ) # ((\u_i2c_timing_ctrl|Selector6~3_combout  & (!\u_i2c_timing_ctrl|Mux5~1_combout  & \u_i2c_timing_ctrl|Selector7~0_combout )))

	.dataa(\u_i2c_timing_ctrl|Selector6~3_combout ),
	.datab(\u_i2c_timing_ctrl|Mux5~1_combout ),
	.datac(\u_i2c_timing_ctrl|Selector6~2_combout ),
	.datad(\u_i2c_timing_ctrl|Selector7~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector6~4 .lut_mask = 16'hF2F0;
defparam \u_i2c_timing_ctrl|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector6~5 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector6~5_combout  = (\u_i2c_timing_ctrl|Selector6~4_combout ) # (!\u_i2c_timing_ctrl|Selector6~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_i2c_timing_ctrl|Selector6~1_combout ),
	.datad(\u_i2c_timing_ctrl|Selector6~4_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector6~5 .lut_mask = 16'hFF0F;
defparam \u_i2c_timing_ctrl|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr8~0 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr8~0_combout  = (\u_i2c_timing_ctrl|i2c_config_index [0] & ((\u_i2c_timing_ctrl|i2c_config_index [3] & (\u_i2c_timing_ctrl|i2c_config_index [4] & !\u_i2c_timing_ctrl|i2c_config_index [2])) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [3] & (!\u_i2c_timing_ctrl|i2c_config_index [4])))) # (!\u_i2c_timing_ctrl|i2c_config_index [0] & (\u_i2c_timing_ctrl|i2c_config_index [2] & (\u_i2c_timing_ctrl|i2c_config_index [3] $ 
// (\u_i2c_timing_ctrl|i2c_config_index [4]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr8~0 .lut_mask = 16'h1960;
defparam \u_I2C_OV7725_YUV422_Config|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr8~1 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr8~1_combout  = (\u_i2c_timing_ctrl|i2c_config_index [4] & (((!\u_i2c_timing_ctrl|i2c_config_index [3] & \u_i2c_timing_ctrl|i2c_config_index [0])) # (!\u_i2c_timing_ctrl|i2c_config_index [2]))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [4] & ((\u_i2c_timing_ctrl|i2c_config_index [3]) # ((\u_i2c_timing_ctrl|i2c_config_index [2]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr8~1 .lut_mask = 16'h7E3E;
defparam \u_I2C_OV7725_YUV422_Config|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr8~2 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr8~2_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [2] & ((\u_i2c_timing_ctrl|i2c_config_index [3] & ((!\u_i2c_timing_ctrl|i2c_config_index [0]))) # (!\u_i2c_timing_ctrl|i2c_config_index [3] & 
// (!\u_i2c_timing_ctrl|i2c_config_index [4] & \u_i2c_timing_ctrl|i2c_config_index [0]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr8~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr8~2 .lut_mask = 16'h010A;
defparam \u_I2C_OV7725_YUV422_Config|WideOr8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr8~3 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr8~3_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & ((\u_i2c_timing_ctrl|i2c_config_index [1]) # ((!\u_I2C_OV7725_YUV422_Config|WideOr8~1_combout )))) # (!\u_i2c_timing_ctrl|i2c_config_index [5] & 
// (!\u_i2c_timing_ctrl|i2c_config_index [1] & (\u_I2C_OV7725_YUV422_Config|WideOr8~2_combout )))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr8~2_combout ),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr8~1_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr8~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr8~3 .lut_mask = 16'h98BA;
defparam \u_I2C_OV7725_YUV422_Config|WideOr8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr8~4 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr8~4_combout  = (\u_i2c_timing_ctrl|i2c_config_index [3] & (\u_i2c_timing_ctrl|i2c_config_index [2] & ((\u_i2c_timing_ctrl|i2c_config_index [4]) # (\u_i2c_timing_ctrl|i2c_config_index [0])))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [3] & (\u_i2c_timing_ctrl|i2c_config_index [4] & (!\u_i2c_timing_ctrl|i2c_config_index [2] & \u_i2c_timing_ctrl|i2c_config_index [0])))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr8~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr8~4 .lut_mask = 16'hA480;
defparam \u_I2C_OV7725_YUV422_Config|WideOr8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr8~5 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr8~5_combout  = (\u_I2C_OV7725_YUV422_Config|WideOr8~3_combout  & ((\u_I2C_OV7725_YUV422_Config|WideOr8~4_combout ) # ((!\u_i2c_timing_ctrl|i2c_config_index [1])))) # (!\u_I2C_OV7725_YUV422_Config|WideOr8~3_combout  & 
// (((\u_i2c_timing_ctrl|i2c_config_index [1] & !\u_I2C_OV7725_YUV422_Config|WideOr8~0_combout ))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr8~4_combout ),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr8~3_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr8~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr8~5 .lut_mask = 16'h8CBC;
defparam \u_I2C_OV7725_YUV422_Config|WideOr8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr0~0 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr0~0_combout  = (\u_i2c_timing_ctrl|i2c_config_index [3]) # ((\u_i2c_timing_ctrl|i2c_config_index [2] & ((\u_i2c_timing_ctrl|i2c_config_index [1]) # (\u_i2c_timing_ctrl|i2c_config_index [0]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr0~0 .lut_mask = 16'hFAEA;
defparam \u_I2C_OV7725_YUV422_Config|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr0~1 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr0~1_combout  = (\u_i2c_timing_ctrl|i2c_config_index [2] & ((\u_i2c_timing_ctrl|i2c_config_index [1] $ (!\u_i2c_timing_ctrl|i2c_config_index [0])) # (!\u_i2c_timing_ctrl|i2c_config_index [4]))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [2] & ((\u_i2c_timing_ctrl|i2c_config_index [1]) # ((\u_i2c_timing_ctrl|i2c_config_index [4]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr0~1 .lut_mask = 16'hDE7E;
defparam \u_I2C_OV7725_YUV422_Config|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector5~2 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector5~2_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & (!\u_i2c_timing_ctrl|i2c_config_index [6] & ((\u_I2C_OV7725_YUV422_Config|WideOr0~1_combout ) # (\u_i2c_timing_ctrl|i2c_config_index [3]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr0~1_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector5~2 .lut_mask = 16'h00A8;
defparam \u_i2c_timing_ctrl|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector5~3 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector5~3_combout  = (\u_i2c_timing_ctrl|Selector5~6_combout ) # ((\u_i2c_timing_ctrl|Selector12~0_combout  & ((\u_i2c_timing_ctrl|Selector5~2_combout ) # (\u_i2c_timing_ctrl|Selector5~4_combout ))))

	.dataa(\u_i2c_timing_ctrl|Selector5~2_combout ),
	.datab(\u_i2c_timing_ctrl|Selector12~0_combout ),
	.datac(\u_i2c_timing_ctrl|Selector5~4_combout ),
	.datad(\u_i2c_timing_ctrl|Selector5~6_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector5~3 .lut_mask = 16'hFFC8;
defparam \u_i2c_timing_ctrl|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr11~0 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr11~0_combout  = (\u_i2c_timing_ctrl|i2c_config_index [3]) # ((\u_i2c_timing_ctrl|i2c_config_index [1] & ((\u_i2c_timing_ctrl|i2c_config_index [2]) # (!\u_i2c_timing_ctrl|i2c_config_index [0]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~0 .lut_mask = 16'hEAEE;
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr11~1 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr11~1_combout  = (\u_i2c_timing_ctrl|i2c_config_index [6] & ((\u_I2C_OV7725_YUV422_Config|WideOr11~0_combout ) # ((\u_i2c_timing_ctrl|i2c_config_index [4]) # (\u_i2c_timing_ctrl|i2c_config_index [5]))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr11~0_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~1 .lut_mask = 16'hF0E0;
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr11~2 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr11~2_combout  = (\u_i2c_timing_ctrl|i2c_config_index [1] & (\u_i2c_timing_ctrl|i2c_config_index [5] $ (((\u_i2c_timing_ctrl|i2c_config_index [4] & \u_i2c_timing_ctrl|i2c_config_index [0])))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~2 .lut_mask = 16'h6A00;
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr11~3 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr11~3_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & (\u_i2c_timing_ctrl|i2c_config_index [4] & ((!\u_i2c_timing_ctrl|i2c_config_index [1]) # (!\u_i2c_timing_ctrl|i2c_config_index [0])))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [5] & (\u_i2c_timing_ctrl|i2c_config_index [4] $ (\u_i2c_timing_ctrl|i2c_config_index [0] $ (\u_i2c_timing_ctrl|i2c_config_index [1]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr11~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~3 .lut_mask = 16'h499C;
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N22
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr11~4 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr11~4_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & (((\u_i2c_timing_ctrl|i2c_config_index [1]) # (\u_i2c_timing_ctrl|i2c_config_index [4])) # (!\u_i2c_timing_ctrl|i2c_config_index [0]))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [5] & ((\u_i2c_timing_ctrl|i2c_config_index [1] & ((!\u_i2c_timing_ctrl|i2c_config_index [4]))) # (!\u_i2c_timing_ctrl|i2c_config_index [1] & (\u_i2c_timing_ctrl|i2c_config_index [0]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr11~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~4 .lut_mask = 16'hCEF6;
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr11~5 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr11~5_combout  = (\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [2]) # ((!\u_I2C_OV7725_YUV422_Config|WideOr11~3_combout )))) # (!\u_i2c_timing_ctrl|i2c_config_index [3] & 
// (!\u_i2c_timing_ctrl|i2c_config_index [2] & (!\u_I2C_OV7725_YUV422_Config|WideOr11~4_combout )))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr11~4_combout ),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr11~3_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr11~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~5 .lut_mask = 16'h89AB;
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr11~6 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr11~6_combout  = (\u_i2c_timing_ctrl|i2c_config_index [0] & (\u_i2c_timing_ctrl|i2c_config_index [5] $ (((\u_i2c_timing_ctrl|i2c_config_index [4]) # (\u_i2c_timing_ctrl|i2c_config_index [1]))))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [0] & (\u_i2c_timing_ctrl|i2c_config_index [5] & (\u_i2c_timing_ctrl|i2c_config_index [4] $ (!\u_i2c_timing_ctrl|i2c_config_index [1]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr11~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~6 .lut_mask = 16'h5862;
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr11~7 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr11~7_combout  = (\u_i2c_timing_ctrl|i2c_config_index [2] & ((\u_I2C_OV7725_YUV422_Config|WideOr11~5_combout  & (\u_I2C_OV7725_YUV422_Config|WideOr11~6_combout )) # (!\u_I2C_OV7725_YUV422_Config|WideOr11~5_combout  & 
// ((\u_I2C_OV7725_YUV422_Config|WideOr11~2_combout ))))) # (!\u_i2c_timing_ctrl|i2c_config_index [2] & (((\u_I2C_OV7725_YUV422_Config|WideOr11~5_combout ))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr11~6_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr11~5_combout ),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr11~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~7 .lut_mask = 16'hBCB0;
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr11~8 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr11~8_combout  = (\u_i2c_timing_ctrl|i2c_config_index [7]) # ((!\u_i2c_timing_ctrl|i2c_config_index [6] & \u_I2C_OV7725_YUV422_Config|WideOr11~7_combout ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr11~7_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr11~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~8 .lut_mask = 16'hF3F0;
defparam \u_I2C_OV7725_YUV422_Config|WideOr11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector8~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector8~0_combout  = (\u_i2c_timing_ctrl|Mux5~1_combout  & ((\u_I2C_OV7725_YUV422_Config|WideOr11~8_combout ) # (\u_I2C_OV7725_YUV422_Config|WideOr11~1_combout )))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr11~8_combout ),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr11~1_combout ),
	.datac(\u_i2c_timing_ctrl|Mux5~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector8~0 .lut_mask = 16'hE0E0;
defparam \u_i2c_timing_ctrl|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr3~1 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr3~1_combout  = (\u_i2c_timing_ctrl|i2c_config_index [2] & ((\u_i2c_timing_ctrl|i2c_config_index [0] & (\u_i2c_timing_ctrl|i2c_config_index [5] $ (\u_i2c_timing_ctrl|i2c_config_index [1]))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [0] & (\u_i2c_timing_ctrl|i2c_config_index [5] & \u_i2c_timing_ctrl|i2c_config_index [1]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr3~1 .lut_mask = 16'h6080;
defparam \u_I2C_OV7725_YUV422_Config|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr3~2 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr3~2_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [5] & (\u_i2c_timing_ctrl|i2c_config_index [1] $ (((!\u_i2c_timing_ctrl|i2c_config_index [0] & \u_i2c_timing_ctrl|i2c_config_index [2])))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr3~2 .lut_mask = 16'h2310;
defparam \u_I2C_OV7725_YUV422_Config|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr3~3 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr3~3_combout  = (\u_i2c_timing_ctrl|i2c_config_index [4] & (((\u_i2c_timing_ctrl|i2c_config_index [3])))) # (!\u_i2c_timing_ctrl|i2c_config_index [4] & ((\u_i2c_timing_ctrl|i2c_config_index [3] & 
// (!\u_I2C_OV7725_YUV422_Config|WideOr3~2_combout )) # (!\u_i2c_timing_ctrl|i2c_config_index [3] & ((!\u_I2C_OV7725_YUV422_Config|WideOr3~0_combout )))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr3~2_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr3~3 .lut_mask = 16'hB0B5;
defparam \u_I2C_OV7725_YUV422_Config|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr3~4 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr3~4_combout  = (\u_i2c_timing_ctrl|i2c_config_index [0] & (!\u_i2c_timing_ctrl|i2c_config_index [5] & (!\u_i2c_timing_ctrl|i2c_config_index [2] & !\u_i2c_timing_ctrl|i2c_config_index [1])))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr3~4 .lut_mask = 16'h0002;
defparam \u_I2C_OV7725_YUV422_Config|WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr3~5 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr3~5_combout  = (\u_i2c_timing_ctrl|i2c_config_index [4] & ((\u_I2C_OV7725_YUV422_Config|WideOr3~3_combout  & ((\u_I2C_OV7725_YUV422_Config|WideOr3~4_combout ))) # (!\u_I2C_OV7725_YUV422_Config|WideOr3~3_combout  & 
// (\u_I2C_OV7725_YUV422_Config|WideOr3~1_combout )))) # (!\u_i2c_timing_ctrl|i2c_config_index [4] & (((\u_I2C_OV7725_YUV422_Config|WideOr3~3_combout ))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr3~1_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr3~4_combout ),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr3~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr3~5 .lut_mask = 16'hF388;
defparam \u_I2C_OV7725_YUV422_Config|WideOr3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr3~6 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr3~6_combout  = (\u_i2c_timing_ctrl|i2c_config_index [3]) # ((\u_i2c_timing_ctrl|i2c_config_index [4]) # ((\u_i2c_timing_ctrl|i2c_config_index [2] & \u_i2c_timing_ctrl|i2c_config_index [1])))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr3~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr3~6 .lut_mask = 16'hFFF8;
defparam \u_I2C_OV7725_YUV422_Config|WideOr3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector8~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector8~1_combout  = (\u_i2c_timing_ctrl|i2c_config_index [6] & ((\u_I2C_OV7725_YUV422_Config|WideOr3~6_combout ) # ((\u_i2c_timing_ctrl|i2c_config_index [5])))) # (!\u_i2c_timing_ctrl|i2c_config_index [6] & 
// (((\u_I2C_OV7725_YUV422_Config|WideOr3~5_combout ))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr3~6_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr3~5_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector8~1 .lut_mask = 16'hEEF0;
defparam \u_i2c_timing_ctrl|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector8~2 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector8~2_combout  = (\u_i2c_timing_ctrl|Selector8~0_combout ) # ((\u_i2c_timing_ctrl|i2c_wdata~5_combout  & ((\u_i2c_timing_ctrl|i2c_config_index [7]) # (\u_i2c_timing_ctrl|Selector8~1_combout ))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.datab(\u_i2c_timing_ctrl|Selector8~1_combout ),
	.datac(\u_i2c_timing_ctrl|Selector8~0_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_wdata~5_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector8~2 .lut_mask = 16'hFEF0;
defparam \u_i2c_timing_ctrl|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N11
dffeas \u_Sdram_Control_2Port|command1|command_delay[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|command_delay~3_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|command_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_delay[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|command_delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|timer~8 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|timer~8_combout  = (\u_Sdram_Control_2Port|command1|REF_ACK~q ) # ((!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & \u_Sdram_Control_2Port|control1|Add0~14_combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datad(\u_Sdram_Control_2Port|control1|Add0~14_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|timer~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer~8 .lut_mask = 16'hF3F0;
defparam \u_Sdram_Control_2Port|control1|timer~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|timer~13 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|timer~13_combout  = (!\u_Sdram_Control_2Port|command1|REF_ACK~q  & (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & \u_Sdram_Control_2Port|control1|Add0~4_combout ))

	.dataa(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|control1|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|timer~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer~13 .lut_mask = 16'h1010;
defparam \u_Sdram_Control_2Port|control1|timer~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|LessThan0~1 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|LessThan0~1_combout  = (!\u_Sdram_Control_2Port|control1|init_timer [3] & (!\u_Sdram_Control_2Port|control1|init_timer [1] & (!\u_Sdram_Control_2Port|control1|init_timer [0] & !\u_Sdram_Control_2Port|control1|init_timer 
// [2])))

	.dataa(\u_Sdram_Control_2Port|control1|init_timer [3]),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [1]),
	.datac(\u_Sdram_Control_2Port|control1|init_timer [0]),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LessThan0~1 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_2Port|control1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|LessThan0~2 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|LessThan0~2_combout  = (((\u_Sdram_Control_2Port|control1|LessThan0~1_combout ) # (!\u_Sdram_Control_2Port|control1|init_timer [4])) # (!\u_Sdram_Control_2Port|control1|init_timer [6])) # 
// (!\u_Sdram_Control_2Port|control1|init_timer [5])

	.dataa(\u_Sdram_Control_2Port|control1|init_timer [5]),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [6]),
	.datac(\u_Sdram_Control_2Port|control1|init_timer [4]),
	.datad(\u_Sdram_Control_2Port|control1|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LessThan0~2 .lut_mask = 16'hFF7F;
defparam \u_Sdram_Control_2Port|control1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|init_timer[0]~43 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|init_timer[0]~43_combout  = \u_Sdram_Control_2Port|control1|init_timer [0] $ (\u_Sdram_Control_2Port|control1|LessThan0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|control1|init_timer [0]),
	.datad(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|init_timer[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[0]~43 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|control1|init_timer[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|Write~1 (
// Equation(s):
// \u_Sdram_Control_2Port|Write~1_combout  = (!\u_Sdram_Control_2Port|Write~q  & (\u_Sdram_Control_2Port|Write~0_combout  & ((\u_Sdram_Control_2Port|Pre_RD~q ) # (!\u_Sdram_Control_2Port|mRD~q ))))

	.dataa(\u_Sdram_Control_2Port|Pre_RD~q ),
	.datab(\u_Sdram_Control_2Port|Write~q ),
	.datac(\u_Sdram_Control_2Port|Write~0_combout ),
	.datad(\u_Sdram_Control_2Port|mRD~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Write~1 .lut_mask = 16'h2030;
defparam \u_Sdram_Control_2Port|Write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR[20]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR[20]~0_combout  = (\u_Sdram_Control_2Port|mWR_DONE~q  & (!\u_Sdram_Control_2Port|LessThan3~0_combout  & ((!\u_Sdram_Control_2Port|rWR_ADDR [15]) # (!\u_Sdram_Control_2Port|LessThan3~1_combout ))))

	.dataa(\u_Sdram_Control_2Port|mWR_DONE~q ),
	.datab(\u_Sdram_Control_2Port|LessThan3~1_combout ),
	.datac(\u_Sdram_Control_2Port|LessThan3~0_combout ),
	.datad(\u_Sdram_Control_2Port|rWR_ADDR [15]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[20]~0 .lut_mask = 16'h020A;
defparam \u_Sdram_Control_2Port|rWR_ADDR[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR[20]~1 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR[20]~1_combout  = (\u_Sdram_Control_2Port|mWR~q  & \u_Sdram_Control_2Port|rWR_ADDR[20]~0_combout )

	.dataa(\u_Sdram_Control_2Port|mWR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|rWR_ADDR[20]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[20]~1 .lut_mask = 16'hAA00;
defparam \u_Sdram_Control_2Port|rWR_ADDR[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan7~1 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan7~1_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [18] & \u_Sdram_Control_2Port|rRD_ADDR [15])

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [18]),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|rRD_ADDR [15]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan7~1 .lut_mask = 16'hCC00;
defparam \u_Sdram_Control_2Port|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q  $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h9669;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & 
// !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0010;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout  = (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0 .lut_mask = 16'h0050;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N7
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N9
dffeas \u_Sdram_Control_2Port|command1|command_delay[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|command_delay~4_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|command_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_delay[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|command_delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|command_delay~3 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|command_delay~3_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & (((\u_Sdram_Control_2Port|command1|command_delay [2]) # (!\u_Sdram_Control_2Port|command1|rw_flag~0_combout )) # 
// (!\u_Sdram_Control_2Port|command1|always0~0_combout )))

	.dataa(\u_Sdram_Control_2Port|command1|always0~0_combout ),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|command1|command_delay [2]),
	.datad(\u_Sdram_Control_2Port|command1|rw_flag~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|command_delay~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_delay~3 .lut_mask = 16'h3133;
defparam \u_Sdram_Control_2Port|command1|command_delay~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N23
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N6
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11~0_combout  = (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~q  & 
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0])

	.dataa(gnd),
	.datab(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~q ),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11~0 .lut_mask = 16'hC0C0;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N7
dffeas \u_Sdram_Control_2Port|command1|command_delay[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|command_delay~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|command_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_delay[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|command_delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|command_delay~4 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|command_delay~4_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & ((\u_Sdram_Control_2Port|command1|command_delay [3]) # ((!\u_Sdram_Control_2Port|command1|rw_flag~0_combout ) # 
// (!\u_Sdram_Control_2Port|command1|always0~0_combout ))))

	.dataa(\u_Sdram_Control_2Port|command1|command_delay [3]),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|command1|always0~0_combout ),
	.datad(\u_Sdram_Control_2Port|command1|rw_flag~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|command_delay~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_delay~4 .lut_mask = 16'h2333;
defparam \u_Sdram_Control_2Port|command1|command_delay~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q  $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N5
dffeas \u_Sdram_Control_2Port|command1|command_delay[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|command_delay~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|command_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_delay[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|command_delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|command_delay~5 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|command_delay~5_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & (((\u_Sdram_Control_2Port|command1|command_delay [4]) # (!\u_Sdram_Control_2Port|command1|rw_flag~0_combout )) # 
// (!\u_Sdram_Control_2Port|command1|always0~0_combout )))

	.dataa(\u_Sdram_Control_2Port|command1|always0~0_combout ),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|command1|command_delay [4]),
	.datad(\u_Sdram_Control_2Port|command1|rw_flag~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|command_delay~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_delay~5 .lut_mask = 16'h3133;
defparam \u_Sdram_Control_2Port|command1|command_delay~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N6
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout  = 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] & 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5] & 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & 
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3])))

	.dataa(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4]),
	.datab(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.datad(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .lut_mask = 16'h8000;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N3
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~4_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[1] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N19
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~7_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[0] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N21
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[6] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[6] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N19
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[5] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~7_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[5] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N29
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[7] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~8_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[7] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N11
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[7] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~8_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[7] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~1 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~1_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [6] & (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [7] & 
// (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [7] & \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [5])))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [6]),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [7]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [7]),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [5]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~1 .lut_mask = 16'h0800;
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N31
dffeas \u_Sdram_Control_2Port|command1|command_delay[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|command_delay~7_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|command_delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_delay[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|command_delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|command_delay~6 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|command_delay~6_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & (((\u_Sdram_Control_2Port|command1|command_delay [5]) # (!\u_Sdram_Control_2Port|command1|rw_flag~0_combout )) # 
// (!\u_Sdram_Control_2Port|command1|always0~0_combout )))

	.dataa(\u_Sdram_Control_2Port|command1|always0~0_combout ),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|command1|command_delay [5]),
	.datad(\u_Sdram_Control_2Port|command1|rw_flag~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|command_delay~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_delay~6 .lut_mask = 16'h3133;
defparam \u_Sdram_Control_2Port|command1|command_delay~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N9
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_data[1]~3_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[1] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[1] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~4 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~4_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & 
// (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [1])) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [1])))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [1]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [1]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~4 .lut_mask = 16'h8A80;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N5
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[3] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_data[3]~1_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[3] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N7
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[5] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[5] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N11
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[2] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_data[2]~2_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[2] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N13
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_data[1]~3_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[1] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_data[0]~5_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[0] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N23
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_data[0]~5_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[0] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~7 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~7_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & 
// ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [0]))) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [0]))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [0]),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [0]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~7 .lut_mask = 16'hC0A0;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[6] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_data[6]~6_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[6] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N23
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[6] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[6] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~6 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~6_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & 
// ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [6]))) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [6]))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [6]),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [6]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~6 .lut_mask = 16'hE020;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N27
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[5] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_data[5]~4_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[5] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N17
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_data[5]~4_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~7 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~7_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & 
// ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [5]))) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [5]))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [5]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [5]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~7 .lut_mask = 16'hA808;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N21
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[7] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[7] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N21
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[7] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[7] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~8 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~8_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & 
// (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [7])) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [7])))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [7]),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [7]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~8 .lut_mask = 16'hB080;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N27
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[7] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[7] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~8 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~8_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & 
// ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [7]))) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [7]))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [7]),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [7]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~8 .lut_mask = 16'hE020;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N15
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[6] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[6] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N1
dffeas \u_Sdram_Control_2Port|command1|command_delay[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|command_delay~8_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|command_delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_delay[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|command_delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|command_delay~7 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|command_delay~7_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & (((\u_Sdram_Control_2Port|command1|command_delay [6]) # (!\u_Sdram_Control_2Port|command1|rw_flag~0_combout )) # 
// (!\u_Sdram_Control_2Port|command1|always0~0_combout )))

	.dataa(\u_Sdram_Control_2Port|command1|always0~0_combout ),
	.datab(\u_Sdram_Control_2Port|command1|command_delay [6]),
	.datac(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datad(\u_Sdram_Control_2Port|command1|rw_flag~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|command_delay~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_delay~7 .lut_mask = 16'h0D0F;
defparam \u_Sdram_Control_2Port|command1|command_delay~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N31
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[7] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cmos_data[7]~input_o ),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[7] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N30
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[7]~7 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[7]~7_combout  = (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & (\u_CMOS_Capture_RGB565|cmos_frame_data_r [7] & \u_CMOS_Capture_RGB565|cmos_href_r [1]))

	.dataa(gnd),
	.datab(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(\u_CMOS_Capture_RGB565|cmos_frame_data_r [7]),
	.datad(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[7]~7 .lut_mask = 16'hC000;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N23
dffeas \u_Sdram_Control_2Port|command1|command_delay[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|command_delay~9_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|command_delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_delay[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|command_delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|command_delay~8 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|command_delay~8_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & (((\u_Sdram_Control_2Port|command1|command_delay [7]) # (!\u_Sdram_Control_2Port|command1|rw_flag~0_combout )) # 
// (!\u_Sdram_Control_2Port|command1|always0~0_combout )))

	.dataa(\u_Sdram_Control_2Port|command1|always0~0_combout ),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|command1|command_delay [7]),
	.datad(\u_Sdram_Control_2Port|command1|rw_flag~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|command_delay~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_delay~8 .lut_mask = 16'h3133;
defparam \u_Sdram_Control_2Port|command1|command_delay~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_wdata[0]~8 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_wdata[0]~8_combout  = (\u_i2c_timing_ctrl|current_state [3]) # ((!\u_i2c_timing_ctrl|Mux2~0_combout  & ((!\u_i2c_timing_ctrl|Mux4~0_combout ) # (!\u_i2c_timing_ctrl|Mux12~0_combout ))))

	.dataa(\u_i2c_timing_ctrl|current_state [3]),
	.datab(\u_i2c_timing_ctrl|Mux12~0_combout ),
	.datac(\u_i2c_timing_ctrl|Mux2~0_combout ),
	.datad(\u_i2c_timing_ctrl|Mux4~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_wdata[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_wdata[0]~8 .lut_mask = 16'hABAF;
defparam \u_i2c_timing_ctrl|i2c_wdata[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|RD_MASK~3 (
// Equation(s):
// \u_Sdram_Control_2Port|RD_MASK~3_combout  = (!\u_Sdram_Control_2Port|mRD_DONE~q  & ((\u_Sdram_Control_2Port|mRD~q ) # ((!\u_Sdram_Control_2Port|mWR~q  & \u_Sdram_Control_2Port|Equal5~1_combout ))))

	.dataa(\u_Sdram_Control_2Port|mWR~q ),
	.datab(\u_Sdram_Control_2Port|mRD~q ),
	.datac(\u_Sdram_Control_2Port|Equal5~1_combout ),
	.datad(\u_Sdram_Control_2Port|mRD_DONE~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|RD_MASK~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|RD_MASK~3 .lut_mask = 16'h00DC;
defparam \u_Sdram_Control_2Port|RD_MASK~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector11~6 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector11~6_combout  = (\u_i2c_timing_ctrl|i2c_config_index [4]) # ((\u_i2c_timing_ctrl|i2c_config_index [5]) # (!\u_I2C_OV7725_YUV422_Config|WideOr14~0_combout ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr14~0_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector11~6 .lut_mask = 16'hFFCF;
defparam \u_i2c_timing_ctrl|Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr5~10 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr5~10_combout  = (\u_i2c_timing_ctrl|i2c_config_index [6] & ((\u_I2C_OV7725_YUV422_Config|WideOr5~2_combout ) # ((\u_i2c_timing_ctrl|i2c_config_index [4]) # (\u_i2c_timing_ctrl|i2c_config_index [5]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr5~2_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr5~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~10 .lut_mask = 16'hAAA8;
defparam \u_I2C_OV7725_YUV422_Config|WideOr5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr12~9 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr12~9_combout  = (\u_i2c_timing_ctrl|i2c_config_index [6] & ((\u_i2c_timing_ctrl|i2c_config_index [5]) # ((\u_i2c_timing_ctrl|i2c_config_index [4]) # (!\u_I2C_OV7725_YUV422_Config|WideOr12~2_combout ))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr12~2_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr12~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr12~9 .lut_mask = 16'hC8CC;
defparam \u_I2C_OV7725_YUV422_Config|WideOr12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr10~10 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr10~10_combout  = (\u_i2c_timing_ctrl|i2c_config_index [6] & ((\u_i2c_timing_ctrl|i2c_config_index [4]) # ((\u_i2c_timing_ctrl|i2c_config_index [5]) # (!\u_I2C_OV7725_YUV422_Config|WideOr10~2_combout ))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr10~2_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr10~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~10 .lut_mask = 16'hAA8A;
defparam \u_I2C_OV7725_YUV422_Config|WideOr10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector5~4 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector5~4_combout  = (\u_i2c_timing_ctrl|i2c_config_index [6] & (!\u_i2c_timing_ctrl|i2c_config_index [5] & (!\u_i2c_timing_ctrl|i2c_config_index [4] & !\u_I2C_OV7725_YUV422_Config|WideOr0~0_combout )))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector5~4 .lut_mask = 16'h0002;
defparam \u_i2c_timing_ctrl|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|command_delay~9 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|command_delay~9_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & (((\u_Sdram_Control_2Port|command1|do_precharge~q ) # (\u_Sdram_Control_2Port|command1|do_load_mode~q )) # 
// (!\u_Sdram_Control_2Port|command1|always0~0_combout )))

	.dataa(\u_Sdram_Control_2Port|command1|always0~0_combout ),
	.datab(\u_Sdram_Control_2Port|command1|do_precharge~q ),
	.datac(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datad(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|command_delay~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_delay~9 .lut_mask = 16'h0F0D;
defparam \u_Sdram_Control_2Port|command1|command_delay~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector5~5 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector5~5_combout  = (\u_i2c_timing_ctrl|i2c_config_index [6] & (!\u_i2c_timing_ctrl|i2c_config_index [2] & (\u_I2C_OV7725_YUV422_Config|WideOr9~0_combout ))) # (!\u_i2c_timing_ctrl|i2c_config_index [6] & 
// (((\u_I2C_OV7725_YUV422_Config|WideOr8~5_combout ))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr9~0_combout ),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr8~5_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector5~5 .lut_mask = 16'h44F0;
defparam \u_i2c_timing_ctrl|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector5~6 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector5~6_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [7] & (\u_i2c_timing_ctrl|Selector5~5_combout  & \u_i2c_timing_ctrl|Mux5~1_combout ))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.datab(\u_i2c_timing_ctrl|Selector5~5_combout ),
	.datac(gnd),
	.datad(\u_i2c_timing_ctrl|Mux5~1_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector5~6 .lut_mask = 16'h4400;
defparam \u_i2c_timing_ctrl|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux0~2 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux0~2_combout  = (\u_i2c_timing_ctrl|current_state [1] & (\u_i2c_timing_ctrl|current_state [2])) # (!\u_i2c_timing_ctrl|current_state [1] & (\u_i2c_timing_ctrl|i2c_transfer_en~q  & (\u_i2c_timing_ctrl|current_state [2] $ 
// (!\u_i2c_timing_ctrl|current_state [0]))))

	.dataa(\u_i2c_timing_ctrl|current_state [2]),
	.datab(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.datac(\u_i2c_timing_ctrl|current_state [0]),
	.datad(\u_i2c_timing_ctrl|current_state [1]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux0~2 .lut_mask = 16'hAA84;
defparam \u_i2c_timing_ctrl|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux0~3 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux0~3_combout  = (\u_i2c_timing_ctrl|Mux0~2_combout  & ((\u_i2c_timing_ctrl|current_state [2] & (\u_i2c_timing_ctrl|current_state [4])) # (!\u_i2c_timing_ctrl|current_state [2] & ((\u_i2c_timing_ctrl|current_state [3]))))) # 
// (!\u_i2c_timing_ctrl|Mux0~2_combout  & (\u_i2c_timing_ctrl|current_state [4] & (\u_i2c_timing_ctrl|current_state [3])))

	.dataa(\u_i2c_timing_ctrl|current_state [4]),
	.datab(\u_i2c_timing_ctrl|current_state [3]),
	.datac(\u_i2c_timing_ctrl|Mux0~2_combout ),
	.datad(\u_i2c_timing_ctrl|current_state [2]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux0~3 .lut_mask = 16'hA8C8;
defparam \u_i2c_timing_ctrl|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q 

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h5555;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N4
cycloneive_lcell_comb \u_system_ctrl_pll|sys_rst_n~0_wirecell (
// Equation(s):
// \u_system_ctrl_pll|sys_rst_n~0_wirecell_combout  = !\u_system_ctrl_pll|sys_rst_n~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|sys_rst_n~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|sys_rst_n~0_wirecell .lut_mask = 16'h0F0F;
defparam \u_system_ctrl_pll|sys_rst_n~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X1_Y15_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: FF_X17_Y16_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 .lut_mask = 16'hA5A5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hF0A2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hFCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hF780;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h0444;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hFA40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hBA10;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hAAA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'hDD62;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .lut_mask = 16'h1500;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .lut_mask = 16'h21E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h2020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .lut_mask = 16'h3006;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .lut_mask = 16'hDFC4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .lut_mask = 16'hF0C3;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 16'h0A34;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~30_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~32_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~34_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~36_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~38_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~40_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~42_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~44_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y20_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~46_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~0 .lut_mask = 16'h0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~23 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~27 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~27 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 .lut_mask = 16'h5A5A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~36 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~39 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~39 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~47 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [16]),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~47_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~47 .lut_mask = 16'hF00F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~16_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~17 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~16 .lut_mask = 16'h9988;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~17 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~18_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~19 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~18 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~19 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~20_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~21 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~20 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~21 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~22_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~23 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~22 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~24 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~23 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~24_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~25 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~24 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~26 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~25 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~26_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~27 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~26 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~28 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~27 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~28_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~29 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~28 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~30 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~29 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~30_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~31 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~30 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~32 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~31 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~32_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~33 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~32 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~34 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~33 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~34_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~35 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~34 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~36 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~35 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~36_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~37 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~36 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~38 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~37 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~38_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~39 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~38 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~40 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~39 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~40_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~41 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~40 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~42 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~41 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~42_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~43 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~42 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~44 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~43 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~44_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~45 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~44 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~46 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~45 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~46_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~46 .lut_mask = 16'h0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~0_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y10_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode382w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y16_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode392w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y10_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode365w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode365w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y9_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode402w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y25_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode432w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y21_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode422w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y11_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode412w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y8_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode442w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~3_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~0 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~1_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y19_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode382w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y6_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode392w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y6_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode365w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode365w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y7_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode402w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y23_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode432w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y23_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode422w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y12_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode412w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y9_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode442w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_first_bit_number = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~7_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~1 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~2_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15 .lut_mask = 16'h5A5A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X25_Y19_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode382w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y8_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode392w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y7_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode365w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode365w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y17_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode402w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y24_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode432w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y22_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode422w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y13_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode412w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y13_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode442w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_first_bit_number = 2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~11_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~9_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~2 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~3_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y20_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode382w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y3_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode392w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y14_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode365w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode365w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y4_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode402w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y21_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode432w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y20_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode422w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y15_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode412w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y4_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode442w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_first_bit_number = 3;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~13_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~15_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~3 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y17_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode432w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode432w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y18_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode422w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y14_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode412w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode412w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y5_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode442w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode442w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y18_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode382w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode382w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X13_Y16_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode392w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode392w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y5_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode365w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode365w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X25_Y15_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode402w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode402w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_first_bit_number = 4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_logical_ram_width = 5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .lut_mask = 16'h5400;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .lut_mask = 16'hEE00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 .lut_mask = 16'hC0A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 .lut_mask = 16'hB888;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 .lut_mask = 16'h00B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 .lut_mask = 16'hFEFC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N1
dffeas \auto_signaltap_0|acq_data_in_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N19
dffeas \auto_signaltap_0|acq_data_in_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \auto_signaltap_0|acq_data_in_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N21
dffeas \auto_signaltap_0|acq_data_in_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N25
dffeas \auto_signaltap_0|acq_data_in_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N7
dffeas \auto_signaltap_0|acq_trigger_in_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N23
dffeas \auto_signaltap_0|acq_trigger_in_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N15
dffeas \auto_signaltap_0|acq_trigger_in_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N7
dffeas \auto_signaltap_0|acq_trigger_in_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 .lut_mask = 16'h5500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .lut_mask = 16'hE000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .lut_mask = 16'hB380;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .lut_mask = 16'h0100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1 .lut_mask = 16'hAAA2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2 .lut_mask = 16'h0303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .lut_mask = 16'h9000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal .lut_mask = 16'hCC00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .lut_mask = 16'h00EC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .lut_mask = 16'hCCFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .lut_mask = 16'hF0E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 16'h66E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~43_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [15]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [16]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [15]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [16]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10 .lut_mask = 16'h2080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 16'h0007;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .lut_mask = 16'hC0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .lut_mask = 16'h50D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0 .lut_mask = 16'hF0FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .lut_mask = 16'hCAAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .lut_mask = 16'h4455;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [16]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .lut_mask = 16'hC0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 16'h5848;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 16'hFAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .lut_mask = 16'hF2F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .lut_mask = 16'h5FA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~8 .lut_mask = 16'hFFEF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 .lut_mask = 16'h78F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 .lut_mask = 16'h0220;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .lut_mask = 16'h10E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = 16'h00EA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .lut_mask = 16'h88F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 16'h30FC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 .lut_mask = 16'hCDCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6 .lut_mask = 16'hB3B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .lut_mask = 16'hF130;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .lut_mask = 16'hC100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .lut_mask = 16'h8090;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .lut_mask = 16'hC010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 16'hC100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .lut_mask = 16'hC010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .lut_mask = 16'hC100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .lut_mask = 16'hC010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .lut_mask = 16'hA100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .lut_mask = 16'hA100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .lut_mask = 16'h8090;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .lut_mask = 16'h8082;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~35_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .lut_mask = 16'h8090;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .lut_mask = 16'h8082;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~43 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~43_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~43 .lut_mask = 16'h8082;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~44_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46 .lut_mask = 16'h8090;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~47_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49 .lut_mask = 16'h8090;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [13]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [14]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [15]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 16'hC080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 16'h0C08;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .lut_mask = 16'h4050;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 16'h0088;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 16'hA5B4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .lut_mask = 16'h1000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .lut_mask = 16'h00EA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .lut_mask = 16'h4500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .lut_mask = 16'h4500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .lut_mask = 16'h3010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .lut_mask = 16'h2300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .lut_mask = 16'h4500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .lut_mask = 16'h4500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .lut_mask = 16'h4500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .lut_mask = 16'h4500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .lut_mask = 16'h008C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 .lut_mask = 16'h4500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 .lut_mask = 16'h4500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~24_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12 .lut_mask = 16'h008C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13 .lut_mask = 16'h2202;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~28_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14 .lut_mask = 16'h008C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15 .lut_mask = 16'h008C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 16'hCDCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .lut_mask = 16'h0300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .lut_mask = 16'hFF7F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .lut_mask = 16'h0C00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .lut_mask = 16'hE2AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .lut_mask = 16'h1001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .lut_mask = 16'h00EA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .lut_mask = 16'hB8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .lut_mask = 16'h0A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .lut_mask = 16'hE2AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .lut_mask = 16'hCAAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .lut_mask = 16'hE2AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .lut_mask = 16'h0A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .lut_mask = 16'hCAAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .lut_mask = 16'hDD88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .lut_mask = 16'hB8B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .lut_mask = 16'h0F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .lut_mask = 16'hCAAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .lut_mask = 16'h0A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .lut_mask = 16'hACCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .lut_mask = 16'hCAAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [23]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [23]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .lut_mask = 16'hD8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [24]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [24]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [24]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [25]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [25]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [26]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [25]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [26]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25 .lut_mask = 16'hE4CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [27]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [27]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26 .lut_mask = 16'hE2AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [28]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [27]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [28]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27 .lut_mask = 16'hD8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [28]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [29]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28 .lut_mask = 16'hCAAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [29]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [30]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29 .lut_mask = 16'hACCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~31_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [30]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~31_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [31]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30 .lut_mask = 16'hD8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~32_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [32]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[32] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~31 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [32]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [31]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~31 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~32_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [32]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[32] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~31 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [32]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~31 .lut_mask = 16'hCAAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[32]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [32]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[32] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~32 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [32]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~32 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[31]~31 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[31]~31 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~32 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~32 .lut_mask = 16'hACCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[32]~32 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[32]~32_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[32]~32 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[32]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~0 .lut_mask = 16'hAAD8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~1 .lut_mask = 16'hB8CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~2 .lut_mask = 16'hFA44;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~3 .lut_mask = 16'hDDA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .lut_mask = 16'h0500;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode382w[3] (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode382w [3]),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode382w[3] .lut_mask = 16'h0008;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode382w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode392w[3] (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode392w [3]),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode392w[3] .lut_mask = 16'h0040;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode392w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode365w[3] (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode365w [3]),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode365w[3] .lut_mask = 16'h0100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode365w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode402w[3] (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode402w [3]),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode402w[3] .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode402w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode432w[3] (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode432w [3]),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode432w[3] .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode432w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode422w[3] (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode422w [3]),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode422w[3] .lut_mask = 16'h2000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode422w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode412w[3] (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode412w [3]),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode412w[3] .lut_mask = 16'h0400;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode412w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode442w[3] (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode442w [3]),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode442w[3] .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode442w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~4 .lut_mask = 16'hF0AC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~5 .lut_mask = 16'hE6C4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~6 .lut_mask = 16'hFC22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~7 .lut_mask = 16'hDA8A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0 .lut_mask = 16'hFF33;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 16'hFBFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 16'hCCEC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~8 .lut_mask = 16'hAAD8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~9 .lut_mask = 16'hDDA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~10 .lut_mask = 16'hADA8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~11 .lut_mask = 16'hEC2C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~12 .lut_mask = 16'hF0CA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~12_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~13 .lut_mask = 16'hE2CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~14 .lut_mask = 16'hEE30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~14_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~15 .lut_mask = 16'hBC8C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24~portbdataout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~16 .lut_mask = 16'hADA8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~16_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~17 .lut_mask = 16'hAFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~18 .lut_mask = 16'hCCB8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~18_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~19 .lut_mask = 16'hD8AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~17_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|_~19_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 16'hFDF8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~11 .lut_mask = 16'h7788;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10 .lut_mask = 16'h7000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~11 .lut_mask = 16'h7877;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12 .lut_mask = 16'h7000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13 .lut_mask = 16'h020A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .lut_mask = 16'hEE47;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .lut_mask = 16'h70D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|~GND (
// Equation(s):
// \auto_signaltap_0|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~GND .lut_mask = 16'h0000;
defparam \auto_signaltap_0|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N15
cycloneive_io_ibuf \cmos_sdat~input (
	.i(cmos_sdat),
	.ibar(gnd),
	.o(\cmos_sdat~input_o ));
// synopsys translate_off
defparam \cmos_sdat~input .bus_hold = "false";
defparam \cmos_sdat~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N1
cycloneive_io_ibuf \cmos_data[7]~input (
	.i(cmos_data[7]),
	.ibar(gnd),
	.o(\cmos_data[7]~input_o ));
// synopsys translate_off
defparam \cmos_data[7]~input .bus_hold = "false";
defparam \cmos_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .clock_type = "global clock";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N22
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[1]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_clken~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_clken~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N18
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[1]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_clken~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_clken~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N26
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[2]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_href~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_href~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[2]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_href~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_href~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N20
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[3]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_vsync~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_vsync~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N14
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[3]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_vsync~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_vsync~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|rw_shift[1]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|command1|rw_shift[1]~feeder_combout  = \u_Sdram_Control_2Port|command1|always4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|command1|always4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|rw_shift[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rw_shift[1]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_2Port|command1|rw_shift[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|RAS_N~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|command1|RAS_N~feeder_combout  = \u_Sdram_Control_2Port|command1|RAS_N~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|command1|RAS_N~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|RAS_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|RAS_N~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|command1|RAS_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|SADDR[9]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|control1|SADDR[9]~feeder_combout  = \u_Sdram_Control_2Port|mADDR [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|mADDR [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|SADDR[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|control1|SADDR[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|SADDR[16]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|control1|SADDR[16]~feeder_combout  = \u_Sdram_Control_2Port|mADDR [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mADDR [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|SADDR[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[16]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_2Port|control1|SADDR[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|SADDR[19]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|control1|SADDR[19]~feeder_combout  = \u_Sdram_Control_2Port|mADDR [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|mADDR [19]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|SADDR[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[19]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|control1|SADDR[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]~feeder_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]~feeder_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1]~feeder_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[1]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[1]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_data[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data[1]~3_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[5]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[5]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_data[5]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data[5]~4_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[6]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[6]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_data[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data[6]~6_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[6]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[6]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_data[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data[6]~6_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[7]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[7]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_data[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data[7]~7_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_data[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data[7]~7_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[7]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[7]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_data[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data[7]~7_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[7]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[7]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_data[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data[7]~7_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[4]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout  = \u_system_ctrl_pll|sys_rst_n~0_wirecell_combout 

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|sys_rst_n~0_wirecell_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .lut_mask = 16'hCCCC;
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N6
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[4]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout  = \u_system_ctrl_pll|sys_rst_n~0_wirecell_combout 

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|sys_rst_n~0_wirecell_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[4]~feeder .lut_mask = 16'hCCCC;
defparam \auto_signaltap_0|acq_trigger_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 16'hCCCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~11_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[15]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N6
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[0]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout  = \cmos_pclk~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cmos_pclk~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|acq_trigger_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N0
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[0]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout  = \cmos_pclk~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cmos_pclk~input_o ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N12
cycloneive_lcell_comb \u_led_74595_driver|update_flag~feeder (
// Equation(s):
// \u_led_74595_driver|update_flag~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_led_74595_driver|update_flag~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_74595_driver|update_flag~feeder .lut_mask = 16'hFFFF;
defparam \u_led_74595_driver|update_flag~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \sdram_clk~output (
	.i(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_clk),
	.obar());
// synopsys translate_off
defparam \sdram_clk~output .bus_hold = "false";
defparam \sdram_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \sdram_cke~output (
	.i(\u_Sdram_Control_2Port|CKE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cke),
	.obar());
// synopsys translate_off
defparam \sdram_cke~output .bus_hold = "false";
defparam \sdram_cke~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \sdram_cs_n~output (
	.i(\u_Sdram_Control_2Port|CS_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cs_n),
	.obar());
// synopsys translate_off
defparam \sdram_cs_n~output .bus_hold = "false";
defparam \sdram_cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cycloneive_io_obuf \sdram_we_n~output (
	.i(\u_Sdram_Control_2Port|WE_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_we_n),
	.obar());
// synopsys translate_off
defparam \sdram_we_n~output .bus_hold = "false";
defparam \sdram_we_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
cycloneive_io_obuf \sdram_cas_n~output (
	.i(\u_Sdram_Control_2Port|CAS_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_cas_n),
	.obar());
// synopsys translate_off
defparam \sdram_cas_n~output .bus_hold = "false";
defparam \sdram_cas_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
cycloneive_io_obuf \sdram_ras_n~output (
	.i(\u_Sdram_Control_2Port|RAS_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_ras_n),
	.obar());
// synopsys translate_off
defparam \sdram_ras_n~output .bus_hold = "false";
defparam \sdram_ras_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
cycloneive_io_obuf \sdram_ba[0]~output (
	.i(\u_Sdram_Control_2Port|BA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_ba[0]),
	.obar());
// synopsys translate_off
defparam \sdram_ba[0]~output .bus_hold = "false";
defparam \sdram_ba[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \sdram_ba[1]~output (
	.i(\u_Sdram_Control_2Port|BA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_ba[1]),
	.obar());
// synopsys translate_off
defparam \sdram_ba[1]~output .bus_hold = "false";
defparam \sdram_ba[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \sdram_addr[0]~output (
	.i(\u_Sdram_Control_2Port|SA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[0]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[0]~output .bus_hold = "false";
defparam \sdram_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \sdram_addr[1]~output (
	.i(\u_Sdram_Control_2Port|SA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[1]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[1]~output .bus_hold = "false";
defparam \sdram_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \sdram_addr[2]~output (
	.i(\u_Sdram_Control_2Port|SA [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[2]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[2]~output .bus_hold = "false";
defparam \sdram_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \sdram_addr[3]~output (
	.i(\u_Sdram_Control_2Port|SA [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[3]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[3]~output .bus_hold = "false";
defparam \sdram_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \sdram_addr[4]~output (
	.i(\u_Sdram_Control_2Port|SA [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[4]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[4]~output .bus_hold = "false";
defparam \sdram_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \sdram_addr[5]~output (
	.i(\u_Sdram_Control_2Port|SA [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[5]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[5]~output .bus_hold = "false";
defparam \sdram_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N30
cycloneive_io_obuf \sdram_addr[6]~output (
	.i(\u_Sdram_Control_2Port|SA [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[6]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[6]~output .bus_hold = "false";
defparam \sdram_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneive_io_obuf \sdram_addr[7]~output (
	.i(\u_Sdram_Control_2Port|SA [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[7]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[7]~output .bus_hold = "false";
defparam \sdram_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cycloneive_io_obuf \sdram_addr[8]~output (
	.i(\u_Sdram_Control_2Port|SA [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[8]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[8]~output .bus_hold = "false";
defparam \sdram_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \sdram_addr[9]~output (
	.i(\u_Sdram_Control_2Port|SA [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[9]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[9]~output .bus_hold = "false";
defparam \sdram_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \sdram_addr[10]~output (
	.i(\u_Sdram_Control_2Port|SA [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[10]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[10]~output .bus_hold = "false";
defparam \sdram_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \sdram_addr[11]~output (
	.i(\u_Sdram_Control_2Port|SA [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_addr[11]),
	.obar());
// synopsys translate_off
defparam \sdram_addr[11]~output .bus_hold = "false";
defparam \sdram_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N2
cycloneive_io_obuf \lcd_dclk~output (
	.i(!\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_dclk),
	.obar());
// synopsys translate_off
defparam \lcd_dclk~output .bus_hold = "false";
defparam \lcd_dclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N16
cycloneive_io_obuf \lcd_hs~output (
	.i(\u_lcd_driver|LessThan1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_hs),
	.obar());
// synopsys translate_off
defparam \lcd_hs~output .bus_hold = "false";
defparam \lcd_hs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N30
cycloneive_io_obuf \lcd_vs~output (
	.i(\u_lcd_driver|LessThan3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_vs),
	.obar());
// synopsys translate_off
defparam \lcd_vs~output .bus_hold = "false";
defparam \lcd_vs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N9
cycloneive_io_obuf \lcd_blank~output (
	.i(!\u_lcd_driver|lcd_blank~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_blank),
	.obar());
// synopsys translate_off
defparam \lcd_blank~output .bus_hold = "false";
defparam \lcd_blank~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N2
cycloneive_io_obuf \lcd_red[0]~output (
	.i(\u_lcd_driver|lcd_rgb[16]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_red[0]),
	.obar());
// synopsys translate_off
defparam \lcd_red[0]~output .bus_hold = "false";
defparam \lcd_red[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N2
cycloneive_io_obuf \lcd_red[1]~output (
	.i(\u_lcd_driver|lcd_rgb[17]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_red[1]),
	.obar());
// synopsys translate_off
defparam \lcd_red[1]~output .bus_hold = "false";
defparam \lcd_red[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N2
cycloneive_io_obuf \lcd_red[2]~output (
	.i(\u_lcd_driver|lcd_rgb[18]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_red[2]),
	.obar());
// synopsys translate_off
defparam \lcd_red[2]~output .bus_hold = "false";
defparam \lcd_red[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N2
cycloneive_io_obuf \lcd_red[3]~output (
	.i(\u_lcd_driver|lcd_rgb[19]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_red[3]),
	.obar());
// synopsys translate_off
defparam \lcd_red[3]~output .bus_hold = "false";
defparam \lcd_red[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N16
cycloneive_io_obuf \lcd_red[4]~output (
	.i(\u_lcd_driver|lcd_rgb[20]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_red[4]),
	.obar());
// synopsys translate_off
defparam \lcd_red[4]~output .bus_hold = "false";
defparam \lcd_red[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N23
cycloneive_io_obuf \lcd_red[5]~output (
	.i(\u_lcd_driver|lcd_rgb[21]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_red[5]),
	.obar());
// synopsys translate_off
defparam \lcd_red[5]~output .bus_hold = "false";
defparam \lcd_red[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N2
cycloneive_io_obuf \lcd_red[6]~output (
	.i(\u_lcd_driver|lcd_rgb[22]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_red[6]),
	.obar());
// synopsys translate_off
defparam \lcd_red[6]~output .bus_hold = "false";
defparam \lcd_red[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N9
cycloneive_io_obuf \lcd_red[7]~output (
	.i(\u_lcd_driver|lcd_rgb[23]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_red[7]),
	.obar());
// synopsys translate_off
defparam \lcd_red[7]~output .bus_hold = "false";
defparam \lcd_red[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N9
cycloneive_io_obuf \lcd_green[0]~output (
	.i(\u_lcd_driver|lcd_rgb[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_green[0]),
	.obar());
// synopsys translate_off
defparam \lcd_green[0]~output .bus_hold = "false";
defparam \lcd_green[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N16
cycloneive_io_obuf \lcd_green[1]~output (
	.i(\u_lcd_driver|lcd_rgb[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_green[1]),
	.obar());
// synopsys translate_off
defparam \lcd_green[1]~output .bus_hold = "false";
defparam \lcd_green[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N16
cycloneive_io_obuf \lcd_green[2]~output (
	.i(\u_lcd_driver|lcd_rgb[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_green[2]),
	.obar());
// synopsys translate_off
defparam \lcd_green[2]~output .bus_hold = "false";
defparam \lcd_green[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N23
cycloneive_io_obuf \lcd_green[3]~output (
	.i(\u_lcd_driver|lcd_rgb[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_green[3]),
	.obar());
// synopsys translate_off
defparam \lcd_green[3]~output .bus_hold = "false";
defparam \lcd_green[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N9
cycloneive_io_obuf \lcd_green[4]~output (
	.i(\u_lcd_driver|lcd_rgb[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_green[4]),
	.obar());
// synopsys translate_off
defparam \lcd_green[4]~output .bus_hold = "false";
defparam \lcd_green[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N16
cycloneive_io_obuf \lcd_green[5]~output (
	.i(\u_lcd_driver|lcd_rgb[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_green[5]),
	.obar());
// synopsys translate_off
defparam \lcd_green[5]~output .bus_hold = "false";
defparam \lcd_green[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N23
cycloneive_io_obuf \lcd_green[6]~output (
	.i(\u_lcd_driver|lcd_rgb[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_green[6]),
	.obar());
// synopsys translate_off
defparam \lcd_green[6]~output .bus_hold = "false";
defparam \lcd_green[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N2
cycloneive_io_obuf \lcd_green[7]~output (
	.i(\u_lcd_driver|lcd_rgb[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_green[7]),
	.obar());
// synopsys translate_off
defparam \lcd_green[7]~output .bus_hold = "false";
defparam \lcd_green[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y9_N16
cycloneive_io_obuf \lcd_blue[0]~output (
	.i(\u_lcd_driver|lcd_rgb[0]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_blue[0]),
	.obar());
// synopsys translate_off
defparam \lcd_blue[0]~output .bus_hold = "false";
defparam \lcd_blue[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N2
cycloneive_io_obuf \lcd_blue[1]~output (
	.i(\u_lcd_driver|lcd_rgb[1]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_blue[1]),
	.obar());
// synopsys translate_off
defparam \lcd_blue[1]~output .bus_hold = "false";
defparam \lcd_blue[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneive_io_obuf \lcd_blue[2]~output (
	.i(\u_lcd_driver|lcd_rgb[2]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_blue[2]),
	.obar());
// synopsys translate_off
defparam \lcd_blue[2]~output .bus_hold = "false";
defparam \lcd_blue[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N30
cycloneive_io_obuf \lcd_blue[3]~output (
	.i(\u_lcd_driver|lcd_rgb[3]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_blue[3]),
	.obar());
// synopsys translate_off
defparam \lcd_blue[3]~output .bus_hold = "false";
defparam \lcd_blue[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N9
cycloneive_io_obuf \lcd_blue[4]~output (
	.i(\u_lcd_driver|lcd_rgb[4]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_blue[4]),
	.obar());
// synopsys translate_off
defparam \lcd_blue[4]~output .bus_hold = "false";
defparam \lcd_blue[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N2
cycloneive_io_obuf \lcd_blue[5]~output (
	.i(\u_lcd_driver|lcd_rgb[5]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_blue[5]),
	.obar());
// synopsys translate_off
defparam \lcd_blue[5]~output .bus_hold = "false";
defparam \lcd_blue[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N16
cycloneive_io_obuf \lcd_blue[6]~output (
	.i(\u_lcd_driver|lcd_rgb[6]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_blue[6]),
	.obar());
// synopsys translate_off
defparam \lcd_blue[6]~output .bus_hold = "false";
defparam \lcd_blue[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N23
cycloneive_io_obuf \lcd_blue[7]~output (
	.i(\u_lcd_driver|lcd_rgb[7]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_blue[7]),
	.obar());
// synopsys translate_off
defparam \lcd_blue[7]~output .bus_hold = "false";
defparam \lcd_blue[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N9
cycloneive_io_obuf \cmos_sclk~output (
	.i(\u_i2c_timing_ctrl|i2c_sclk~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cmos_sclk),
	.obar());
// synopsys translate_off
defparam \cmos_sclk~output .bus_hold = "false";
defparam \cmos_sclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneive_io_obuf \cmos_xclk~output (
	.i(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cmos_xclk),
	.obar());
// synopsys translate_off
defparam \cmos_xclk~output .bus_hold = "false";
defparam \cmos_xclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y9_N23
cycloneive_io_obuf \led595_dout~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led595_dout),
	.obar());
// synopsys translate_off
defparam \led595_dout~output .bus_hold = "false";
defparam \led595_dout~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N30
cycloneive_io_obuf \led595_clk~output (
	.i(\u_led_74595_driver|led595_clk~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led595_clk),
	.obar());
// synopsys translate_off
defparam \led595_clk~output .bus_hold = "false";
defparam \led595_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N2
cycloneive_io_obuf \led595_latch~output (
	.i(\u_led_74595_driver|led595_latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led595_latch),
	.obar());
// synopsys translate_off
defparam \led595_latch~output .bus_hold = "false";
defparam \led595_latch~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cycloneive_io_obuf \sdram_data[0]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[0]~0_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[0]),
	.obar());
// synopsys translate_off
defparam \sdram_data[0]~output .bus_hold = "false";
defparam \sdram_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N2
cycloneive_io_obuf \sdram_data[1]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[1]~1_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[1]),
	.obar());
// synopsys translate_off
defparam \sdram_data[1]~output .bus_hold = "false";
defparam \sdram_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \sdram_data[2]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[2]~2_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[2]),
	.obar());
// synopsys translate_off
defparam \sdram_data[2]~output .bus_hold = "false";
defparam \sdram_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \sdram_data[3]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[3]~3_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[3]),
	.obar());
// synopsys translate_off
defparam \sdram_data[3]~output .bus_hold = "false";
defparam \sdram_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \sdram_data[4]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[4]~4_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[4]),
	.obar());
// synopsys translate_off
defparam \sdram_data[4]~output .bus_hold = "false";
defparam \sdram_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
cycloneive_io_obuf \sdram_data[5]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[5]~5_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[5]),
	.obar());
// synopsys translate_off
defparam \sdram_data[5]~output .bus_hold = "false";
defparam \sdram_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \sdram_data[6]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[6]~6_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[6]),
	.obar());
// synopsys translate_off
defparam \sdram_data[6]~output .bus_hold = "false";
defparam \sdram_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
cycloneive_io_obuf \sdram_data[7]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[7]~7_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[7]),
	.obar());
// synopsys translate_off
defparam \sdram_data[7]~output .bus_hold = "false";
defparam \sdram_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \sdram_data[8]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[8]~8_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[8]),
	.obar());
// synopsys translate_off
defparam \sdram_data[8]~output .bus_hold = "false";
defparam \sdram_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \sdram_data[9]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[9]~9_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[9]),
	.obar());
// synopsys translate_off
defparam \sdram_data[9]~output .bus_hold = "false";
defparam \sdram_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N30
cycloneive_io_obuf \sdram_data[10]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[10]~10_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[10]),
	.obar());
// synopsys translate_off
defparam \sdram_data[10]~output .bus_hold = "false";
defparam \sdram_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \sdram_data[11]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[11]~11_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[11]),
	.obar());
// synopsys translate_off
defparam \sdram_data[11]~output .bus_hold = "false";
defparam \sdram_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \sdram_data[12]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[12]~12_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[12]),
	.obar());
// synopsys translate_off
defparam \sdram_data[12]~output .bus_hold = "false";
defparam \sdram_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N2
cycloneive_io_obuf \sdram_data[13]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[13]~13_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[13]),
	.obar());
// synopsys translate_off
defparam \sdram_data[13]~output .bus_hold = "false";
defparam \sdram_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneive_io_obuf \sdram_data[14]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[14]~14_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[14]),
	.obar());
// synopsys translate_off
defparam \sdram_data[14]~output .bus_hold = "false";
defparam \sdram_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N9
cycloneive_io_obuf \sdram_data[15]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[15]~15_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[15]),
	.obar());
// synopsys translate_off
defparam \sdram_data[15]~output .bus_hold = "false";
defparam \sdram_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \sdram_data[16]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[16]~16_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[16]),
	.obar());
// synopsys translate_off
defparam \sdram_data[16]~output .bus_hold = "false";
defparam \sdram_data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \sdram_data[17]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[17]~17_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[17]),
	.obar());
// synopsys translate_off
defparam \sdram_data[17]~output .bus_hold = "false";
defparam \sdram_data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \sdram_data[18]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[18]~18_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[18]),
	.obar());
// synopsys translate_off
defparam \sdram_data[18]~output .bus_hold = "false";
defparam \sdram_data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \sdram_data[19]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[19]~19_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[19]),
	.obar());
// synopsys translate_off
defparam \sdram_data[19]~output .bus_hold = "false";
defparam \sdram_data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \sdram_data[20]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[20]~20_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[20]),
	.obar());
// synopsys translate_off
defparam \sdram_data[20]~output .bus_hold = "false";
defparam \sdram_data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \sdram_data[21]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[21]~21_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[21]),
	.obar());
// synopsys translate_off
defparam \sdram_data[21]~output .bus_hold = "false";
defparam \sdram_data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneive_io_obuf \sdram_data[22]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[22]~22_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[22]),
	.obar());
// synopsys translate_off
defparam \sdram_data[22]~output .bus_hold = "false";
defparam \sdram_data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \sdram_data[23]~output (
	.i(\u_Sdram_Control_2Port|mDATAIN[23]~23_combout ),
	.oe(\u_Sdram_Control_2Port|command1|OE~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sdram_data[23]),
	.obar());
// synopsys translate_off
defparam \sdram_data[23]~output .bus_hold = "false";
defparam \sdram_data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneive_io_obuf \cmos_sdat~output (
	.i(!\u_i2c_timing_ctrl|i2c_sdat_out~q ),
	.oe(\u_i2c_timing_ctrl|comb~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cmos_sdat),
	.obar());
// synopsys translate_off
defparam \cmos_sdat~output .bus_hold = "false";
defparam \cmos_sdat~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N15
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|init_timer[1]~15 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|init_timer[1]~15_combout  = (\u_Sdram_Control_2Port|control1|init_timer [0] & (\u_Sdram_Control_2Port|control1|init_timer [1] $ (VCC))) # (!\u_Sdram_Control_2Port|control1|init_timer [0] & 
// (\u_Sdram_Control_2Port|control1|init_timer [1] & VCC))
// \u_Sdram_Control_2Port|control1|init_timer[1]~16  = CARRY((\u_Sdram_Control_2Port|control1|init_timer [0] & \u_Sdram_Control_2Port|control1|init_timer [1]))

	.dataa(\u_Sdram_Control_2Port|control1|init_timer [0]),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|init_timer[1]~15_combout ),
	.cout(\u_Sdram_Control_2Port|control1|init_timer[1]~16 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[1]~15 .lut_mask = 16'h6688;
defparam \u_Sdram_Control_2Port|control1|init_timer[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_2
cycloneive_pll \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 (
	.areset(\u_system_ctrl_pll|u_system_init_delay|Equal0~7clkctrl_outclk ),
	.pfdena(vcc),
	.fbin(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c0_initial = 2;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c0_ph = 4;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c1_high = 12;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c1_initial = 2;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c1_low = 12;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c1_ph = 4;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c2_high = 3;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c2_low = 3;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c3_high = 13;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c3_initial = 2;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c3_low = 12;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c3_mode = "odd";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c3_ph = 4;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 2;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "-2500";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk2_counter = "c1";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 2;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk3_counter = "c3";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 25;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 12;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .m = 12;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .m_initial = 2;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .m_ph = 4;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6845;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y1_N9
dffeas \u_system_ctrl_pll|rst_nr1 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|rst_nr1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|rst_nr1 .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|rst_nr1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N8
cycloneive_lcell_comb \u_system_ctrl_pll|rst_nr2~0 (
// Equation(s):
// \u_system_ctrl_pll|rst_nr2~0_combout  = (\rst_n~input_o  & \u_system_ctrl_pll|rst_nr1~q )

	.dataa(\rst_n~input_o ),
	.datab(gnd),
	.datac(\u_system_ctrl_pll|rst_nr1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|rst_nr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|rst_nr2~0 .lut_mask = 16'hA0A0;
defparam \u_system_ctrl_pll|rst_nr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y1_N31
dffeas \u_system_ctrl_pll|rst_nr2 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_system_ctrl_pll|rst_nr2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|rst_nr2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|rst_nr2 .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|rst_nr2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N20
cycloneive_lcell_comb \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N8
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[0]~24 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[0]~24_combout  = \u_system_ctrl_pll|u_system_init_delay|delay_cnt [0] $ (VCC)
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[0]~25  = CARRY(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [0])

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[0]~24_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[0]~25 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[0]~24 .lut_mask = 16'h33CC;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N20
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[6]~36 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[6]~36_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [6] & (\u_system_ctrl_pll|u_system_init_delay|delay_cnt[5]~35  $ (GND))) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [6] & 
// (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[5]~35  & VCC))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[6]~37  = CARRY((\u_system_ctrl_pll|u_system_init_delay|delay_cnt [6] & !\u_system_ctrl_pll|u_system_init_delay|delay_cnt[5]~35 ))

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[5]~35 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[6]~36_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[6]~37 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[6]~36 .lut_mask = 16'hC30C;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N24
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[8]~40 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[8]~40_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [8] & (\u_system_ctrl_pll|u_system_init_delay|delay_cnt[7]~39  $ (GND))) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [8] & 
// (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[7]~39  & VCC))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[8]~41  = CARRY((\u_system_ctrl_pll|u_system_init_delay|delay_cnt [8] & !\u_system_ctrl_pll|u_system_init_delay|delay_cnt[7]~39 ))

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[7]~39 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[8]~40_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[8]~41 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[8]~40 .lut_mask = 16'hC30C;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y23_N25
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[8]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[8] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N28
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[10]~44 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[10]~44_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [10] & (\u_system_ctrl_pll|u_system_init_delay|delay_cnt[9]~43  $ (GND))) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [10] & 
// (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[9]~43  & VCC))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[10]~45  = CARRY((\u_system_ctrl_pll|u_system_init_delay|delay_cnt [10] & !\u_system_ctrl_pll|u_system_init_delay|delay_cnt[9]~43 ))

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[9]~43 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[10]~44_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[10]~45 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[10]~44 .lut_mask = 16'hC30C;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y23_N29
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[10]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[10] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N0
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[12]~48 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[12]~48_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [12] & (\u_system_ctrl_pll|u_system_init_delay|delay_cnt[11]~47  $ (GND))) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [12] & 
// (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[11]~47  & VCC))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[12]~49  = CARRY((\u_system_ctrl_pll|u_system_init_delay|delay_cnt [12] & !\u_system_ctrl_pll|u_system_init_delay|delay_cnt[11]~47 ))

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[11]~47 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[12]~48_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[12]~49 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[12]~48 .lut_mask = 16'hC30C;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N1
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[12]~48_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[12] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N2
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[13]~50 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[13]~50_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [13] & (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[12]~49 )) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [13] & 
// ((\u_system_ctrl_pll|u_system_init_delay|delay_cnt[12]~49 ) # (GND)))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[13]~51  = CARRY((!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[12]~49 ) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [13]))

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[12]~49 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[13]~50_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[13]~51 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[13]~50 .lut_mask = 16'h3C3F;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y22_N3
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[13] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N4
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[14]~52 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[14]~52_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [14] & (\u_system_ctrl_pll|u_system_init_delay|delay_cnt[13]~51  $ (GND))) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [14] & 
// (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[13]~51  & VCC))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[14]~53  = CARRY((\u_system_ctrl_pll|u_system_init_delay|delay_cnt [14] & !\u_system_ctrl_pll|u_system_init_delay|delay_cnt[13]~51 ))

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[13]~51 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[14]~52_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[14]~53 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[14]~52 .lut_mask = 16'hC30C;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y22_N5
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[14]~52_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[14] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N6
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[15]~54 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[15]~54_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [15] & (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[14]~53 )) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [15] & 
// ((\u_system_ctrl_pll|u_system_init_delay|delay_cnt[14]~53 ) # (GND)))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[15]~55  = CARRY((!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[14]~53 ) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [15]))

	.dataa(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[14]~53 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[15]~54_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[15]~55 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[15]~54 .lut_mask = 16'h5A5F;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N8
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[16]~56 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[16]~56_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [16] & (\u_system_ctrl_pll|u_system_init_delay|delay_cnt[15]~55  $ (GND))) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [16] & 
// (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[15]~55  & VCC))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[16]~57  = CARRY((\u_system_ctrl_pll|u_system_init_delay|delay_cnt [16] & !\u_system_ctrl_pll|u_system_init_delay|delay_cnt[15]~55 ))

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[15]~55 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[16]~56_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[16]~57 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[16]~56 .lut_mask = 16'hC30C;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y22_N9
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[16]~56_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[16] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N10
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[17]~58 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[17]~58_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [17] & (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[16]~57 )) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [17] & 
// ((\u_system_ctrl_pll|u_system_init_delay|delay_cnt[16]~57 ) # (GND)))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[17]~59  = CARRY((!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[16]~57 ) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [17]))

	.dataa(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[16]~57 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[17]~58_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[17]~59 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[17]~58 .lut_mask = 16'h5A5F;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[18]~60 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[18]~60_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [18] & (\u_system_ctrl_pll|u_system_init_delay|delay_cnt[17]~59  $ (GND))) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [18] & 
// (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[17]~59  & VCC))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[18]~61  = CARRY((\u_system_ctrl_pll|u_system_init_delay|delay_cnt [18] & !\u_system_ctrl_pll|u_system_init_delay|delay_cnt[17]~59 ))

	.dataa(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[17]~59 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[18]~60_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[18]~61 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[18]~60 .lut_mask = 16'hA50A;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N14
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[19]~62 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[19]~62_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [19] & (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[18]~61 )) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [19] & 
// ((\u_system_ctrl_pll|u_system_init_delay|delay_cnt[18]~61 ) # (GND)))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[19]~63  = CARRY((!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[18]~61 ) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [19]))

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[18]~61 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[19]~62_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[19]~63 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[19]~62 .lut_mask = 16'h3C3F;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y22_N15
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[19]~62_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[19] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N16
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[20]~64 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[20]~64_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [20] & (\u_system_ctrl_pll|u_system_init_delay|delay_cnt[19]~63  $ (GND))) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [20] & 
// (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[19]~63  & VCC))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[20]~65  = CARRY((\u_system_ctrl_pll|u_system_init_delay|delay_cnt [20] & !\u_system_ctrl_pll|u_system_init_delay|delay_cnt[19]~63 ))

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[19]~63 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[20]~64_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[20]~65 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[20]~64 .lut_mask = 16'hC30C;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y22_N17
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[20]~64_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[20] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N18
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[21]~66 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[21]~66_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [21] & (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[20]~65 )) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [21] & 
// ((\u_system_ctrl_pll|u_system_init_delay|delay_cnt[20]~65 ) # (GND)))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[21]~67  = CARRY((!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[20]~65 ) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [21]))

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[20]~65 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[21]~66_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[21]~67 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[21]~66 .lut_mask = 16'h3C3F;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y22_N19
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[21]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[21] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N20
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[22]~68 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[22]~68_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [22] & (\u_system_ctrl_pll|u_system_init_delay|delay_cnt[21]~67  $ (GND))) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [22] & 
// (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[21]~67  & VCC))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[22]~69  = CARRY((\u_system_ctrl_pll|u_system_init_delay|delay_cnt [22] & !\u_system_ctrl_pll|u_system_init_delay|delay_cnt[21]~67 ))

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[21]~67 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[22]~68_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[22]~69 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[22]~68 .lut_mask = 16'hC30C;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y22_N21
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[22]~68_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[22] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N22
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[23]~70 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[23]~70_combout  = \u_system_ctrl_pll|u_system_init_delay|delay_cnt [23] $ (\u_system_ctrl_pll|u_system_init_delay|delay_cnt[22]~69 )

	.dataa(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[22]~69 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[23]~70 .lut_mask = 16'h5A5A;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y22_N23
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[23]~70_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[23] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N11
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[17]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[17] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|LessThan0~0 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|LessThan0~0_combout  = (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [19] & !\u_system_ctrl_pll|u_system_init_delay|delay_cnt [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [19]),
	.datad(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [20]),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_system_init_delay|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~0 .lut_mask = 16'h000F;
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N28
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|LessThan0~7 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|LessThan0~7_combout  = ((\u_system_ctrl_pll|u_system_init_delay|LessThan0~0_combout  & ((!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [17]) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [18])))) # 
// (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [21])

	.dataa(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [18]),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [21]),
	.datac(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [17]),
	.datad(\u_system_ctrl_pll|u_system_init_delay|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_system_init_delay|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~7 .lut_mask = 16'h7F33;
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N26
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|LessThan0~8 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [22]) # ((\u_system_ctrl_pll|u_system_init_delay|delay_cnt [23]) # ((!\u_system_ctrl_pll|u_system_init_delay|LessThan0~6_combout  & 
// !\u_system_ctrl_pll|u_system_init_delay|LessThan0~7_combout )))

	.dataa(\u_system_ctrl_pll|u_system_init_delay|LessThan0~6_combout ),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [22]),
	.datac(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [23]),
	.datad(\u_system_ctrl_pll|u_system_init_delay|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~8 .lut_mask = 16'hFCFD;
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N9
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[0]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[0] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N14
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[3]~30 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[3]~30_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [3] & (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[2]~29 )) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [3] & 
// ((\u_system_ctrl_pll|u_system_init_delay|delay_cnt[2]~29 ) # (GND)))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[3]~31  = CARRY((!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[2]~29 ) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [3]))

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[2]~29 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[3]~30_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[3]~31 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[3]~30 .lut_mask = 16'h3C3F;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y23_N15
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[3] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N16
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[4]~32 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[4]~32_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [4] & (\u_system_ctrl_pll|u_system_init_delay|delay_cnt[3]~31  $ (GND))) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [4] & 
// (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[3]~31  & VCC))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[4]~33  = CARRY((\u_system_ctrl_pll|u_system_init_delay|delay_cnt [4] & !\u_system_ctrl_pll|u_system_init_delay|delay_cnt[3]~31 ))

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[3]~31 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[4]~32_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[4]~33 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[4]~32 .lut_mask = 16'hC30C;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y23_N17
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[4]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[4] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N18
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|delay_cnt[5]~34 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[5]~34_combout  = (\u_system_ctrl_pll|u_system_init_delay|delay_cnt [5] & (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[4]~33 )) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [5] & 
// ((\u_system_ctrl_pll|u_system_init_delay|delay_cnt[4]~33 ) # (GND)))
// \u_system_ctrl_pll|u_system_init_delay|delay_cnt[5]~35  = CARRY((!\u_system_ctrl_pll|u_system_init_delay|delay_cnt[4]~33 ) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [5]))

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[4]~33 ),
	.combout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[5]~34_combout ),
	.cout(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[5]~35 ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[5]~34 .lut_mask = 16'h3C3F;
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y23_N19
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[5]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[5] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y23_N21
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[6]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[6] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N4
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|LessThan0~3 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|LessThan0~3_combout  = (\u_system_ctrl_pll|u_system_init_delay|LessThan0~2_combout  & (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [6] & !\u_system_ctrl_pll|u_system_init_delay|delay_cnt [5]))

	.dataa(\u_system_ctrl_pll|u_system_init_delay|LessThan0~2_combout ),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [6]),
	.datac(gnd),
	.datad(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [5]),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_system_init_delay|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~3 .lut_mask = 16'h0022;
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N13
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[18]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[18] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N24
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|Equal0~3 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|Equal0~3_combout  = (((!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [18]) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [13])) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [10])) # 
// (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [17])

	.dataa(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [17]),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [10]),
	.datac(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [13]),
	.datad(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [18]),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_system_init_delay|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|Equal0~3 .lut_mask = 16'h7FFF;
defparam \u_system_ctrl_pll|u_system_init_delay|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N7
dffeas \u_system_ctrl_pll|u_system_init_delay|delay_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_system_ctrl_pll|u_system_init_delay|delay_cnt[15]~54_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|u_system_init_delay|LessThan0~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[15] .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_system_init_delay|delay_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N30
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|LessThan0~1 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|LessThan0~1_combout  = (\u_system_ctrl_pll|u_system_init_delay|LessThan0~0_combout  & (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [16] & (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [14] & 
// !\u_system_ctrl_pll|u_system_init_delay|delay_cnt [15])))

	.dataa(\u_system_ctrl_pll|u_system_init_delay|LessThan0~0_combout ),
	.datab(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [16]),
	.datac(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [14]),
	.datad(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [15]),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_system_init_delay|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~1 .lut_mask = 16'h0002;
defparam \u_system_ctrl_pll|u_system_init_delay|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|Equal0~4 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|Equal0~4_combout  = (\u_system_ctrl_pll|u_system_init_delay|Equal0~2_combout ) # ((\u_system_ctrl_pll|u_system_init_delay|Equal0~3_combout ) # ((!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [21]) # 
// (!\u_system_ctrl_pll|u_system_init_delay|LessThan0~1_combout )))

	.dataa(\u_system_ctrl_pll|u_system_init_delay|Equal0~2_combout ),
	.datab(\u_system_ctrl_pll|u_system_init_delay|Equal0~3_combout ),
	.datac(\u_system_ctrl_pll|u_system_init_delay|LessThan0~1_combout ),
	.datad(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [21]),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_system_init_delay|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|Equal0~4 .lut_mask = 16'hEFFF;
defparam \u_system_ctrl_pll|u_system_init_delay|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneive_lcell_comb \u_system_ctrl_pll|u_system_init_delay|Equal0~7 (
// Equation(s):
// \u_system_ctrl_pll|u_system_init_delay|Equal0~7_combout  = (((\u_system_ctrl_pll|u_system_init_delay|Equal0~4_combout ) # (!\u_system_ctrl_pll|u_system_init_delay|delay_cnt [4])) # (!\u_system_ctrl_pll|u_system_init_delay|LessThan0~3_combout )) # 
// (!\u_system_ctrl_pll|u_system_init_delay|Equal0~5_combout )

	.dataa(\u_system_ctrl_pll|u_system_init_delay|Equal0~5_combout ),
	.datab(\u_system_ctrl_pll|u_system_init_delay|LessThan0~3_combout ),
	.datac(\u_system_ctrl_pll|u_system_init_delay|delay_cnt [4]),
	.datad(\u_system_ctrl_pll|u_system_init_delay|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|u_system_init_delay|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|Equal0~7 .lut_mask = 16'hFF7F;
defparam \u_system_ctrl_pll|u_system_init_delay|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \u_system_ctrl_pll|u_system_init_delay|Equal0~7clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_system_ctrl_pll|u_system_init_delay|Equal0~7_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_system_ctrl_pll|u_system_init_delay|Equal0~7clkctrl_outclk ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_system_init_delay|Equal0~7clkctrl .clock_type = "global clock";
defparam \u_system_ctrl_pll|u_system_init_delay|Equal0~7clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X22_Y1_N21
dffeas \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll_lock_sync (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|u_system_init_delay|Equal0~7clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N30
cycloneive_lcell_comb \u_system_ctrl_pll|sys_rst_n~0 (
// Equation(s):
// \u_system_ctrl_pll|sys_rst_n~0_combout  = ((!\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll_lock_sync~q ) # (!\u_system_ctrl_pll|rst_nr2~q )) # (!\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\u_system_ctrl_pll|rst_nr2~q ),
	.datad(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_system_ctrl_pll|sys_rst_n~0 .lut_mask = 16'h3FFF;
defparam \u_system_ctrl_pll|sys_rst_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \u_system_ctrl_pll|sys_rst_n~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_system_ctrl_pll|sys_rst_n~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ));
// synopsys translate_off
defparam \u_system_ctrl_pll|sys_rst_n~0clkctrl .clock_type = "global clock";
defparam \u_system_ctrl_pll|sys_rst_n~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|init_timer[14]~41 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|init_timer[14]~41_combout  = (\u_Sdram_Control_2Port|control1|init_timer [14] & (!\u_Sdram_Control_2Port|control1|init_timer[13]~40 )) # (!\u_Sdram_Control_2Port|control1|init_timer [14] & 
// ((\u_Sdram_Control_2Port|control1|init_timer[13]~40 ) # (GND)))
// \u_Sdram_Control_2Port|control1|init_timer[14]~42  = CARRY((!\u_Sdram_Control_2Port|control1|init_timer[13]~40 ) # (!\u_Sdram_Control_2Port|control1|init_timer [14]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|init_timer[13]~40 ),
	.combout(\u_Sdram_Control_2Port|control1|init_timer[14]~41_combout ),
	.cout(\u_Sdram_Control_2Port|control1|init_timer[14]~42 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[14]~41 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|control1|init_timer[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|init_timer[15]~44 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|init_timer[15]~44_combout  = \u_Sdram_Control_2Port|control1|init_timer [15] $ (!\u_Sdram_Control_2Port|control1|init_timer[14]~42 )

	.dataa(\u_Sdram_Control_2Port|control1|init_timer [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_Sdram_Control_2Port|control1|init_timer[14]~42 ),
	.combout(\u_Sdram_Control_2Port|control1|init_timer[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[15]~44 .lut_mask = 16'hA5A5;
defparam \u_Sdram_Control_2Port|control1|init_timer[15]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N31
dffeas \u_Sdram_Control_2Port|control1|init_timer[15] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|init_timer[15]~44_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|init_timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[15] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|init_timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|init_timer[13]~39 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|init_timer[13]~39_combout  = (\u_Sdram_Control_2Port|control1|init_timer [13] & (\u_Sdram_Control_2Port|control1|init_timer[12]~38  $ (GND))) # (!\u_Sdram_Control_2Port|control1|init_timer [13] & 
// (!\u_Sdram_Control_2Port|control1|init_timer[12]~38  & VCC))
// \u_Sdram_Control_2Port|control1|init_timer[13]~40  = CARRY((\u_Sdram_Control_2Port|control1|init_timer [13] & !\u_Sdram_Control_2Port|control1|init_timer[12]~38 ))

	.dataa(\u_Sdram_Control_2Port|control1|init_timer [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|init_timer[12]~38 ),
	.combout(\u_Sdram_Control_2Port|control1|init_timer[13]~39_combout ),
	.cout(\u_Sdram_Control_2Port|control1|init_timer[13]~40 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[13]~39 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_2Port|control1|init_timer[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N27
dffeas \u_Sdram_Control_2Port|control1|init_timer[13] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|init_timer[13]~39_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|init_timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[13] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|init_timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|LessThan1~5 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|LessThan1~5_combout  = (\u_Sdram_Control_2Port|control1|init_timer [13] & \u_Sdram_Control_2Port|control1|init_timer [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|control1|init_timer [13]),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [14]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LessThan1~5 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|control1|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|LessThan0~3 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|LessThan0~3_combout  = ((\u_Sdram_Control_2Port|control1|LessThan0~2_combout  & (!\u_Sdram_Control_2Port|control1|init_timer [8] & !\u_Sdram_Control_2Port|control1|init_timer [7]))) # 
// (!\u_Sdram_Control_2Port|control1|init_timer [9])

	.dataa(\u_Sdram_Control_2Port|control1|LessThan0~2_combout ),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [8]),
	.datac(\u_Sdram_Control_2Port|control1|init_timer [7]),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LessThan0~3 .lut_mask = 16'h02FF;
defparam \u_Sdram_Control_2Port|control1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|LessThan0~4 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|LessThan0~4_combout  = (!\u_Sdram_Control_2Port|control1|init_timer [15] & (((\u_Sdram_Control_2Port|control1|LessThan0~0_combout  & \u_Sdram_Control_2Port|control1|LessThan0~3_combout )) # 
// (!\u_Sdram_Control_2Port|control1|LessThan1~5_combout )))

	.dataa(\u_Sdram_Control_2Port|control1|LessThan0~0_combout ),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [15]),
	.datac(\u_Sdram_Control_2Port|control1|LessThan1~5_combout ),
	.datad(\u_Sdram_Control_2Port|control1|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LessThan0~4 .lut_mask = 16'h2303;
defparam \u_Sdram_Control_2Port|control1|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N3
dffeas \u_Sdram_Control_2Port|control1|init_timer[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|init_timer[1]~15_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|init_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|init_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|init_timer[2]~17 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|init_timer[2]~17_combout  = (\u_Sdram_Control_2Port|control1|init_timer [2] & (!\u_Sdram_Control_2Port|control1|init_timer[1]~16 )) # (!\u_Sdram_Control_2Port|control1|init_timer [2] & 
// ((\u_Sdram_Control_2Port|control1|init_timer[1]~16 ) # (GND)))
// \u_Sdram_Control_2Port|control1|init_timer[2]~18  = CARRY((!\u_Sdram_Control_2Port|control1|init_timer[1]~16 ) # (!\u_Sdram_Control_2Port|control1|init_timer [2]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|init_timer[1]~16 ),
	.combout(\u_Sdram_Control_2Port|control1|init_timer[2]~17_combout ),
	.cout(\u_Sdram_Control_2Port|control1|init_timer[2]~18 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[2]~17 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|control1|init_timer[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \u_Sdram_Control_2Port|control1|init_timer[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|init_timer[2]~17_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|init_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|init_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|init_timer[3]~19 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|init_timer[3]~19_combout  = (\u_Sdram_Control_2Port|control1|init_timer [3] & (\u_Sdram_Control_2Port|control1|init_timer[2]~18  $ (GND))) # (!\u_Sdram_Control_2Port|control1|init_timer [3] & 
// (!\u_Sdram_Control_2Port|control1|init_timer[2]~18  & VCC))
// \u_Sdram_Control_2Port|control1|init_timer[3]~20  = CARRY((\u_Sdram_Control_2Port|control1|init_timer [3] & !\u_Sdram_Control_2Port|control1|init_timer[2]~18 ))

	.dataa(\u_Sdram_Control_2Port|control1|init_timer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|init_timer[2]~18 ),
	.combout(\u_Sdram_Control_2Port|control1|init_timer[3]~19_combout ),
	.cout(\u_Sdram_Control_2Port|control1|init_timer[3]~20 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[3]~19 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_2Port|control1|init_timer[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|init_timer[4]~21 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|init_timer[4]~21_combout  = (\u_Sdram_Control_2Port|control1|init_timer [4] & (!\u_Sdram_Control_2Port|control1|init_timer[3]~20 )) # (!\u_Sdram_Control_2Port|control1|init_timer [4] & 
// ((\u_Sdram_Control_2Port|control1|init_timer[3]~20 ) # (GND)))
// \u_Sdram_Control_2Port|control1|init_timer[4]~22  = CARRY((!\u_Sdram_Control_2Port|control1|init_timer[3]~20 ) # (!\u_Sdram_Control_2Port|control1|init_timer [4]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|init_timer[3]~20 ),
	.combout(\u_Sdram_Control_2Port|control1|init_timer[4]~21_combout ),
	.cout(\u_Sdram_Control_2Port|control1|init_timer[4]~22 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[4]~21 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|control1|init_timer[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N9
dffeas \u_Sdram_Control_2Port|control1|init_timer[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|init_timer[4]~21_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|init_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|init_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|init_timer[5]~23 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|init_timer[5]~23_combout  = (\u_Sdram_Control_2Port|control1|init_timer [5] & (\u_Sdram_Control_2Port|control1|init_timer[4]~22  $ (GND))) # (!\u_Sdram_Control_2Port|control1|init_timer [5] & 
// (!\u_Sdram_Control_2Port|control1|init_timer[4]~22  & VCC))
// \u_Sdram_Control_2Port|control1|init_timer[5]~24  = CARRY((\u_Sdram_Control_2Port|control1|init_timer [5] & !\u_Sdram_Control_2Port|control1|init_timer[4]~22 ))

	.dataa(\u_Sdram_Control_2Port|control1|init_timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|init_timer[4]~22 ),
	.combout(\u_Sdram_Control_2Port|control1|init_timer[5]~23_combout ),
	.cout(\u_Sdram_Control_2Port|control1|init_timer[5]~24 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[5]~23 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_2Port|control1|init_timer[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|init_timer[7]~27 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|init_timer[7]~27_combout  = (\u_Sdram_Control_2Port|control1|init_timer [7] & (\u_Sdram_Control_2Port|control1|init_timer[6]~26  $ (GND))) # (!\u_Sdram_Control_2Port|control1|init_timer [7] & 
// (!\u_Sdram_Control_2Port|control1|init_timer[6]~26  & VCC))
// \u_Sdram_Control_2Port|control1|init_timer[7]~28  = CARRY((\u_Sdram_Control_2Port|control1|init_timer [7] & !\u_Sdram_Control_2Port|control1|init_timer[6]~26 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|init_timer[6]~26 ),
	.combout(\u_Sdram_Control_2Port|control1|init_timer[7]~27_combout ),
	.cout(\u_Sdram_Control_2Port|control1|init_timer[7]~28 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[7]~27 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_2Port|control1|init_timer[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N15
dffeas \u_Sdram_Control_2Port|control1|init_timer[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|init_timer[7]~27_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|init_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|init_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|init_timer[8]~29 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|init_timer[8]~29_combout  = (\u_Sdram_Control_2Port|control1|init_timer [8] & (!\u_Sdram_Control_2Port|control1|init_timer[7]~28 )) # (!\u_Sdram_Control_2Port|control1|init_timer [8] & 
// ((\u_Sdram_Control_2Port|control1|init_timer[7]~28 ) # (GND)))
// \u_Sdram_Control_2Port|control1|init_timer[8]~30  = CARRY((!\u_Sdram_Control_2Port|control1|init_timer[7]~28 ) # (!\u_Sdram_Control_2Port|control1|init_timer [8]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|init_timer[7]~28 ),
	.combout(\u_Sdram_Control_2Port|control1|init_timer[8]~29_combout ),
	.cout(\u_Sdram_Control_2Port|control1|init_timer[8]~30 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[8]~29 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|control1|init_timer[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \u_Sdram_Control_2Port|control1|init_timer[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|init_timer[8]~29_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|init_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|init_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|init_timer[9]~31 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|init_timer[9]~31_combout  = (\u_Sdram_Control_2Port|control1|init_timer [9] & (\u_Sdram_Control_2Port|control1|init_timer[8]~30  $ (GND))) # (!\u_Sdram_Control_2Port|control1|init_timer [9] & 
// (!\u_Sdram_Control_2Port|control1|init_timer[8]~30  & VCC))
// \u_Sdram_Control_2Port|control1|init_timer[9]~32  = CARRY((\u_Sdram_Control_2Port|control1|init_timer [9] & !\u_Sdram_Control_2Port|control1|init_timer[8]~30 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|init_timer[8]~30 ),
	.combout(\u_Sdram_Control_2Port|control1|init_timer[9]~31_combout ),
	.cout(\u_Sdram_Control_2Port|control1|init_timer[9]~32 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[9]~31 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_2Port|control1|init_timer[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \u_Sdram_Control_2Port|control1|init_timer[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|init_timer[9]~31_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|init_timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|init_timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|init_timer[10]~33 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|init_timer[10]~33_combout  = (\u_Sdram_Control_2Port|control1|init_timer [10] & (!\u_Sdram_Control_2Port|control1|init_timer[9]~32 )) # (!\u_Sdram_Control_2Port|control1|init_timer [10] & 
// ((\u_Sdram_Control_2Port|control1|init_timer[9]~32 ) # (GND)))
// \u_Sdram_Control_2Port|control1|init_timer[10]~34  = CARRY((!\u_Sdram_Control_2Port|control1|init_timer[9]~32 ) # (!\u_Sdram_Control_2Port|control1|init_timer [10]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|init_timer[9]~32 ),
	.combout(\u_Sdram_Control_2Port|control1|init_timer[10]~33_combout ),
	.cout(\u_Sdram_Control_2Port|control1|init_timer[10]~34 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[10]~33 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|control1|init_timer[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N21
dffeas \u_Sdram_Control_2Port|control1|init_timer[10] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|init_timer[10]~33_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|init_timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|init_timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|init_timer[11]~35 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|init_timer[11]~35_combout  = (\u_Sdram_Control_2Port|control1|init_timer [11] & (\u_Sdram_Control_2Port|control1|init_timer[10]~34  $ (GND))) # (!\u_Sdram_Control_2Port|control1|init_timer [11] & 
// (!\u_Sdram_Control_2Port|control1|init_timer[10]~34  & VCC))
// \u_Sdram_Control_2Port|control1|init_timer[11]~36  = CARRY((\u_Sdram_Control_2Port|control1|init_timer [11] & !\u_Sdram_Control_2Port|control1|init_timer[10]~34 ))

	.dataa(\u_Sdram_Control_2Port|control1|init_timer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|init_timer[10]~34 ),
	.combout(\u_Sdram_Control_2Port|control1|init_timer[11]~35_combout ),
	.cout(\u_Sdram_Control_2Port|control1|init_timer[11]~36 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[11]~35 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_2Port|control1|init_timer[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|init_timer[12]~37 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|init_timer[12]~37_combout  = (\u_Sdram_Control_2Port|control1|init_timer [12] & (!\u_Sdram_Control_2Port|control1|init_timer[11]~36 )) # (!\u_Sdram_Control_2Port|control1|init_timer [12] & 
// ((\u_Sdram_Control_2Port|control1|init_timer[11]~36 ) # (GND)))
// \u_Sdram_Control_2Port|control1|init_timer[12]~38  = CARRY((!\u_Sdram_Control_2Port|control1|init_timer[11]~36 ) # (!\u_Sdram_Control_2Port|control1|init_timer [12]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|init_timer[11]~36 ),
	.combout(\u_Sdram_Control_2Port|control1|init_timer[12]~37_combout ),
	.cout(\u_Sdram_Control_2Port|control1|init_timer[12]~38 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[12]~37 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|control1|init_timer[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \u_Sdram_Control_2Port|control1|init_timer[12] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|init_timer[12]~37_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|init_timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[12] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|init_timer[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \u_Sdram_Control_2Port|control1|init_timer[14] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|init_timer[14]~41_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|init_timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[14] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|init_timer[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N23
dffeas \u_Sdram_Control_2Port|control1|init_timer[11] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|init_timer[11]~35_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|init_timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|init_timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|LessThan0~0 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|LessThan0~0_combout  = (!\u_Sdram_Control_2Port|control1|init_timer [12] & (!\u_Sdram_Control_2Port|control1|init_timer [10] & !\u_Sdram_Control_2Port|control1|init_timer [11]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [12]),
	.datac(\u_Sdram_Control_2Port|control1|init_timer [10]),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LessThan0~0 .lut_mask = 16'h0003;
defparam \u_Sdram_Control_2Port|control1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N11
dffeas \u_Sdram_Control_2Port|control1|init_timer[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|init_timer[5]~23_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|init_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|init_timer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N7
dffeas \u_Sdram_Control_2Port|control1|init_timer[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|init_timer[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|control1|LessThan0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|init_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|init_timer[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|init_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|LessThan1~3 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|LessThan1~3_combout  = (!\u_Sdram_Control_2Port|control1|init_timer [6] & (((!\u_Sdram_Control_2Port|control1|init_timer [4] & !\u_Sdram_Control_2Port|control1|init_timer [3])) # (!\u_Sdram_Control_2Port|control1|init_timer 
// [5])))

	.dataa(\u_Sdram_Control_2Port|control1|init_timer [6]),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [5]),
	.datac(\u_Sdram_Control_2Port|control1|init_timer [4]),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LessThan1~3 .lut_mask = 16'h1115;
defparam \u_Sdram_Control_2Port|control1|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|LessThan1~4 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|LessThan1~4_combout  = (\u_Sdram_Control_2Port|control1|LessThan0~0_combout  & (!\u_Sdram_Control_2Port|control1|init_timer [9] & ((\u_Sdram_Control_2Port|control1|LessThan1~3_combout ) # 
// (!\u_Sdram_Control_2Port|control1|LessThan1~2_combout ))))

	.dataa(\u_Sdram_Control_2Port|control1|LessThan1~2_combout ),
	.datab(\u_Sdram_Control_2Port|control1|LessThan0~0_combout ),
	.datac(\u_Sdram_Control_2Port|control1|LessThan1~3_combout ),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LessThan1~4 .lut_mask = 16'h00C4;
defparam \u_Sdram_Control_2Port|control1|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|LessThan1~6 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|LessThan1~6_combout  = (!\u_Sdram_Control_2Port|control1|init_timer [15] & (((\u_Sdram_Control_2Port|control1|LessThan1~4_combout ) # (!\u_Sdram_Control_2Port|control1|init_timer [14])) # 
// (!\u_Sdram_Control_2Port|control1|init_timer [13])))

	.dataa(\u_Sdram_Control_2Port|control1|init_timer [13]),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [14]),
	.datac(\u_Sdram_Control_2Port|control1|LessThan1~4_combout ),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [15]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|LessThan1~6 .lut_mask = 16'h00F7;
defparam \u_Sdram_Control_2Port|control1|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|INIT_REQ~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|control1|INIT_REQ~feeder_combout  = \u_Sdram_Control_2Port|control1|LessThan1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|control1|LessThan1~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|INIT_REQ~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|INIT_REQ~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|control1|INIT_REQ~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \u_Sdram_Control_2Port|control1|INIT_REQ (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|INIT_REQ~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|INIT_REQ .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|INIT_REQ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|do_writea~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|do_writea~0_combout  = (\u_Sdram_Control_2Port|command1|always0~6_combout  & !\u_Sdram_Control_2Port|control1|INIT_REQ~q )

	.dataa(\u_Sdram_Control_2Port|command1|always0~6_combout ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|do_writea~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|do_writea~0 .lut_mask = 16'h0A0A;
defparam \u_Sdram_Control_2Port|command1|do_writea~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N13
dffeas \u_Sdram_Control_2Port|command1|do_writea (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|do_writea~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|do_writea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|do_writea .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|do_writea .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|always0~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|always0~0_combout  = (!\u_Sdram_Control_2Port|command1|do_reada~q  & (!\u_Sdram_Control_2Port|command1|do_refresh~q  & !\u_Sdram_Control_2Port|command1|do_writea~q ))

	.dataa(\u_Sdram_Control_2Port|command1|do_reada~q ),
	.datab(\u_Sdram_Control_2Port|command1|do_refresh~q ),
	.datac(\u_Sdram_Control_2Port|command1|do_writea~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|always0~0 .lut_mask = 16'h0101;
defparam \u_Sdram_Control_2Port|command1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Add0~0 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Add0~0_combout  = \u_Sdram_Control_2Port|control1|timer [0] $ (VCC)
// \u_Sdram_Control_2Port|control1|Add0~1  = CARRY(\u_Sdram_Control_2Port|control1|timer [0])

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|Add0~0_combout ),
	.cout(\u_Sdram_Control_2Port|control1|Add0~1 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Add0~0 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_2Port|control1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|timer~15 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|timer~15_combout  = (\u_Sdram_Control_2Port|command1|REF_ACK~q ) # ((\u_Sdram_Control_2Port|control1|INIT_REQ~q ) # (\u_Sdram_Control_2Port|control1|Add0~0_combout ))

	.dataa(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|control1|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|timer~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer~15 .lut_mask = 16'hFEFE;
defparam \u_Sdram_Control_2Port|control1|timer~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \u_Sdram_Control_2Port|control1|timer[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|timer~15_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Add0~2 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Add0~2_combout  = (\u_Sdram_Control_2Port|control1|timer [1] & (\u_Sdram_Control_2Port|control1|Add0~1  & VCC)) # (!\u_Sdram_Control_2Port|control1|timer [1] & (!\u_Sdram_Control_2Port|control1|Add0~1 ))
// \u_Sdram_Control_2Port|control1|Add0~3  = CARRY((!\u_Sdram_Control_2Port|control1|timer [1] & !\u_Sdram_Control_2Port|control1|Add0~1 ))

	.dataa(\u_Sdram_Control_2Port|control1|timer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|Add0~1 ),
	.combout(\u_Sdram_Control_2Port|control1|Add0~2_combout ),
	.cout(\u_Sdram_Control_2Port|control1|Add0~3 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Add0~2 .lut_mask = 16'hA505;
defparam \u_Sdram_Control_2Port|control1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Add0~6 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Add0~6_combout  = (\u_Sdram_Control_2Port|control1|timer [3] & (\u_Sdram_Control_2Port|control1|Add0~5  & VCC)) # (!\u_Sdram_Control_2Port|control1|timer [3] & (!\u_Sdram_Control_2Port|control1|Add0~5 ))
// \u_Sdram_Control_2Port|control1|Add0~7  = CARRY((!\u_Sdram_Control_2Port|control1|timer [3] & !\u_Sdram_Control_2Port|control1|Add0~5 ))

	.dataa(\u_Sdram_Control_2Port|control1|timer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|Add0~5 ),
	.combout(\u_Sdram_Control_2Port|control1|Add0~6_combout ),
	.cout(\u_Sdram_Control_2Port|control1|Add0~7 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Add0~6 .lut_mask = 16'hA505;
defparam \u_Sdram_Control_2Port|control1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|timer~12 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|timer~12_combout  = (!\u_Sdram_Control_2Port|command1|REF_ACK~q  & ((\u_Sdram_Control_2Port|control1|INIT_REQ~q ) # (\u_Sdram_Control_2Port|control1|Add0~6_combout )))

	.dataa(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|control1|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|timer~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer~12 .lut_mask = 16'h5454;
defparam \u_Sdram_Control_2Port|control1|timer~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N5
dffeas \u_Sdram_Control_2Port|control1|timer[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|timer~12_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|command_delay~2 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|command_delay~2_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & ((\u_Sdram_Control_2Port|command1|command_delay [1]) # ((!\u_Sdram_Control_2Port|command1|rw_flag~0_combout ) # 
// (!\u_Sdram_Control_2Port|command1|always0~0_combout ))))

	.dataa(\u_Sdram_Control_2Port|command1|command_delay [1]),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|command1|always0~0_combout ),
	.datad(\u_Sdram_Control_2Port|command1|rw_flag~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|command_delay~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_delay~2 .lut_mask = 16'h2333;
defparam \u_Sdram_Control_2Port|command1|command_delay~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N27
dffeas \u_Sdram_Control_2Port|command1|command_delay[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|command_delay~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|command_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_delay[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|command_delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|command_done~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|command_done~0_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & (((\u_Sdram_Control_2Port|command1|command_delay [0]) # (!\u_Sdram_Control_2Port|command1|rw_flag~0_combout )) # 
// (!\u_Sdram_Control_2Port|command1|always0~0_combout )))

	.dataa(\u_Sdram_Control_2Port|command1|always0~0_combout ),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|command1|command_delay [0]),
	.datad(\u_Sdram_Control_2Port|command1|rw_flag~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|command_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_done~0 .lut_mask = 16'h3133;
defparam \u_Sdram_Control_2Port|command1|command_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N19
dffeas \u_Sdram_Control_2Port|command1|command_done (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|command_done~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|command_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|command_done .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|command_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|always0~3 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|always0~3_combout  = (\u_Sdram_Control_2Port|control1|LOAD_MODE~q  & (!\u_Sdram_Control_2Port|command1|do_load_mode~q  & !\u_Sdram_Control_2Port|command1|command_done~q ))

	.dataa(\u_Sdram_Control_2Port|control1|LOAD_MODE~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.datad(\u_Sdram_Control_2Port|command1|command_done~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|always0~3 .lut_mask = 16'h000A;
defparam \u_Sdram_Control_2Port|command1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \u_Sdram_Control_2Port|command1|do_load_mode (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|always0~3_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|do_load_mode .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|do_load_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|always3~2 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|always3~2_combout  = (!\u_Sdram_Control_2Port|control1|init_timer [6] & (\u_Sdram_Control_2Port|control1|init_timer [2] & \u_Sdram_Control_2Port|control1|init_timer [3]))

	.dataa(\u_Sdram_Control_2Port|control1|init_timer [6]),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|control1|init_timer [2]),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|always3~2 .lut_mask = 16'h5000;
defparam \u_Sdram_Control_2Port|control1|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|PRECHARGE~3 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|PRECHARGE~3_combout  = (\u_Sdram_Control_2Port|control1|init_timer [7] & (\u_Sdram_Control_2Port|control1|init_timer [8] & (\u_Sdram_Control_2Port|control1|always3~2_combout  & !\u_Sdram_Control_2Port|control1|init_timer 
// [9])))

	.dataa(\u_Sdram_Control_2Port|control1|init_timer [7]),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [8]),
	.datac(\u_Sdram_Control_2Port|control1|always3~2_combout ),
	.datad(\u_Sdram_Control_2Port|control1|init_timer [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|PRECHARGE~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|PRECHARGE~3 .lut_mask = 16'h0080;
defparam \u_Sdram_Control_2Port|control1|PRECHARGE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|PRECHARGE~2 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|PRECHARGE~2_combout  = (\u_Sdram_Control_2Port|control1|LOAD_MODE~1_combout  & (\u_Sdram_Control_2Port|control1|init_timer [5] & (\u_Sdram_Control_2Port|control1|init_timer [4] & 
// \u_Sdram_Control_2Port|control1|PRECHARGE~3_combout )))

	.dataa(\u_Sdram_Control_2Port|control1|LOAD_MODE~1_combout ),
	.datab(\u_Sdram_Control_2Port|control1|init_timer [5]),
	.datac(\u_Sdram_Control_2Port|control1|init_timer [4]),
	.datad(\u_Sdram_Control_2Port|control1|PRECHARGE~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|PRECHARGE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|PRECHARGE~2 .lut_mask = 16'h8000;
defparam \u_Sdram_Control_2Port|control1|PRECHARGE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N29
dffeas \u_Sdram_Control_2Port|control1|PRECHARGE (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|PRECHARGE~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|PRECHARGE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|PRECHARGE .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|PRECHARGE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|always0~4 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|always0~4_combout  = (!\u_Sdram_Control_2Port|command1|command_done~q  & (!\u_Sdram_Control_2Port|command1|do_precharge~q  & \u_Sdram_Control_2Port|control1|PRECHARGE~q ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|command1|command_done~q ),
	.datac(\u_Sdram_Control_2Port|command1|do_precharge~q ),
	.datad(\u_Sdram_Control_2Port|control1|PRECHARGE~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|always0~4 .lut_mask = 16'h0300;
defparam \u_Sdram_Control_2Port|command1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N3
dffeas \u_Sdram_Control_2Port|command1|do_precharge (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|always0~4_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|do_precharge~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|do_precharge .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|do_precharge .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|rw_flag~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|rw_flag~0_combout  = (!\u_Sdram_Control_2Port|command1|do_load_mode~q  & !\u_Sdram_Control_2Port|command1|do_precharge~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.datad(\u_Sdram_Control_2Port|command1|do_precharge~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|rw_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rw_flag~0 .lut_mask = 16'h000F;
defparam \u_Sdram_Control_2Port|command1|rw_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|always3~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|always3~0_combout  = (\u_Sdram_Control_2Port|command1|do_reada~q ) # ((\u_Sdram_Control_2Port|command1|do_refresh~q ) # ((\u_Sdram_Control_2Port|command1|do_writea~q ) # (!\u_Sdram_Control_2Port|command1|rw_flag~0_combout 
// )))

	.dataa(\u_Sdram_Control_2Port|command1|do_reada~q ),
	.datab(\u_Sdram_Control_2Port|command1|do_refresh~q ),
	.datac(\u_Sdram_Control_2Port|command1|do_writea~q ),
	.datad(\u_Sdram_Control_2Port|command1|rw_flag~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|always3~0 .lut_mask = 16'hFEFF;
defparam \u_Sdram_Control_2Port|command1|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|REF_ACK~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|REF_ACK~0_combout  = (\u_Sdram_Control_2Port|control1|REF_REQ~q  & ((\u_Sdram_Control_2Port|command1|do_refresh~q ) # ((\u_Sdram_Control_2Port|command1|REF_ACK~q  & \u_Sdram_Control_2Port|command1|always3~0_combout )))) # 
// (!\u_Sdram_Control_2Port|control1|REF_REQ~q  & (((\u_Sdram_Control_2Port|command1|REF_ACK~q  & \u_Sdram_Control_2Port|command1|always3~0_combout ))))

	.dataa(\u_Sdram_Control_2Port|control1|REF_REQ~q ),
	.datab(\u_Sdram_Control_2Port|command1|do_refresh~q ),
	.datac(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datad(\u_Sdram_Control_2Port|command1|always3~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|REF_ACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|REF_ACK~0 .lut_mask = 16'hF888;
defparam \u_Sdram_Control_2Port|command1|REF_ACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N23
dffeas \u_Sdram_Control_2Port|command1|REF_ACK (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|REF_ACK~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|REF_ACK .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|REF_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|timer~14 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|timer~14_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & (!\u_Sdram_Control_2Port|command1|REF_ACK~q  & \u_Sdram_Control_2Port|control1|Add0~2_combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datad(\u_Sdram_Control_2Port|control1|Add0~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|timer~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer~14 .lut_mask = 16'h0300;
defparam \u_Sdram_Control_2Port|control1|timer~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N21
dffeas \u_Sdram_Control_2Port|control1|timer[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|timer~14_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Equal3~3 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Equal3~3_combout  = (!\u_Sdram_Control_2Port|control1|timer [2] & (!\u_Sdram_Control_2Port|control1|timer [0] & (!\u_Sdram_Control_2Port|control1|timer [3] & !\u_Sdram_Control_2Port|control1|timer [1])))

	.dataa(\u_Sdram_Control_2Port|control1|timer [2]),
	.datab(\u_Sdram_Control_2Port|control1|timer [0]),
	.datac(\u_Sdram_Control_2Port|control1|timer [3]),
	.datad(\u_Sdram_Control_2Port|control1|timer [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Equal3~3 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_2Port|control1|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Add0~8 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Add0~8_combout  = (\u_Sdram_Control_2Port|control1|timer [4] & ((GND) # (!\u_Sdram_Control_2Port|control1|Add0~7 ))) # (!\u_Sdram_Control_2Port|control1|timer [4] & (\u_Sdram_Control_2Port|control1|Add0~7  $ (GND)))
// \u_Sdram_Control_2Port|control1|Add0~9  = CARRY((\u_Sdram_Control_2Port|control1|timer [4]) # (!\u_Sdram_Control_2Port|control1|Add0~7 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|Add0~7 ),
	.combout(\u_Sdram_Control_2Port|control1|Add0~8_combout ),
	.cout(\u_Sdram_Control_2Port|control1|Add0~9 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Add0~8 .lut_mask = 16'h3CCF;
defparam \u_Sdram_Control_2Port|control1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|timer~11 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|timer~11_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & (!\u_Sdram_Control_2Port|command1|REF_ACK~q  & \u_Sdram_Control_2Port|control1|Add0~8_combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datad(\u_Sdram_Control_2Port|control1|Add0~8_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|timer~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer~11 .lut_mask = 16'h0300;
defparam \u_Sdram_Control_2Port|control1|timer~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N9
dffeas \u_Sdram_Control_2Port|control1|timer[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|timer~11_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Add0~10 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Add0~10_combout  = (\u_Sdram_Control_2Port|control1|timer [5] & (\u_Sdram_Control_2Port|control1|Add0~9  & VCC)) # (!\u_Sdram_Control_2Port|control1|timer [5] & (!\u_Sdram_Control_2Port|control1|Add0~9 ))
// \u_Sdram_Control_2Port|control1|Add0~11  = CARRY((!\u_Sdram_Control_2Port|control1|timer [5] & !\u_Sdram_Control_2Port|control1|Add0~9 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|Add0~9 ),
	.combout(\u_Sdram_Control_2Port|control1|Add0~10_combout ),
	.cout(\u_Sdram_Control_2Port|control1|Add0~11 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Add0~10 .lut_mask = 16'hC303;
defparam \u_Sdram_Control_2Port|control1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|timer~10 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|timer~10_combout  = (\u_Sdram_Control_2Port|control1|INIT_REQ~q ) # ((\u_Sdram_Control_2Port|command1|REF_ACK~q ) # (\u_Sdram_Control_2Port|control1|Add0~10_combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datad(\u_Sdram_Control_2Port|control1|Add0~10_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|timer~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer~10 .lut_mask = 16'hFFFC;
defparam \u_Sdram_Control_2Port|control1|timer~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N23
dffeas \u_Sdram_Control_2Port|control1|timer[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|timer~10_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Add0~12 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Add0~12_combout  = (\u_Sdram_Control_2Port|control1|timer [6] & ((GND) # (!\u_Sdram_Control_2Port|control1|Add0~11 ))) # (!\u_Sdram_Control_2Port|control1|timer [6] & (\u_Sdram_Control_2Port|control1|Add0~11  $ (GND)))
// \u_Sdram_Control_2Port|control1|Add0~13  = CARRY((\u_Sdram_Control_2Port|control1|timer [6]) # (!\u_Sdram_Control_2Port|control1|Add0~11 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|Add0~11 ),
	.combout(\u_Sdram_Control_2Port|control1|Add0~12_combout ),
	.cout(\u_Sdram_Control_2Port|control1|Add0~13 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Add0~12 .lut_mask = 16'h3CCF;
defparam \u_Sdram_Control_2Port|control1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|timer~9 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|timer~9_combout  = (!\u_Sdram_Control_2Port|command1|REF_ACK~q  & ((\u_Sdram_Control_2Port|control1|INIT_REQ~q ) # (\u_Sdram_Control_2Port|control1|Add0~12_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datad(\u_Sdram_Control_2Port|control1|Add0~12_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|timer~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer~9 .lut_mask = 16'h0F0C;
defparam \u_Sdram_Control_2Port|control1|timer~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N1
dffeas \u_Sdram_Control_2Port|control1|timer[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|timer~9_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Add0~16 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Add0~16_combout  = (\u_Sdram_Control_2Port|control1|timer [8] & ((GND) # (!\u_Sdram_Control_2Port|control1|Add0~15 ))) # (!\u_Sdram_Control_2Port|control1|timer [8] & (\u_Sdram_Control_2Port|control1|Add0~15  $ (GND)))
// \u_Sdram_Control_2Port|control1|Add0~17  = CARRY((\u_Sdram_Control_2Port|control1|timer [8]) # (!\u_Sdram_Control_2Port|control1|Add0~15 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|Add0~15 ),
	.combout(\u_Sdram_Control_2Port|control1|Add0~16_combout ),
	.cout(\u_Sdram_Control_2Port|control1|Add0~17 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Add0~16 .lut_mask = 16'h3CCF;
defparam \u_Sdram_Control_2Port|control1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|timer~7 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|timer~7_combout  = (\u_Sdram_Control_2Port|command1|REF_ACK~q ) # ((!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & \u_Sdram_Control_2Port|control1|Add0~16_combout ))

	.dataa(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|control1|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|timer~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer~7 .lut_mask = 16'hBABA;
defparam \u_Sdram_Control_2Port|control1|timer~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N15
dffeas \u_Sdram_Control_2Port|control1|timer[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|timer~7_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Add0~18 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Add0~18_combout  = (\u_Sdram_Control_2Port|control1|timer [9] & (\u_Sdram_Control_2Port|control1|Add0~17  & VCC)) # (!\u_Sdram_Control_2Port|control1|timer [9] & (!\u_Sdram_Control_2Port|control1|Add0~17 ))
// \u_Sdram_Control_2Port|control1|Add0~19  = CARRY((!\u_Sdram_Control_2Port|control1|timer [9] & !\u_Sdram_Control_2Port|control1|Add0~17 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|timer [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|Add0~17 ),
	.combout(\u_Sdram_Control_2Port|control1|Add0~18_combout ),
	.cout(\u_Sdram_Control_2Port|control1|Add0~19 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Add0~18 .lut_mask = 16'hC303;
defparam \u_Sdram_Control_2Port|control1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|timer~6 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|timer~6_combout  = (\u_Sdram_Control_2Port|command1|REF_ACK~q ) # ((!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & \u_Sdram_Control_2Port|control1|Add0~18_combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datad(\u_Sdram_Control_2Port|control1|Add0~18_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|timer~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer~6 .lut_mask = 16'hF3F0;
defparam \u_Sdram_Control_2Port|control1|timer~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N17
dffeas \u_Sdram_Control_2Port|control1|timer[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|timer~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Add0~20 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Add0~20_combout  = (\u_Sdram_Control_2Port|control1|timer [10] & ((GND) # (!\u_Sdram_Control_2Port|control1|Add0~19 ))) # (!\u_Sdram_Control_2Port|control1|timer [10] & (\u_Sdram_Control_2Port|control1|Add0~19  $ (GND)))
// \u_Sdram_Control_2Port|control1|Add0~21  = CARRY((\u_Sdram_Control_2Port|control1|timer [10]) # (!\u_Sdram_Control_2Port|control1|Add0~19 ))

	.dataa(\u_Sdram_Control_2Port|control1|timer [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|Add0~19 ),
	.combout(\u_Sdram_Control_2Port|control1|Add0~20_combout ),
	.cout(\u_Sdram_Control_2Port|control1|Add0~21 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Add0~20 .lut_mask = 16'h5AAF;
defparam \u_Sdram_Control_2Port|control1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Add0~22 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Add0~22_combout  = (\u_Sdram_Control_2Port|control1|timer [11] & (\u_Sdram_Control_2Port|control1|Add0~21  & VCC)) # (!\u_Sdram_Control_2Port|control1|timer [11] & (!\u_Sdram_Control_2Port|control1|Add0~21 ))
// \u_Sdram_Control_2Port|control1|Add0~23  = CARRY((!\u_Sdram_Control_2Port|control1|timer [11] & !\u_Sdram_Control_2Port|control1|Add0~21 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|timer [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|Add0~21 ),
	.combout(\u_Sdram_Control_2Port|control1|Add0~22_combout ),
	.cout(\u_Sdram_Control_2Port|control1|Add0~23 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Add0~22 .lut_mask = 16'hC303;
defparam \u_Sdram_Control_2Port|control1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|timer~4 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|timer~4_combout  = (!\u_Sdram_Control_2Port|command1|REF_ACK~q  & ((\u_Sdram_Control_2Port|control1|INIT_REQ~q ) # (\u_Sdram_Control_2Port|control1|Add0~22_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datad(\u_Sdram_Control_2Port|control1|Add0~22_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|timer~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer~4 .lut_mask = 16'h0F0C;
defparam \u_Sdram_Control_2Port|control1|timer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N25
dffeas \u_Sdram_Control_2Port|control1|timer[11] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|timer~4_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Add0~24 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Add0~24_combout  = (\u_Sdram_Control_2Port|control1|timer [12] & ((GND) # (!\u_Sdram_Control_2Port|control1|Add0~23 ))) # (!\u_Sdram_Control_2Port|control1|timer [12] & (\u_Sdram_Control_2Port|control1|Add0~23  $ (GND)))
// \u_Sdram_Control_2Port|control1|Add0~25  = CARRY((\u_Sdram_Control_2Port|control1|timer [12]) # (!\u_Sdram_Control_2Port|control1|Add0~23 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|timer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|Add0~23 ),
	.combout(\u_Sdram_Control_2Port|control1|Add0~24_combout ),
	.cout(\u_Sdram_Control_2Port|control1|Add0~25 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Add0~24 .lut_mask = 16'h3CCF;
defparam \u_Sdram_Control_2Port|control1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|timer~3 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|timer~3_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & (!\u_Sdram_Control_2Port|command1|REF_ACK~q  & \u_Sdram_Control_2Port|control1|Add0~24_combout ))

	.dataa(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datad(\u_Sdram_Control_2Port|control1|Add0~24_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|timer~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer~3 .lut_mask = 16'h0500;
defparam \u_Sdram_Control_2Port|control1|timer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N7
dffeas \u_Sdram_Control_2Port|control1|timer[12] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|timer~3_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer[12] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Add0~26 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Add0~26_combout  = (\u_Sdram_Control_2Port|control1|timer [13] & (\u_Sdram_Control_2Port|control1|Add0~25  & VCC)) # (!\u_Sdram_Control_2Port|control1|timer [13] & (!\u_Sdram_Control_2Port|control1|Add0~25 ))
// \u_Sdram_Control_2Port|control1|Add0~27  = CARRY((!\u_Sdram_Control_2Port|control1|timer [13] & !\u_Sdram_Control_2Port|control1|Add0~25 ))

	.dataa(\u_Sdram_Control_2Port|control1|timer [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|Add0~25 ),
	.combout(\u_Sdram_Control_2Port|control1|Add0~26_combout ),
	.cout(\u_Sdram_Control_2Port|control1|Add0~27 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Add0~26 .lut_mask = 16'hA505;
defparam \u_Sdram_Control_2Port|control1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Add0~28 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Add0~28_combout  = (\u_Sdram_Control_2Port|control1|timer [14] & ((GND) # (!\u_Sdram_Control_2Port|control1|Add0~27 ))) # (!\u_Sdram_Control_2Port|control1|timer [14] & (\u_Sdram_Control_2Port|control1|Add0~27  $ (GND)))
// \u_Sdram_Control_2Port|control1|Add0~29  = CARRY((\u_Sdram_Control_2Port|control1|timer [14]) # (!\u_Sdram_Control_2Port|control1|Add0~27 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|timer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|control1|Add0~27 ),
	.combout(\u_Sdram_Control_2Port|control1|Add0~28_combout ),
	.cout(\u_Sdram_Control_2Port|control1|Add0~29 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Add0~28 .lut_mask = 16'h3CCF;
defparam \u_Sdram_Control_2Port|control1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|timer~1 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|timer~1_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & (!\u_Sdram_Control_2Port|command1|REF_ACK~q  & \u_Sdram_Control_2Port|control1|Add0~28_combout ))

	.dataa(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datad(\u_Sdram_Control_2Port|control1|Add0~28_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|timer~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer~1 .lut_mask = 16'h0500;
defparam \u_Sdram_Control_2Port|control1|timer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N23
dffeas \u_Sdram_Control_2Port|control1|timer[14] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|timer~1_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer[14] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Add0~30 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Add0~30_combout  = \u_Sdram_Control_2Port|control1|Add0~29  $ (!\u_Sdram_Control_2Port|control1|timer [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|control1|timer [15]),
	.cin(\u_Sdram_Control_2Port|control1|Add0~29 ),
	.combout(\u_Sdram_Control_2Port|control1|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Add0~30 .lut_mask = 16'hF00F;
defparam \u_Sdram_Control_2Port|control1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|timer~0 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|timer~0_combout  = (!\u_Sdram_Control_2Port|command1|REF_ACK~q  & (\u_Sdram_Control_2Port|control1|Add0~30_combout  & !\u_Sdram_Control_2Port|control1|INIT_REQ~q ))

	.dataa(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|control1|Add0~30_combout ),
	.datad(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|timer~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer~0 .lut_mask = 16'h0050;
defparam \u_Sdram_Control_2Port|control1|timer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N25
dffeas \u_Sdram_Control_2Port|control1|timer[15] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|timer~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer[15] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|timer~2 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|timer~2_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & (!\u_Sdram_Control_2Port|command1|REF_ACK~q  & \u_Sdram_Control_2Port|control1|Add0~26_combout ))

	.dataa(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datad(\u_Sdram_Control_2Port|control1|Add0~26_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|timer~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer~2 .lut_mask = 16'h0500;
defparam \u_Sdram_Control_2Port|control1|timer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N17
dffeas \u_Sdram_Control_2Port|control1|timer[13] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|timer~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer[13] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Equal3~0 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Equal3~0_combout  = (!\u_Sdram_Control_2Port|control1|timer [12] & (!\u_Sdram_Control_2Port|control1|timer [15] & (!\u_Sdram_Control_2Port|control1|timer [14] & !\u_Sdram_Control_2Port|control1|timer [13])))

	.dataa(\u_Sdram_Control_2Port|control1|timer [12]),
	.datab(\u_Sdram_Control_2Port|control1|timer [15]),
	.datac(\u_Sdram_Control_2Port|control1|timer [14]),
	.datad(\u_Sdram_Control_2Port|control1|timer [13]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Equal3~0 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_2Port|control1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|timer~5 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|timer~5_combout  = (\u_Sdram_Control_2Port|command1|REF_ACK~q ) # ((!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & \u_Sdram_Control_2Port|control1|Add0~20_combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datad(\u_Sdram_Control_2Port|control1|Add0~20_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|timer~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer~5 .lut_mask = 16'hF3F0;
defparam \u_Sdram_Control_2Port|control1|timer~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N3
dffeas \u_Sdram_Control_2Port|control1|timer[10] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|timer~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|timer[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Equal3~1 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Equal3~1_combout  = (!\u_Sdram_Control_2Port|control1|timer [11] & (!\u_Sdram_Control_2Port|control1|timer [10] & (!\u_Sdram_Control_2Port|control1|timer [8] & !\u_Sdram_Control_2Port|control1|timer [9])))

	.dataa(\u_Sdram_Control_2Port|control1|timer [11]),
	.datab(\u_Sdram_Control_2Port|control1|timer [10]),
	.datac(\u_Sdram_Control_2Port|control1|timer [8]),
	.datad(\u_Sdram_Control_2Port|control1|timer [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Equal3~1 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_2Port|control1|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Equal3~4 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Equal3~4_combout  = (\u_Sdram_Control_2Port|control1|Equal3~2_combout  & (\u_Sdram_Control_2Port|control1|Equal3~3_combout  & (\u_Sdram_Control_2Port|control1|Equal3~0_combout  & 
// \u_Sdram_Control_2Port|control1|Equal3~1_combout )))

	.dataa(\u_Sdram_Control_2Port|control1|Equal3~2_combout ),
	.datab(\u_Sdram_Control_2Port|control1|Equal3~3_combout ),
	.datac(\u_Sdram_Control_2Port|control1|Equal3~0_combout ),
	.datad(\u_Sdram_Control_2Port|control1|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Equal3~4 .lut_mask = 16'h8000;
defparam \u_Sdram_Control_2Port|control1|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|REF_REQ~0 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|REF_REQ~0_combout  = (\u_Sdram_Control_2Port|control1|Equal3~4_combout ) # ((!\u_Sdram_Control_2Port|command1|REF_ACK~q  & (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & \u_Sdram_Control_2Port|control1|REF_REQ~q )))

	.dataa(\u_Sdram_Control_2Port|command1|REF_ACK~q ),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|control1|REF_REQ~q ),
	.datad(\u_Sdram_Control_2Port|control1|Equal3~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|REF_REQ~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|REF_REQ~0 .lut_mask = 16'hFF10;
defparam \u_Sdram_Control_2Port|control1|REF_REQ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N27
dffeas \u_Sdram_Control_2Port|control1|REF_REQ (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|REF_REQ~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|REF_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|REF_REQ .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|REF_REQ .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N29
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N6
cycloneive_lcell_comb \u_lcd_driver|vcnt[0]~11 (
// Equation(s):
// \u_lcd_driver|vcnt[0]~11_combout  = \u_lcd_driver|vcnt [0] $ (VCC)
// \u_lcd_driver|vcnt[0]~12  = CARRY(\u_lcd_driver|vcnt [0])

	.dataa(\u_lcd_driver|vcnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_lcd_driver|vcnt[0]~11_combout ),
	.cout(\u_lcd_driver|vcnt[0]~12 ));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[0]~11 .lut_mask = 16'h55AA;
defparam \u_lcd_driver|vcnt[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneive_lcell_comb \u_lcd_driver|vcnt[1]~13 (
// Equation(s):
// \u_lcd_driver|vcnt[1]~13_combout  = (\u_lcd_driver|vcnt [1] & (!\u_lcd_driver|vcnt[0]~12 )) # (!\u_lcd_driver|vcnt [1] & ((\u_lcd_driver|vcnt[0]~12 ) # (GND)))
// \u_lcd_driver|vcnt[1]~14  = CARRY((!\u_lcd_driver|vcnt[0]~12 ) # (!\u_lcd_driver|vcnt [1]))

	.dataa(gnd),
	.datab(\u_lcd_driver|vcnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|vcnt[0]~12 ),
	.combout(\u_lcd_driver|vcnt[1]~13_combout ),
	.cout(\u_lcd_driver|vcnt[1]~14 ));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[1]~13 .lut_mask = 16'h3C3F;
defparam \u_lcd_driver|vcnt[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneive_lcell_comb \u_lcd_driver|vcnt[2]~15 (
// Equation(s):
// \u_lcd_driver|vcnt[2]~15_combout  = (\u_lcd_driver|vcnt [2] & (\u_lcd_driver|vcnt[1]~14  $ (GND))) # (!\u_lcd_driver|vcnt [2] & (!\u_lcd_driver|vcnt[1]~14  & VCC))
// \u_lcd_driver|vcnt[2]~16  = CARRY((\u_lcd_driver|vcnt [2] & !\u_lcd_driver|vcnt[1]~14 ))

	.dataa(\u_lcd_driver|vcnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|vcnt[1]~14 ),
	.combout(\u_lcd_driver|vcnt[2]~15_combout ),
	.cout(\u_lcd_driver|vcnt[2]~16 ));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[2]~15 .lut_mask = 16'hA50A;
defparam \u_lcd_driver|vcnt[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N8
cycloneive_lcell_comb \u_lcd_driver|hcnt[0]~11 (
// Equation(s):
// \u_lcd_driver|hcnt[0]~11_combout  = \u_lcd_driver|hcnt [0] $ (VCC)
// \u_lcd_driver|hcnt[0]~12  = CARRY(\u_lcd_driver|hcnt [0])

	.dataa(gnd),
	.datab(\u_lcd_driver|hcnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_lcd_driver|hcnt[0]~11_combout ),
	.cout(\u_lcd_driver|hcnt[0]~12 ));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[0]~11 .lut_mask = 16'h33CC;
defparam \u_lcd_driver|hcnt[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N4
cycloneive_lcell_comb \u_lcd_driver|Equal0~2 (
// Equation(s):
// \u_lcd_driver|Equal0~2_combout  = (\u_lcd_driver|Equal0~1_combout  & \u_lcd_driver|hcnt [4])

	.dataa(\u_lcd_driver|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_lcd_driver|hcnt [4]),
	.cin(gnd),
	.combout(\u_lcd_driver|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|Equal0~2 .lut_mask = 16'hAA00;
defparam \u_lcd_driver|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N26
cycloneive_lcell_comb \u_lcd_driver|hcnt[9]~29 (
// Equation(s):
// \u_lcd_driver|hcnt[9]~29_combout  = (\u_lcd_driver|hcnt [9] & (!\u_lcd_driver|hcnt[8]~28 )) # (!\u_lcd_driver|hcnt [9] & ((\u_lcd_driver|hcnt[8]~28 ) # (GND)))
// \u_lcd_driver|hcnt[9]~30  = CARRY((!\u_lcd_driver|hcnt[8]~28 ) # (!\u_lcd_driver|hcnt [9]))

	.dataa(\u_lcd_driver|hcnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|hcnt[8]~28 ),
	.combout(\u_lcd_driver|hcnt[9]~29_combout ),
	.cout(\u_lcd_driver|hcnt[9]~30 ));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[9]~29 .lut_mask = 16'h5A5F;
defparam \u_lcd_driver|hcnt[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y14_N27
dffeas \u_lcd_driver|hcnt[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|hcnt[9]~29_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|hcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[9] .is_wysiwyg = "true";
defparam \u_lcd_driver|hcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N2
cycloneive_lcell_comb \u_lcd_driver|Equal0~3 (
// Equation(s):
// \u_lcd_driver|Equal0~3_combout  = (\u_lcd_driver|hcnt [9] & \u_lcd_driver|hcnt [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_lcd_driver|hcnt [9]),
	.datad(\u_lcd_driver|hcnt [8]),
	.cin(gnd),
	.combout(\u_lcd_driver|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|Equal0~3 .lut_mask = 16'hF000;
defparam \u_lcd_driver|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N16
cycloneive_lcell_comb \u_lcd_driver|LessThan0~0 (
// Equation(s):
// \u_lcd_driver|LessThan0~0_combout  = (\u_lcd_driver|hcnt [10]) # ((\u_lcd_driver|Equal0~3_combout  & ((\u_lcd_driver|Equal0~2_combout ) # (!\u_lcd_driver|Equal0~0_combout ))))

	.dataa(\u_lcd_driver|Equal0~0_combout ),
	.datab(\u_lcd_driver|hcnt [10]),
	.datac(\u_lcd_driver|Equal0~2_combout ),
	.datad(\u_lcd_driver|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|LessThan0~0 .lut_mask = 16'hFDCC;
defparam \u_lcd_driver|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N9
dffeas \u_lcd_driver|hcnt[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|hcnt[0]~11_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|hcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[0] .is_wysiwyg = "true";
defparam \u_lcd_driver|hcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N10
cycloneive_lcell_comb \u_lcd_driver|hcnt[1]~13 (
// Equation(s):
// \u_lcd_driver|hcnt[1]~13_combout  = (\u_lcd_driver|hcnt [1] & (!\u_lcd_driver|hcnt[0]~12 )) # (!\u_lcd_driver|hcnt [1] & ((\u_lcd_driver|hcnt[0]~12 ) # (GND)))
// \u_lcd_driver|hcnt[1]~14  = CARRY((!\u_lcd_driver|hcnt[0]~12 ) # (!\u_lcd_driver|hcnt [1]))

	.dataa(\u_lcd_driver|hcnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|hcnt[0]~12 ),
	.combout(\u_lcd_driver|hcnt[1]~13_combout ),
	.cout(\u_lcd_driver|hcnt[1]~14 ));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[1]~13 .lut_mask = 16'h5A5F;
defparam \u_lcd_driver|hcnt[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N14
cycloneive_lcell_comb \u_lcd_driver|hcnt[3]~17 (
// Equation(s):
// \u_lcd_driver|hcnt[3]~17_combout  = (\u_lcd_driver|hcnt [3] & (!\u_lcd_driver|hcnt[2]~16 )) # (!\u_lcd_driver|hcnt [3] & ((\u_lcd_driver|hcnt[2]~16 ) # (GND)))
// \u_lcd_driver|hcnt[3]~18  = CARRY((!\u_lcd_driver|hcnt[2]~16 ) # (!\u_lcd_driver|hcnt [3]))

	.dataa(gnd),
	.datab(\u_lcd_driver|hcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|hcnt[2]~16 ),
	.combout(\u_lcd_driver|hcnt[3]~17_combout ),
	.cout(\u_lcd_driver|hcnt[3]~18 ));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[3]~17 .lut_mask = 16'h3C3F;
defparam \u_lcd_driver|hcnt[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y14_N15
dffeas \u_lcd_driver|hcnt[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|hcnt[3]~17_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|hcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[3] .is_wysiwyg = "true";
defparam \u_lcd_driver|hcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N16
cycloneive_lcell_comb \u_lcd_driver|hcnt[4]~19 (
// Equation(s):
// \u_lcd_driver|hcnt[4]~19_combout  = (\u_lcd_driver|hcnt [4] & (\u_lcd_driver|hcnt[3]~18  $ (GND))) # (!\u_lcd_driver|hcnt [4] & (!\u_lcd_driver|hcnt[3]~18  & VCC))
// \u_lcd_driver|hcnt[4]~20  = CARRY((\u_lcd_driver|hcnt [4] & !\u_lcd_driver|hcnt[3]~18 ))

	.dataa(gnd),
	.datab(\u_lcd_driver|hcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|hcnt[3]~18 ),
	.combout(\u_lcd_driver|hcnt[4]~19_combout ),
	.cout(\u_lcd_driver|hcnt[4]~20 ));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[4]~19 .lut_mask = 16'hC30C;
defparam \u_lcd_driver|hcnt[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y14_N17
dffeas \u_lcd_driver|hcnt[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|hcnt[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|hcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[4] .is_wysiwyg = "true";
defparam \u_lcd_driver|hcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N18
cycloneive_lcell_comb \u_lcd_driver|hcnt[5]~21 (
// Equation(s):
// \u_lcd_driver|hcnt[5]~21_combout  = (\u_lcd_driver|hcnt [5] & (!\u_lcd_driver|hcnt[4]~20 )) # (!\u_lcd_driver|hcnt [5] & ((\u_lcd_driver|hcnt[4]~20 ) # (GND)))
// \u_lcd_driver|hcnt[5]~22  = CARRY((!\u_lcd_driver|hcnt[4]~20 ) # (!\u_lcd_driver|hcnt [5]))

	.dataa(gnd),
	.datab(\u_lcd_driver|hcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|hcnt[4]~20 ),
	.combout(\u_lcd_driver|hcnt[5]~21_combout ),
	.cout(\u_lcd_driver|hcnt[5]~22 ));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[5]~21 .lut_mask = 16'h3C3F;
defparam \u_lcd_driver|hcnt[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y14_N19
dffeas \u_lcd_driver|hcnt[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|hcnt[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|hcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[5] .is_wysiwyg = "true";
defparam \u_lcd_driver|hcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N20
cycloneive_lcell_comb \u_lcd_driver|hcnt[6]~23 (
// Equation(s):
// \u_lcd_driver|hcnt[6]~23_combout  = (\u_lcd_driver|hcnt [6] & (\u_lcd_driver|hcnt[5]~22  $ (GND))) # (!\u_lcd_driver|hcnt [6] & (!\u_lcd_driver|hcnt[5]~22  & VCC))
// \u_lcd_driver|hcnt[6]~24  = CARRY((\u_lcd_driver|hcnt [6] & !\u_lcd_driver|hcnt[5]~22 ))

	.dataa(gnd),
	.datab(\u_lcd_driver|hcnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|hcnt[5]~22 ),
	.combout(\u_lcd_driver|hcnt[6]~23_combout ),
	.cout(\u_lcd_driver|hcnt[6]~24 ));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[6]~23 .lut_mask = 16'hC30C;
defparam \u_lcd_driver|hcnt[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y14_N21
dffeas \u_lcd_driver|hcnt[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|hcnt[6]~23_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|hcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[6] .is_wysiwyg = "true";
defparam \u_lcd_driver|hcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N22
cycloneive_lcell_comb \u_lcd_driver|hcnt[7]~25 (
// Equation(s):
// \u_lcd_driver|hcnt[7]~25_combout  = (\u_lcd_driver|hcnt [7] & (!\u_lcd_driver|hcnt[6]~24 )) # (!\u_lcd_driver|hcnt [7] & ((\u_lcd_driver|hcnt[6]~24 ) # (GND)))
// \u_lcd_driver|hcnt[7]~26  = CARRY((!\u_lcd_driver|hcnt[6]~24 ) # (!\u_lcd_driver|hcnt [7]))

	.dataa(\u_lcd_driver|hcnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|hcnt[6]~24 ),
	.combout(\u_lcd_driver|hcnt[7]~25_combout ),
	.cout(\u_lcd_driver|hcnt[7]~26 ));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[7]~25 .lut_mask = 16'h5A5F;
defparam \u_lcd_driver|hcnt[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N24
cycloneive_lcell_comb \u_lcd_driver|hcnt[8]~27 (
// Equation(s):
// \u_lcd_driver|hcnt[8]~27_combout  = (\u_lcd_driver|hcnt [8] & (\u_lcd_driver|hcnt[7]~26  $ (GND))) # (!\u_lcd_driver|hcnt [8] & (!\u_lcd_driver|hcnt[7]~26  & VCC))
// \u_lcd_driver|hcnt[8]~28  = CARRY((\u_lcd_driver|hcnt [8] & !\u_lcd_driver|hcnt[7]~26 ))

	.dataa(gnd),
	.datab(\u_lcd_driver|hcnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|hcnt[7]~26 ),
	.combout(\u_lcd_driver|hcnt[8]~27_combout ),
	.cout(\u_lcd_driver|hcnt[8]~28 ));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[8]~27 .lut_mask = 16'hC30C;
defparam \u_lcd_driver|hcnt[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y14_N25
dffeas \u_lcd_driver|hcnt[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|hcnt[8]~27_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|hcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[8] .is_wysiwyg = "true";
defparam \u_lcd_driver|hcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N28
cycloneive_lcell_comb \u_lcd_driver|hcnt[10]~31 (
// Equation(s):
// \u_lcd_driver|hcnt[10]~31_combout  = \u_lcd_driver|hcnt[9]~30  $ (!\u_lcd_driver|hcnt [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_lcd_driver|hcnt [10]),
	.cin(\u_lcd_driver|hcnt[9]~30 ),
	.combout(\u_lcd_driver|hcnt[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|hcnt[10]~31 .lut_mask = 16'hF00F;
defparam \u_lcd_driver|hcnt[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y14_N29
dffeas \u_lcd_driver|hcnt[10] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|hcnt[10]~31_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|hcnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[10] .is_wysiwyg = "true";
defparam \u_lcd_driver|hcnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneive_lcell_comb \u_lcd_driver|Equal0~4 (
// Equation(s):
// \u_lcd_driver|Equal0~4_combout  = (\u_lcd_driver|Equal0~0_combout  & (!\u_lcd_driver|hcnt [10] & (\u_lcd_driver|Equal0~2_combout  & \u_lcd_driver|Equal0~3_combout )))

	.dataa(\u_lcd_driver|Equal0~0_combout ),
	.datab(\u_lcd_driver|hcnt [10]),
	.datac(\u_lcd_driver|Equal0~2_combout ),
	.datad(\u_lcd_driver|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|Equal0~4 .lut_mask = 16'h2000;
defparam \u_lcd_driver|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N11
dffeas \u_lcd_driver|vcnt[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|vcnt[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\u_lcd_driver|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|vcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[2] .is_wysiwyg = "true";
defparam \u_lcd_driver|vcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N0
cycloneive_lcell_comb \u_lcd_driver|LessThan2~1 (
// Equation(s):
// \u_lcd_driver|LessThan2~1_combout  = (!\u_lcd_driver|vcnt [4] & ((!\u_lcd_driver|vcnt [2]) # (!\u_lcd_driver|vcnt [3])))

	.dataa(\u_lcd_driver|vcnt [3]),
	.datab(gnd),
	.datac(\u_lcd_driver|vcnt [4]),
	.datad(\u_lcd_driver|vcnt [2]),
	.cin(gnd),
	.combout(\u_lcd_driver|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|LessThan2~1 .lut_mask = 16'h050F;
defparam \u_lcd_driver|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneive_lcell_comb \u_lcd_driver|vcnt[7]~25 (
// Equation(s):
// \u_lcd_driver|vcnt[7]~25_combout  = (\u_lcd_driver|vcnt [7] & (!\u_lcd_driver|vcnt[6]~24 )) # (!\u_lcd_driver|vcnt [7] & ((\u_lcd_driver|vcnt[6]~24 ) # (GND)))
// \u_lcd_driver|vcnt[7]~26  = CARRY((!\u_lcd_driver|vcnt[6]~24 ) # (!\u_lcd_driver|vcnt [7]))

	.dataa(gnd),
	.datab(\u_lcd_driver|vcnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|vcnt[6]~24 ),
	.combout(\u_lcd_driver|vcnt[7]~25_combout ),
	.cout(\u_lcd_driver|vcnt[7]~26 ));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[7]~25 .lut_mask = 16'h3C3F;
defparam \u_lcd_driver|vcnt[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneive_lcell_comb \u_lcd_driver|vcnt[8]~27 (
// Equation(s):
// \u_lcd_driver|vcnt[8]~27_combout  = (\u_lcd_driver|vcnt [8] & (\u_lcd_driver|vcnt[7]~26  $ (GND))) # (!\u_lcd_driver|vcnt [8] & (!\u_lcd_driver|vcnt[7]~26  & VCC))
// \u_lcd_driver|vcnt[8]~28  = CARRY((\u_lcd_driver|vcnt [8] & !\u_lcd_driver|vcnt[7]~26 ))

	.dataa(\u_lcd_driver|vcnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|vcnt[7]~26 ),
	.combout(\u_lcd_driver|vcnt[8]~27_combout ),
	.cout(\u_lcd_driver|vcnt[8]~28 ));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[8]~27 .lut_mask = 16'hA50A;
defparam \u_lcd_driver|vcnt[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneive_lcell_comb \u_lcd_driver|vcnt[9]~29 (
// Equation(s):
// \u_lcd_driver|vcnt[9]~29_combout  = (\u_lcd_driver|vcnt [9] & (!\u_lcd_driver|vcnt[8]~28 )) # (!\u_lcd_driver|vcnt [9] & ((\u_lcd_driver|vcnt[8]~28 ) # (GND)))
// \u_lcd_driver|vcnt[9]~30  = CARRY((!\u_lcd_driver|vcnt[8]~28 ) # (!\u_lcd_driver|vcnt [9]))

	.dataa(\u_lcd_driver|vcnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|vcnt[8]~28 ),
	.combout(\u_lcd_driver|vcnt[9]~29_combout ),
	.cout(\u_lcd_driver|vcnt[9]~30 ));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[9]~29 .lut_mask = 16'h5A5F;
defparam \u_lcd_driver|vcnt[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N26
cycloneive_lcell_comb \u_lcd_driver|vcnt[10]~31 (
// Equation(s):
// \u_lcd_driver|vcnt[10]~31_combout  = \u_lcd_driver|vcnt [10] $ (!\u_lcd_driver|vcnt[9]~30 )

	.dataa(\u_lcd_driver|vcnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_lcd_driver|vcnt[9]~30 ),
	.combout(\u_lcd_driver|vcnt[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|vcnt[10]~31 .lut_mask = 16'hA5A5;
defparam \u_lcd_driver|vcnt[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y14_N27
dffeas \u_lcd_driver|vcnt[10] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|vcnt[10]~31_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\u_lcd_driver|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|vcnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[10] .is_wysiwyg = "true";
defparam \u_lcd_driver|vcnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N23
dffeas \u_lcd_driver|vcnt[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|vcnt[8]~27_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\u_lcd_driver|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|vcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[8] .is_wysiwyg = "true";
defparam \u_lcd_driver|vcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N6
cycloneive_lcell_comb \u_lcd_driver|LessThan2~0 (
// Equation(s):
// \u_lcd_driver|LessThan2~0_combout  = (!\u_lcd_driver|vcnt [6] & (!\u_lcd_driver|vcnt [7] & (!\u_lcd_driver|vcnt [5] & !\u_lcd_driver|vcnt [8])))

	.dataa(\u_lcd_driver|vcnt [6]),
	.datab(\u_lcd_driver|vcnt [7]),
	.datac(\u_lcd_driver|vcnt [5]),
	.datad(\u_lcd_driver|vcnt [8]),
	.cin(gnd),
	.combout(\u_lcd_driver|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|LessThan2~0 .lut_mask = 16'h0001;
defparam \u_lcd_driver|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N30
cycloneive_lcell_comb \u_lcd_driver|LessThan2~2 (
// Equation(s):
// \u_lcd_driver|LessThan2~2_combout  = (\u_lcd_driver|vcnt [10]) # ((\u_lcd_driver|vcnt [9] & ((!\u_lcd_driver|LessThan2~0_combout ) # (!\u_lcd_driver|LessThan2~1_combout ))))

	.dataa(\u_lcd_driver|vcnt [9]),
	.datab(\u_lcd_driver|LessThan2~1_combout ),
	.datac(\u_lcd_driver|vcnt [10]),
	.datad(\u_lcd_driver|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|LessThan2~2 .lut_mask = 16'hF2FA;
defparam \u_lcd_driver|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N9
dffeas \u_lcd_driver|vcnt[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|vcnt[1]~13_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\u_lcd_driver|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|vcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[1] .is_wysiwyg = "true";
defparam \u_lcd_driver|vcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneive_lcell_comb \u_lcd_driver|vcnt[4]~19 (
// Equation(s):
// \u_lcd_driver|vcnt[4]~19_combout  = (\u_lcd_driver|vcnt [4] & (\u_lcd_driver|vcnt[3]~18  $ (GND))) # (!\u_lcd_driver|vcnt [4] & (!\u_lcd_driver|vcnt[3]~18  & VCC))
// \u_lcd_driver|vcnt[4]~20  = CARRY((\u_lcd_driver|vcnt [4] & !\u_lcd_driver|vcnt[3]~18 ))

	.dataa(gnd),
	.datab(\u_lcd_driver|vcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|vcnt[3]~18 ),
	.combout(\u_lcd_driver|vcnt[4]~19_combout ),
	.cout(\u_lcd_driver|vcnt[4]~20 ));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[4]~19 .lut_mask = 16'hC30C;
defparam \u_lcd_driver|vcnt[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y14_N15
dffeas \u_lcd_driver|vcnt[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|vcnt[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\u_lcd_driver|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|vcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[4] .is_wysiwyg = "true";
defparam \u_lcd_driver|vcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneive_lcell_comb \u_lcd_driver|vcnt[5]~21 (
// Equation(s):
// \u_lcd_driver|vcnt[5]~21_combout  = (\u_lcd_driver|vcnt [5] & (!\u_lcd_driver|vcnt[4]~20 )) # (!\u_lcd_driver|vcnt [5] & ((\u_lcd_driver|vcnt[4]~20 ) # (GND)))
// \u_lcd_driver|vcnt[5]~22  = CARRY((!\u_lcd_driver|vcnt[4]~20 ) # (!\u_lcd_driver|vcnt [5]))

	.dataa(gnd),
	.datab(\u_lcd_driver|vcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|vcnt[4]~20 ),
	.combout(\u_lcd_driver|vcnt[5]~21_combout ),
	.cout(\u_lcd_driver|vcnt[5]~22 ));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[5]~21 .lut_mask = 16'h3C3F;
defparam \u_lcd_driver|vcnt[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y14_N17
dffeas \u_lcd_driver|vcnt[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|vcnt[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\u_lcd_driver|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|vcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[5] .is_wysiwyg = "true";
defparam \u_lcd_driver|vcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneive_lcell_comb \u_lcd_driver|vcnt[6]~23 (
// Equation(s):
// \u_lcd_driver|vcnt[6]~23_combout  = (\u_lcd_driver|vcnt [6] & (\u_lcd_driver|vcnt[5]~22  $ (GND))) # (!\u_lcd_driver|vcnt [6] & (!\u_lcd_driver|vcnt[5]~22  & VCC))
// \u_lcd_driver|vcnt[6]~24  = CARRY((\u_lcd_driver|vcnt [6] & !\u_lcd_driver|vcnt[5]~22 ))

	.dataa(gnd),
	.datab(\u_lcd_driver|vcnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_lcd_driver|vcnt[5]~22 ),
	.combout(\u_lcd_driver|vcnt[6]~23_combout ),
	.cout(\u_lcd_driver|vcnt[6]~24 ));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[6]~23 .lut_mask = 16'hC30C;
defparam \u_lcd_driver|vcnt[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y14_N19
dffeas \u_lcd_driver|vcnt[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|vcnt[6]~23_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\u_lcd_driver|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|vcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[6] .is_wysiwyg = "true";
defparam \u_lcd_driver|vcnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N21
dffeas \u_lcd_driver|vcnt[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|vcnt[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\u_lcd_driver|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|vcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[7] .is_wysiwyg = "true";
defparam \u_lcd_driver|vcnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N25
dffeas \u_lcd_driver|vcnt[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|vcnt[9]~29_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\u_lcd_driver|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|vcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[9] .is_wysiwyg = "true";
defparam \u_lcd_driver|vcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N20
cycloneive_lcell_comb \u_lcd_driver|lcd_en~3 (
// Equation(s):
// \u_lcd_driver|lcd_en~3_combout  = (!\u_lcd_driver|vcnt [6] & (!\u_lcd_driver|vcnt [7] & (!\u_lcd_driver|vcnt [9] & !\u_lcd_driver|vcnt [8])))

	.dataa(\u_lcd_driver|vcnt [6]),
	.datab(\u_lcd_driver|vcnt [7]),
	.datac(\u_lcd_driver|vcnt [9]),
	.datad(\u_lcd_driver|vcnt [8]),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_en~3 .lut_mask = 16'h0001;
defparam \u_lcd_driver|lcd_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N7
dffeas \u_lcd_driver|vcnt[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|vcnt[0]~11_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\u_lcd_driver|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|vcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|vcnt[0] .is_wysiwyg = "true";
defparam \u_lcd_driver|vcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N2
cycloneive_lcell_comb \u_lcd_driver|lcd_en~1 (
// Equation(s):
// \u_lcd_driver|lcd_en~1_combout  = (\u_lcd_driver|vcnt [1] & \u_lcd_driver|vcnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_lcd_driver|vcnt [1]),
	.datad(\u_lcd_driver|vcnt [0]),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_en~1 .lut_mask = 16'hF000;
defparam \u_lcd_driver|lcd_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N4
cycloneive_lcell_comb \u_lcd_driver|lcd_en~2 (
// Equation(s):
// \u_lcd_driver|lcd_en~2_combout  = (!\u_lcd_driver|vcnt [3] & (!\u_lcd_driver|lcd_en~1_combout  & (!\u_lcd_driver|vcnt [4] & !\u_lcd_driver|vcnt [2])))

	.dataa(\u_lcd_driver|vcnt [3]),
	.datab(\u_lcd_driver|lcd_en~1_combout ),
	.datac(\u_lcd_driver|vcnt [4]),
	.datad(\u_lcd_driver|vcnt [2]),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_en~2 .lut_mask = 16'h0001;
defparam \u_lcd_driver|lcd_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneive_lcell_comb \u_lcd_driver|lcd_en~4 (
// Equation(s):
// \u_lcd_driver|lcd_en~4_combout  = (\u_lcd_driver|lcd_en~0_combout  & ((\u_lcd_driver|lcd_en~2_combout  & (!\u_lcd_driver|lcd_en~3_combout )) # (!\u_lcd_driver|lcd_en~2_combout  & ((!\u_lcd_driver|LessThan2~0_combout )))))

	.dataa(\u_lcd_driver|lcd_en~0_combout ),
	.datab(\u_lcd_driver|lcd_en~3_combout ),
	.datac(\u_lcd_driver|lcd_en~2_combout ),
	.datad(\u_lcd_driver|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_en~4 .lut_mask = 16'h202A;
defparam \u_lcd_driver|lcd_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N11
dffeas \u_lcd_driver|hcnt[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|hcnt[1]~13_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|hcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[1] .is_wysiwyg = "true";
defparam \u_lcd_driver|hcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N2
cycloneive_lcell_comb \u_lcd_driver|Equal0~1 (
// Equation(s):
// \u_lcd_driver|Equal0~1_combout  = (\u_lcd_driver|hcnt [2] & (\u_lcd_driver|hcnt [3] & (\u_lcd_driver|hcnt [0] & \u_lcd_driver|hcnt [1])))

	.dataa(\u_lcd_driver|hcnt [2]),
	.datab(\u_lcd_driver|hcnt [3]),
	.datac(\u_lcd_driver|hcnt [0]),
	.datad(\u_lcd_driver|hcnt [1]),
	.cin(gnd),
	.combout(\u_lcd_driver|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|Equal0~1 .lut_mask = 16'h8000;
defparam \u_lcd_driver|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneive_lcell_comb \u_lcd_driver|LessThan9~0 (
// Equation(s):
// \u_lcd_driver|LessThan9~0_combout  = ((\u_lcd_driver|Equal0~0_combout  & (!\u_lcd_driver|hcnt [4] & !\u_lcd_driver|Equal0~1_combout ))) # (!\u_lcd_driver|Equal0~3_combout )

	.dataa(\u_lcd_driver|Equal0~0_combout ),
	.datab(\u_lcd_driver|hcnt [4]),
	.datac(\u_lcd_driver|Equal0~3_combout ),
	.datad(\u_lcd_driver|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|LessThan9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|LessThan9~0 .lut_mask = 16'h0F2F;
defparam \u_lcd_driver|LessThan9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  $ 
// (((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q  $ 
// (((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  & 
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 .lut_mask = 16'hD2F0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q  $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q  $ 
// (((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 .lut_mask = 16'h3CF0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_b[8] (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_b [8] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q )

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_b [8]),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_b[8] .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_b[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_b [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_b [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  $ 
// (((!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 .lut_mask = 16'hF0B4;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [1] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [2] $ (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [0]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [1]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [2]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h3CC3;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N7
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  & 
// !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0080;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  $ 
// (((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[2]~0_combout  & 
// !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[2]~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 .lut_mask = 16'hF078;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[2]~0_combout  & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  & 
// !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[2]~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h0004;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  & !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0030;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q  $ 
// (((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0 .lut_mask = 16'hF03C;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q  $ 
// (((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q  & \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0 .lut_mask = 16'h3CF0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N7
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q  $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N9
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q  $ 
// (((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q  & \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N19
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q )

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h55AA;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [0] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [1] $ (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [2]))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [0]),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [1]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h5AA5;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q  $ 
// (((!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q  & 
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0 .lut_mask = 16'hE1F0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N31
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  & 
// !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0020;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q  $ 
// (((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q  & 
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0 .lut_mask = 16'hD2F0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  $ 
// (((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q  & \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0 .lut_mask = 16'h3CF0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q  & 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q  & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  & 
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q  $ 
// (((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q  & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q  & 
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0 .lut_mask = 16'hD2F0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N27
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N21
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N3
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N11
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q  $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9])))) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q  & 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q  $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h8421;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N17
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5])))) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8] & 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'h8241;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'h8400;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g 
// [7])))) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9] & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'h8241;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 .lut_mask = 16'h8200;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout )) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 .lut_mask = 16'h303F;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N21
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N7
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N7
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N29
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0])))) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  & 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h2814;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N11
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h8008;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [3] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0])))) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [3] & 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h8421;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'h8008;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout )) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// ((!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 .lut_mask = 16'h303F;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|int_rdempty (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|int_rdempty~combout  = (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q  & 
// !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|int_rdempty .lut_mask = 16'h000F;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|int_rdempty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (!\u_lcd_driver|LessThan8~2_combout  & (\u_lcd_driver|lcd_en~4_combout  & (\u_lcd_driver|LessThan9~0_combout  & 
// !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|int_rdempty~combout )))

	.dataa(\u_lcd_driver|LessThan8~2_combout ),
	.datab(\u_lcd_driver|lcd_en~4_combout ),
	.datac(\u_lcd_driver|LessThan9~0_combout ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|int_rdempty~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'h0040;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[2]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[2]~0_combout  = (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  & 
// !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[2]~0 .lut_mask = 16'h0040;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[2]~0_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  & 
// !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[2]~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0040;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q )

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 .lut_mask = 16'h3C3C;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N23
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] $ (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [5])))) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h4182;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q )))) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'hF808;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [8])))) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 .lut_mask = 16'h2184;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout  & ((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout )))) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 .lut_mask = 16'hB830;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout )))) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 .lut_mask = 16'hA410;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N25
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N15
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N5
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] $ (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [2])))) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'h8421;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q )))) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'hF088;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q )))) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q  & 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h9009;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  $ 
// (((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  & \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[2]~0_combout )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[2]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  & 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [3])))) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  $ (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g 
// [3]))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h4182;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout  & \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout )))) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'hC0AA;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout )))) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 .lut_mask = 16'hA410;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N19
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\u_Sdram_Control_2Port|OUT_VALID~q  & (\u_Sdram_Control_2Port|mRD~q  & 
// ((!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ))))

	.dataa(\u_Sdram_Control_2Port|OUT_VALID~q ),
	.datab(\u_Sdram_Control_2Port|mRD~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'h0888;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q  & 
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0800;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  & 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q  & 
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N13
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout  = (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q  & 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q  & \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0 .lut_mask = 16'h1100;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q  $ 
// (((!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q  & \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0 .lut_mask = 16'hA5F0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N5
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N31
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_a [8] = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [9] $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [8])

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_a [8]),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 16'h3C3C;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_a [8]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]~feeder_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N9
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]~feeder_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [9] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [9]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .lut_mask = 16'h9696;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N1
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N27
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[7] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [8] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [9] $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [6] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [7])))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [8]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [9]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [6]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N9
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [5])

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .lut_mask = 16'h5A5A;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N21
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [9] $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [6])))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .lut_mask = 16'h9696;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N25
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]~feeder_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N11
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [5] $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [3] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [4])))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [5]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [3]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[3]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[3]~feeder_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N5
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [3])))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .lut_mask = 16'hA55A;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [0] $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N21
dffeas \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~1_cout  = CARRY((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [0]) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [0]))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [0]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~1 .lut_mask = 16'h00DD;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~3_cout  = CARRY((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [1] & 
// ((!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~1_cout ) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [1]))) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [1] & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [1] & 
// !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~1_cout )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [1]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~3 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~5_cout  = CARRY((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [2] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [2] & !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~3_cout )) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [2] & ((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [2]) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~3_cout ))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [2]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~5 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~7 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~7_cout  = CARRY((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [3] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [3] & !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~5_cout )) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [3] & ((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [3]) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~5_cout ))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [3]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~7 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~9 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~9_cout  = CARRY((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [4] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [4] & !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~7_cout )) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [4] & ((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [4]) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~7_cout ))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [4]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~9 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~11 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~11_cout  = CARRY((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [5] & 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [5] & !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~9_cout )) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [5] & ((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [5]) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~9_cout ))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [5]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~11 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~13 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~13_cout  = CARRY((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [6] & 
// ((!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~11_cout ) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [6]))) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [6] & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [6] & 
// !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~11_cout )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [6]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~13 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~15 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~15_cout  = CARRY((\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [7] & 
// ((!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~13_cout ) # (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [7]))) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [7] & (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [7] & 
// !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~13_cout )))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [7]),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~13_cout ),
	.combout(),
	.cout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~15_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~15 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~16 (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~16_combout  = \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [8] $ 
// (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~15_cout  $ (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [8]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe10a [8]),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe10a [8]),
	.cin(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~15_cout ),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~16 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q  $ 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout  & \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N13
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N8
cycloneive_io_ibuf \cmos_vsync~input (
	.i(cmos_vsync),
	.ibar(gnd),
	.o(\cmos_vsync~input_o ));
// synopsys translate_off
defparam \cmos_vsync~input .bus_hold = "false";
defparam \cmos_vsync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N4
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_vsync_r[0]~feeder (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_vsync_r[0]~feeder_combout  = \cmos_vsync~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cmos_vsync~input_o ),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_vsync_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_vsync_r[0]~feeder .lut_mask = 16'hFF00;
defparam \u_CMOS_Capture_RGB565|cmos_vsync_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N0
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_config_index[0]~10 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_config_index[0]~10_combout  = \u_i2c_timing_ctrl|i2c_config_index [0] $ (VCC)
// \u_i2c_timing_ctrl|i2c_config_index[0]~11  = CARRY(\u_i2c_timing_ctrl|i2c_config_index [0])

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_config_index[0]~10_combout ),
	.cout(\u_i2c_timing_ctrl|i2c_config_index[0]~11 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[0]~10 .lut_mask = 16'h55AA;
defparam \u_i2c_timing_ctrl|i2c_config_index[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N2
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_config_index[1]~12 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_config_index[1]~12_combout  = (\u_i2c_timing_ctrl|i2c_config_index [1] & (!\u_i2c_timing_ctrl|i2c_config_index[0]~11 )) # (!\u_i2c_timing_ctrl|i2c_config_index [1] & ((\u_i2c_timing_ctrl|i2c_config_index[0]~11 ) # (GND)))
// \u_i2c_timing_ctrl|i2c_config_index[1]~13  = CARRY((!\u_i2c_timing_ctrl|i2c_config_index[0]~11 ) # (!\u_i2c_timing_ctrl|i2c_config_index [1]))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|i2c_config_index[0]~11 ),
	.combout(\u_i2c_timing_ctrl|i2c_config_index[1]~12_combout ),
	.cout(\u_i2c_timing_ctrl|i2c_config_index[1]~13 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[1]~12 .lut_mask = 16'h3C3F;
defparam \u_i2c_timing_ctrl|i2c_config_index[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N26
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\u_i2c_timing_ctrl|i2c_config_index [1] & \u_i2c_timing_ctrl|i2c_config_index [2])

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hC0C0;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr9~0 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr9~0_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [4] & (!\u_i2c_timing_ctrl|i2c_config_index [3] & !\u_i2c_timing_ctrl|i2c_config_index [5]))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~0 .lut_mask = 16'h0101;
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N16
cycloneive_lcell_comb \u_i2c_timing_ctrl|LessThan4~1 (
// Equation(s):
// \u_i2c_timing_ctrl|LessThan4~1_combout  = (\u_i2c_timing_ctrl|i2c_config_index [7]) # ((\u_i2c_timing_ctrl|i2c_config_index [6] & ((\comb~0_combout ) # (!\u_I2C_OV7725_YUV422_Config|WideOr9~0_combout ))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.datab(\comb~0_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|LessThan4~1 .lut_mask = 16'hEAFA;
defparam \u_i2c_timing_ctrl|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[0]~16 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[0]~16_combout  = \u_i2c_timing_ctrl|clk_cnt [0] $ (VCC)
// \u_i2c_timing_ctrl|clk_cnt[0]~17  = CARRY(\u_i2c_timing_ctrl|clk_cnt [0])

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|clk_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|clk_cnt[0]~16_combout ),
	.cout(\u_i2c_timing_ctrl|clk_cnt[0]~17 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[0]~16 .lut_mask = 16'h33CC;
defparam \u_i2c_timing_ctrl|clk_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[1]~18 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[1]~18_combout  = (\u_i2c_timing_ctrl|clk_cnt [1] & (!\u_i2c_timing_ctrl|clk_cnt[0]~17 )) # (!\u_i2c_timing_ctrl|clk_cnt [1] & ((\u_i2c_timing_ctrl|clk_cnt[0]~17 ) # (GND)))
// \u_i2c_timing_ctrl|clk_cnt[1]~19  = CARRY((!\u_i2c_timing_ctrl|clk_cnt[0]~17 ) # (!\u_i2c_timing_ctrl|clk_cnt [1]))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|clk_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|clk_cnt[0]~17 ),
	.combout(\u_i2c_timing_ctrl|clk_cnt[1]~18_combout ),
	.cout(\u_i2c_timing_ctrl|clk_cnt[1]~19 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \u_i2c_timing_ctrl|clk_cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[2]~20 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[2]~20_combout  = (\u_i2c_timing_ctrl|clk_cnt [2] & (\u_i2c_timing_ctrl|clk_cnt[1]~19  $ (GND))) # (!\u_i2c_timing_ctrl|clk_cnt [2] & (!\u_i2c_timing_ctrl|clk_cnt[1]~19  & VCC))
// \u_i2c_timing_ctrl|clk_cnt[2]~21  = CARRY((\u_i2c_timing_ctrl|clk_cnt [2] & !\u_i2c_timing_ctrl|clk_cnt[1]~19 ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|clk_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|clk_cnt[1]~19 ),
	.combout(\u_i2c_timing_ctrl|clk_cnt[2]~20_combout ),
	.cout(\u_i2c_timing_ctrl|clk_cnt[2]~21 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[2]~20 .lut_mask = 16'hC30C;
defparam \u_i2c_timing_ctrl|clk_cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y10_N5
dffeas \u_i2c_timing_ctrl|clk_cnt[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|clk_cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|clk_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[2] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|clk_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[3]~22 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[3]~22_combout  = (\u_i2c_timing_ctrl|clk_cnt [3] & (!\u_i2c_timing_ctrl|clk_cnt[2]~21 )) # (!\u_i2c_timing_ctrl|clk_cnt [3] & ((\u_i2c_timing_ctrl|clk_cnt[2]~21 ) # (GND)))
// \u_i2c_timing_ctrl|clk_cnt[3]~23  = CARRY((!\u_i2c_timing_ctrl|clk_cnt[2]~21 ) # (!\u_i2c_timing_ctrl|clk_cnt [3]))

	.dataa(\u_i2c_timing_ctrl|clk_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|clk_cnt[2]~21 ),
	.combout(\u_i2c_timing_ctrl|clk_cnt[3]~22_combout ),
	.cout(\u_i2c_timing_ctrl|clk_cnt[3]~23 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \u_i2c_timing_ctrl|clk_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[4]~24 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[4]~24_combout  = (\u_i2c_timing_ctrl|clk_cnt [4] & (\u_i2c_timing_ctrl|clk_cnt[3]~23  $ (GND))) # (!\u_i2c_timing_ctrl|clk_cnt [4] & (!\u_i2c_timing_ctrl|clk_cnt[3]~23  & VCC))
// \u_i2c_timing_ctrl|clk_cnt[4]~25  = CARRY((\u_i2c_timing_ctrl|clk_cnt [4] & !\u_i2c_timing_ctrl|clk_cnt[3]~23 ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|clk_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|clk_cnt[3]~23 ),
	.combout(\u_i2c_timing_ctrl|clk_cnt[4]~24_combout ),
	.cout(\u_i2c_timing_ctrl|clk_cnt[4]~25 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[4]~24 .lut_mask = 16'hC30C;
defparam \u_i2c_timing_ctrl|clk_cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y10_N9
dffeas \u_i2c_timing_ctrl|clk_cnt[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|clk_cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|clk_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[4] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|clk_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[5]~26 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[5]~26_combout  = (\u_i2c_timing_ctrl|clk_cnt [5] & (!\u_i2c_timing_ctrl|clk_cnt[4]~25 )) # (!\u_i2c_timing_ctrl|clk_cnt [5] & ((\u_i2c_timing_ctrl|clk_cnt[4]~25 ) # (GND)))
// \u_i2c_timing_ctrl|clk_cnt[5]~27  = CARRY((!\u_i2c_timing_ctrl|clk_cnt[4]~25 ) # (!\u_i2c_timing_ctrl|clk_cnt [5]))

	.dataa(\u_i2c_timing_ctrl|clk_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|clk_cnt[4]~25 ),
	.combout(\u_i2c_timing_ctrl|clk_cnt[5]~26_combout ),
	.cout(\u_i2c_timing_ctrl|clk_cnt[5]~27 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \u_i2c_timing_ctrl|clk_cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y10_N11
dffeas \u_i2c_timing_ctrl|clk_cnt[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|clk_cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|clk_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[5] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|clk_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N7
dffeas \u_i2c_timing_ctrl|clk_cnt[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|clk_cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|clk_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[3] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|clk_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \u_i2c_timing_ctrl|LessThan1~1 (
// Equation(s):
// \u_i2c_timing_ctrl|LessThan1~1_combout  = (((!\u_i2c_timing_ctrl|clk_cnt [3]) # (!\u_i2c_timing_ctrl|clk_cnt [5])) # (!\u_i2c_timing_ctrl|clk_cnt [4])) # (!\u_i2c_timing_ctrl|clk_cnt [7])

	.dataa(\u_i2c_timing_ctrl|clk_cnt [7]),
	.datab(\u_i2c_timing_ctrl|clk_cnt [4]),
	.datac(\u_i2c_timing_ctrl|clk_cnt [5]),
	.datad(\u_i2c_timing_ctrl|clk_cnt [3]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \u_i2c_timing_ctrl|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N14
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[8]~30 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[8]~30_combout  = (\u_i2c_timing_ctrl|delay_cnt [8] & (!\u_i2c_timing_ctrl|delay_cnt[7]~29 )) # (!\u_i2c_timing_ctrl|delay_cnt [8] & ((\u_i2c_timing_ctrl|delay_cnt[7]~29 ) # (GND)))
// \u_i2c_timing_ctrl|delay_cnt[8]~31  = CARRY((!\u_i2c_timing_ctrl|delay_cnt[7]~29 ) # (!\u_i2c_timing_ctrl|delay_cnt [8]))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|delay_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|delay_cnt[7]~29 ),
	.combout(\u_i2c_timing_ctrl|delay_cnt[8]~30_combout ),
	.cout(\u_i2c_timing_ctrl|delay_cnt[8]~31 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[8]~30 .lut_mask = 16'h3C3F;
defparam \u_i2c_timing_ctrl|delay_cnt[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N16
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[9]~32 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[9]~32_combout  = (\u_i2c_timing_ctrl|delay_cnt [9] & (\u_i2c_timing_ctrl|delay_cnt[8]~31  $ (GND))) # (!\u_i2c_timing_ctrl|delay_cnt [9] & (!\u_i2c_timing_ctrl|delay_cnt[8]~31  & VCC))
// \u_i2c_timing_ctrl|delay_cnt[9]~33  = CARRY((\u_i2c_timing_ctrl|delay_cnt [9] & !\u_i2c_timing_ctrl|delay_cnt[8]~31 ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|delay_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|delay_cnt[8]~31 ),
	.combout(\u_i2c_timing_ctrl|delay_cnt[9]~32_combout ),
	.cout(\u_i2c_timing_ctrl|delay_cnt[9]~33 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[9]~32 .lut_mask = 16'hC30C;
defparam \u_i2c_timing_ctrl|delay_cnt[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N22
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[12]~38 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[12]~38_combout  = (\u_i2c_timing_ctrl|delay_cnt [12] & (!\u_i2c_timing_ctrl|delay_cnt[11]~37 )) # (!\u_i2c_timing_ctrl|delay_cnt [12] & ((\u_i2c_timing_ctrl|delay_cnt[11]~37 ) # (GND)))
// \u_i2c_timing_ctrl|delay_cnt[12]~39  = CARRY((!\u_i2c_timing_ctrl|delay_cnt[11]~37 ) # (!\u_i2c_timing_ctrl|delay_cnt [12]))

	.dataa(\u_i2c_timing_ctrl|delay_cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|delay_cnt[11]~37 ),
	.combout(\u_i2c_timing_ctrl|delay_cnt[12]~38_combout ),
	.cout(\u_i2c_timing_ctrl|delay_cnt[12]~39 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[12]~38 .lut_mask = 16'h5A5F;
defparam \u_i2c_timing_ctrl|delay_cnt[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y10_N23
dffeas \u_i2c_timing_ctrl|delay_cnt[12] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[12]~38_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[12] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N26
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[14]~42 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[14]~42_combout  = (\u_i2c_timing_ctrl|delay_cnt [14] & (!\u_i2c_timing_ctrl|delay_cnt[13]~41 )) # (!\u_i2c_timing_ctrl|delay_cnt [14] & ((\u_i2c_timing_ctrl|delay_cnt[13]~41 ) # (GND)))
// \u_i2c_timing_ctrl|delay_cnt[14]~43  = CARRY((!\u_i2c_timing_ctrl|delay_cnt[13]~41 ) # (!\u_i2c_timing_ctrl|delay_cnt [14]))

	.dataa(\u_i2c_timing_ctrl|delay_cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|delay_cnt[13]~41 ),
	.combout(\u_i2c_timing_ctrl|delay_cnt[14]~42_combout ),
	.cout(\u_i2c_timing_ctrl|delay_cnt[14]~43 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[14]~42 .lut_mask = 16'h5A5F;
defparam \u_i2c_timing_ctrl|delay_cnt[14]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y10_N27
dffeas \u_i2c_timing_ctrl|delay_cnt[14] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[14]~42_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[14] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \u_i2c_timing_ctrl|Equal0~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Equal0~0_combout  = (!\u_i2c_timing_ctrl|delay_cnt [13] & (!\u_i2c_timing_ctrl|delay_cnt [12] & (!\u_i2c_timing_ctrl|delay_cnt [14] & !\u_i2c_timing_ctrl|delay_cnt [11])))

	.dataa(\u_i2c_timing_ctrl|delay_cnt [13]),
	.datab(\u_i2c_timing_ctrl|delay_cnt [12]),
	.datac(\u_i2c_timing_ctrl|delay_cnt [14]),
	.datad(\u_i2c_timing_ctrl|delay_cnt [11]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Equal0~0 .lut_mask = 16'h0001;
defparam \u_i2c_timing_ctrl|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneive_lcell_comb \u_i2c_timing_ctrl|LessThan0~1 (
// Equation(s):
// \u_i2c_timing_ctrl|LessThan0~1_combout  = (\u_i2c_timing_ctrl|Equal0~0_combout  & ((\u_i2c_timing_ctrl|LessThan0~0_combout ) # ((!\u_i2c_timing_ctrl|delay_cnt [9]) # (!\u_i2c_timing_ctrl|delay_cnt [10]))))

	.dataa(\u_i2c_timing_ctrl|LessThan0~0_combout ),
	.datab(\u_i2c_timing_ctrl|delay_cnt [10]),
	.datac(\u_i2c_timing_ctrl|delay_cnt [9]),
	.datad(\u_i2c_timing_ctrl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|LessThan0~1 .lut_mask = 16'hBF00;
defparam \u_i2c_timing_ctrl|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N28
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[15]~44 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[15]~44_combout  = (\u_i2c_timing_ctrl|delay_cnt [15] & (\u_i2c_timing_ctrl|delay_cnt[14]~43  $ (GND))) # (!\u_i2c_timing_ctrl|delay_cnt [15] & (!\u_i2c_timing_ctrl|delay_cnt[14]~43  & VCC))
// \u_i2c_timing_ctrl|delay_cnt[15]~45  = CARRY((\u_i2c_timing_ctrl|delay_cnt [15] & !\u_i2c_timing_ctrl|delay_cnt[14]~43 ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|delay_cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|delay_cnt[14]~43 ),
	.combout(\u_i2c_timing_ctrl|delay_cnt[15]~44_combout ),
	.cout(\u_i2c_timing_ctrl|delay_cnt[15]~45 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[15]~44 .lut_mask = 16'hC30C;
defparam \u_i2c_timing_ctrl|delay_cnt[15]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N30
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[16]~46 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[16]~46_combout  = \u_i2c_timing_ctrl|delay_cnt [16] $ (\u_i2c_timing_ctrl|delay_cnt[15]~45 )

	.dataa(\u_i2c_timing_ctrl|delay_cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_i2c_timing_ctrl|delay_cnt[15]~45 ),
	.combout(\u_i2c_timing_ctrl|delay_cnt[16]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[16]~46 .lut_mask = 16'h5A5A;
defparam \u_i2c_timing_ctrl|delay_cnt[16]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y10_N31
dffeas \u_i2c_timing_ctrl|delay_cnt[16] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[16]~46_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[16] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \u_i2c_timing_ctrl|LessThan0~2 (
// Equation(s):
// \u_i2c_timing_ctrl|LessThan0~2_combout  = ((\u_i2c_timing_ctrl|LessThan0~1_combout ) # (!\u_i2c_timing_ctrl|delay_cnt [16])) # (!\u_i2c_timing_ctrl|delay_cnt [15])

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|delay_cnt [15]),
	.datac(\u_i2c_timing_ctrl|LessThan0~1_combout ),
	.datad(\u_i2c_timing_ctrl|delay_cnt [16]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|LessThan0~2 .lut_mask = 16'hF3FF;
defparam \u_i2c_timing_ctrl|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N17
dffeas \u_i2c_timing_ctrl|delay_cnt[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[9]~32_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[9] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N18
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[10]~34 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[10]~34_combout  = (\u_i2c_timing_ctrl|delay_cnt [10] & (!\u_i2c_timing_ctrl|delay_cnt[9]~33 )) # (!\u_i2c_timing_ctrl|delay_cnt [10] & ((\u_i2c_timing_ctrl|delay_cnt[9]~33 ) # (GND)))
// \u_i2c_timing_ctrl|delay_cnt[10]~35  = CARRY((!\u_i2c_timing_ctrl|delay_cnt[9]~33 ) # (!\u_i2c_timing_ctrl|delay_cnt [10]))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|delay_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|delay_cnt[9]~33 ),
	.combout(\u_i2c_timing_ctrl|delay_cnt[10]~34_combout ),
	.cout(\u_i2c_timing_ctrl|delay_cnt[10]~35 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[10]~34 .lut_mask = 16'h3C3F;
defparam \u_i2c_timing_ctrl|delay_cnt[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y10_N19
dffeas \u_i2c_timing_ctrl|delay_cnt[10] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[10]~34_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[10] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N20
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[11]~36 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[11]~36_combout  = (\u_i2c_timing_ctrl|delay_cnt [11] & (\u_i2c_timing_ctrl|delay_cnt[10]~35  $ (GND))) # (!\u_i2c_timing_ctrl|delay_cnt [11] & (!\u_i2c_timing_ctrl|delay_cnt[10]~35  & VCC))
// \u_i2c_timing_ctrl|delay_cnt[11]~37  = CARRY((\u_i2c_timing_ctrl|delay_cnt [11] & !\u_i2c_timing_ctrl|delay_cnt[10]~35 ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|delay_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|delay_cnt[10]~35 ),
	.combout(\u_i2c_timing_ctrl|delay_cnt[11]~36_combout ),
	.cout(\u_i2c_timing_ctrl|delay_cnt[11]~37 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[11]~36 .lut_mask = 16'hC30C;
defparam \u_i2c_timing_ctrl|delay_cnt[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y10_N21
dffeas \u_i2c_timing_ctrl|delay_cnt[11] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[11]~36_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[11] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N24
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[13]~40 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[13]~40_combout  = (\u_i2c_timing_ctrl|delay_cnt [13] & (\u_i2c_timing_ctrl|delay_cnt[12]~39  $ (GND))) # (!\u_i2c_timing_ctrl|delay_cnt [13] & (!\u_i2c_timing_ctrl|delay_cnt[12]~39  & VCC))
// \u_i2c_timing_ctrl|delay_cnt[13]~41  = CARRY((\u_i2c_timing_ctrl|delay_cnt [13] & !\u_i2c_timing_ctrl|delay_cnt[12]~39 ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|delay_cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|delay_cnt[12]~39 ),
	.combout(\u_i2c_timing_ctrl|delay_cnt[13]~40_combout ),
	.cout(\u_i2c_timing_ctrl|delay_cnt[13]~41 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[13]~40 .lut_mask = 16'hC30C;
defparam \u_i2c_timing_ctrl|delay_cnt[13]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y10_N25
dffeas \u_i2c_timing_ctrl|delay_cnt[13] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[13]~40_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[13] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N29
dffeas \u_i2c_timing_ctrl|delay_cnt[15] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[15]~44_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[15] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[0]~48 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[0]~48_combout  = \u_i2c_timing_ctrl|delay_cnt [0] $ (((\u_i2c_timing_ctrl|LessThan0~1_combout ) # ((!\u_i2c_timing_ctrl|delay_cnt [16]) # (!\u_i2c_timing_ctrl|delay_cnt [15]))))

	.dataa(\u_i2c_timing_ctrl|LessThan0~1_combout ),
	.datab(\u_i2c_timing_ctrl|delay_cnt [15]),
	.datac(\u_i2c_timing_ctrl|delay_cnt [0]),
	.datad(\u_i2c_timing_ctrl|delay_cnt [16]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|delay_cnt[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[0]~48 .lut_mask = 16'h4B0F;
defparam \u_i2c_timing_ctrl|delay_cnt[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N13
dffeas \u_i2c_timing_ctrl|delay_cnt[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[0]~48_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[0] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N2
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[2]~18 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[2]~18_combout  = (\u_i2c_timing_ctrl|delay_cnt [2] & (!\u_i2c_timing_ctrl|delay_cnt[1]~17 )) # (!\u_i2c_timing_ctrl|delay_cnt [2] & ((\u_i2c_timing_ctrl|delay_cnt[1]~17 ) # (GND)))
// \u_i2c_timing_ctrl|delay_cnt[2]~19  = CARRY((!\u_i2c_timing_ctrl|delay_cnt[1]~17 ) # (!\u_i2c_timing_ctrl|delay_cnt [2]))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|delay_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|delay_cnt[1]~17 ),
	.combout(\u_i2c_timing_ctrl|delay_cnt[2]~18_combout ),
	.cout(\u_i2c_timing_ctrl|delay_cnt[2]~19 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[2]~18 .lut_mask = 16'h3C3F;
defparam \u_i2c_timing_ctrl|delay_cnt[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y10_N3
dffeas \u_i2c_timing_ctrl|delay_cnt[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[2]~18_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[2] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N4
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[3]~20 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[3]~20_combout  = (\u_i2c_timing_ctrl|delay_cnt [3] & (\u_i2c_timing_ctrl|delay_cnt[2]~19  $ (GND))) # (!\u_i2c_timing_ctrl|delay_cnt [3] & (!\u_i2c_timing_ctrl|delay_cnt[2]~19  & VCC))
// \u_i2c_timing_ctrl|delay_cnt[3]~21  = CARRY((\u_i2c_timing_ctrl|delay_cnt [3] & !\u_i2c_timing_ctrl|delay_cnt[2]~19 ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|delay_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|delay_cnt[2]~19 ),
	.combout(\u_i2c_timing_ctrl|delay_cnt[3]~20_combout ),
	.cout(\u_i2c_timing_ctrl|delay_cnt[3]~21 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[3]~20 .lut_mask = 16'hC30C;
defparam \u_i2c_timing_ctrl|delay_cnt[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y10_N5
dffeas \u_i2c_timing_ctrl|delay_cnt[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[3]~20_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[3] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N6
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[4]~22 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[4]~22_combout  = (\u_i2c_timing_ctrl|delay_cnt [4] & (!\u_i2c_timing_ctrl|delay_cnt[3]~21 )) # (!\u_i2c_timing_ctrl|delay_cnt [4] & ((\u_i2c_timing_ctrl|delay_cnt[3]~21 ) # (GND)))
// \u_i2c_timing_ctrl|delay_cnt[4]~23  = CARRY((!\u_i2c_timing_ctrl|delay_cnt[3]~21 ) # (!\u_i2c_timing_ctrl|delay_cnt [4]))

	.dataa(\u_i2c_timing_ctrl|delay_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|delay_cnt[3]~21 ),
	.combout(\u_i2c_timing_ctrl|delay_cnt[4]~22_combout ),
	.cout(\u_i2c_timing_ctrl|delay_cnt[4]~23 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[4]~22 .lut_mask = 16'h5A5F;
defparam \u_i2c_timing_ctrl|delay_cnt[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N8
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[5]~24 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[5]~24_combout  = (\u_i2c_timing_ctrl|delay_cnt [5] & (\u_i2c_timing_ctrl|delay_cnt[4]~23  $ (GND))) # (!\u_i2c_timing_ctrl|delay_cnt [5] & (!\u_i2c_timing_ctrl|delay_cnt[4]~23  & VCC))
// \u_i2c_timing_ctrl|delay_cnt[5]~25  = CARRY((\u_i2c_timing_ctrl|delay_cnt [5] & !\u_i2c_timing_ctrl|delay_cnt[4]~23 ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|delay_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|delay_cnt[4]~23 ),
	.combout(\u_i2c_timing_ctrl|delay_cnt[5]~24_combout ),
	.cout(\u_i2c_timing_ctrl|delay_cnt[5]~25 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[5]~24 .lut_mask = 16'hC30C;
defparam \u_i2c_timing_ctrl|delay_cnt[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y10_N9
dffeas \u_i2c_timing_ctrl|delay_cnt[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[5]~24_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[5] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N12
cycloneive_lcell_comb \u_i2c_timing_ctrl|delay_cnt[7]~28 (
// Equation(s):
// \u_i2c_timing_ctrl|delay_cnt[7]~28_combout  = (\u_i2c_timing_ctrl|delay_cnt [7] & (\u_i2c_timing_ctrl|delay_cnt[6]~27  $ (GND))) # (!\u_i2c_timing_ctrl|delay_cnt [7] & (!\u_i2c_timing_ctrl|delay_cnt[6]~27  & VCC))
// \u_i2c_timing_ctrl|delay_cnt[7]~29  = CARRY((\u_i2c_timing_ctrl|delay_cnt [7] & !\u_i2c_timing_ctrl|delay_cnt[6]~27 ))

	.dataa(\u_i2c_timing_ctrl|delay_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|delay_cnt[6]~27 ),
	.combout(\u_i2c_timing_ctrl|delay_cnt[7]~28_combout ),
	.cout(\u_i2c_timing_ctrl|delay_cnt[7]~29 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[7]~28 .lut_mask = 16'hA50A;
defparam \u_i2c_timing_ctrl|delay_cnt[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y10_N15
dffeas \u_i2c_timing_ctrl|delay_cnt[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[8]~30_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[8] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \u_i2c_timing_ctrl|Equal0~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Equal0~1_combout  = (\u_i2c_timing_ctrl|delay_cnt [10] & (\u_i2c_timing_ctrl|delay_cnt [16] & (\u_i2c_timing_ctrl|delay_cnt [9] & \u_i2c_timing_ctrl|delay_cnt [15])))

	.dataa(\u_i2c_timing_ctrl|delay_cnt [10]),
	.datab(\u_i2c_timing_ctrl|delay_cnt [16]),
	.datac(\u_i2c_timing_ctrl|delay_cnt [9]),
	.datad(\u_i2c_timing_ctrl|delay_cnt [15]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Equal0~1 .lut_mask = 16'h8000;
defparam \u_i2c_timing_ctrl|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N13
dffeas \u_i2c_timing_ctrl|delay_cnt[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[7]~28_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[7] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y10_N7
dffeas \u_i2c_timing_ctrl|delay_cnt[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|delay_cnt[4]~22_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|delay_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|delay_cnt[4] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|delay_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \u_i2c_timing_ctrl|Equal0~3 (
// Equation(s):
// \u_i2c_timing_ctrl|Equal0~3_combout  = (!\u_i2c_timing_ctrl|delay_cnt [6] & (\u_i2c_timing_ctrl|delay_cnt [7] & (!\u_i2c_timing_ctrl|delay_cnt [4] & \u_i2c_timing_ctrl|delay_cnt [5])))

	.dataa(\u_i2c_timing_ctrl|delay_cnt [6]),
	.datab(\u_i2c_timing_ctrl|delay_cnt [7]),
	.datac(\u_i2c_timing_ctrl|delay_cnt [4]),
	.datad(\u_i2c_timing_ctrl|delay_cnt [5]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Equal0~3 .lut_mask = 16'h0400;
defparam \u_i2c_timing_ctrl|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \u_i2c_timing_ctrl|Equal0~4 (
// Equation(s):
// \u_i2c_timing_ctrl|Equal0~4_combout  = (\u_i2c_timing_ctrl|Equal0~2_combout  & (\u_i2c_timing_ctrl|Equal0~1_combout  & (\u_i2c_timing_ctrl|Equal0~3_combout  & \u_i2c_timing_ctrl|Equal0~0_combout )))

	.dataa(\u_i2c_timing_ctrl|Equal0~2_combout ),
	.datab(\u_i2c_timing_ctrl|Equal0~1_combout ),
	.datac(\u_i2c_timing_ctrl|Equal0~3_combout ),
	.datad(\u_i2c_timing_ctrl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Equal0~4 .lut_mask = 16'h8000;
defparam \u_i2c_timing_ctrl|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[6]~28 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[6]~28_combout  = (\u_i2c_timing_ctrl|clk_cnt [6] & (\u_i2c_timing_ctrl|clk_cnt[5]~27  $ (GND))) # (!\u_i2c_timing_ctrl|clk_cnt [6] & (!\u_i2c_timing_ctrl|clk_cnt[5]~27  & VCC))
// \u_i2c_timing_ctrl|clk_cnt[6]~29  = CARRY((\u_i2c_timing_ctrl|clk_cnt [6] & !\u_i2c_timing_ctrl|clk_cnt[5]~27 ))

	.dataa(\u_i2c_timing_ctrl|clk_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|clk_cnt[5]~27 ),
	.combout(\u_i2c_timing_ctrl|clk_cnt[6]~28_combout ),
	.cout(\u_i2c_timing_ctrl|clk_cnt[6]~29 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[6]~28 .lut_mask = 16'hA50A;
defparam \u_i2c_timing_ctrl|clk_cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[7]~30 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[7]~30_combout  = (\u_i2c_timing_ctrl|clk_cnt [7] & (!\u_i2c_timing_ctrl|clk_cnt[6]~29 )) # (!\u_i2c_timing_ctrl|clk_cnt [7] & ((\u_i2c_timing_ctrl|clk_cnt[6]~29 ) # (GND)))
// \u_i2c_timing_ctrl|clk_cnt[7]~31  = CARRY((!\u_i2c_timing_ctrl|clk_cnt[6]~29 ) # (!\u_i2c_timing_ctrl|clk_cnt [7]))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|clk_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|clk_cnt[6]~29 ),
	.combout(\u_i2c_timing_ctrl|clk_cnt[7]~30_combout ),
	.cout(\u_i2c_timing_ctrl|clk_cnt[7]~31 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \u_i2c_timing_ctrl|clk_cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y10_N15
dffeas \u_i2c_timing_ctrl|clk_cnt[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|clk_cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|clk_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[7] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|clk_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[8]~33 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[8]~33_combout  = (\u_i2c_timing_ctrl|clk_cnt [8] & (\u_i2c_timing_ctrl|clk_cnt[7]~31  $ (GND))) # (!\u_i2c_timing_ctrl|clk_cnt [8] & (!\u_i2c_timing_ctrl|clk_cnt[7]~31  & VCC))
// \u_i2c_timing_ctrl|clk_cnt[8]~34  = CARRY((\u_i2c_timing_ctrl|clk_cnt [8] & !\u_i2c_timing_ctrl|clk_cnt[7]~31 ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|clk_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|clk_cnt[7]~31 ),
	.combout(\u_i2c_timing_ctrl|clk_cnt[8]~33_combout ),
	.cout(\u_i2c_timing_ctrl|clk_cnt[8]~34 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[8]~33 .lut_mask = 16'hC30C;
defparam \u_i2c_timing_ctrl|clk_cnt[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y10_N17
dffeas \u_i2c_timing_ctrl|clk_cnt[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|clk_cnt[8]~33_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|clk_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[8] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|clk_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[9]~35 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[9]~35_combout  = (\u_i2c_timing_ctrl|clk_cnt [9] & (!\u_i2c_timing_ctrl|clk_cnt[8]~34 )) # (!\u_i2c_timing_ctrl|clk_cnt [9] & ((\u_i2c_timing_ctrl|clk_cnt[8]~34 ) # (GND)))
// \u_i2c_timing_ctrl|clk_cnt[9]~36  = CARRY((!\u_i2c_timing_ctrl|clk_cnt[8]~34 ) # (!\u_i2c_timing_ctrl|clk_cnt [9]))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|clk_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|clk_cnt[8]~34 ),
	.combout(\u_i2c_timing_ctrl|clk_cnt[9]~35_combout ),
	.cout(\u_i2c_timing_ctrl|clk_cnt[9]~36 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[9]~35 .lut_mask = 16'h3C3F;
defparam \u_i2c_timing_ctrl|clk_cnt[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y10_N19
dffeas \u_i2c_timing_ctrl|clk_cnt[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|clk_cnt[9]~35_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|clk_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[9] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|clk_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[10]~37 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[10]~37_combout  = (\u_i2c_timing_ctrl|clk_cnt [10] & (\u_i2c_timing_ctrl|clk_cnt[9]~36  $ (GND))) # (!\u_i2c_timing_ctrl|clk_cnt [10] & (!\u_i2c_timing_ctrl|clk_cnt[9]~36  & VCC))
// \u_i2c_timing_ctrl|clk_cnt[10]~38  = CARRY((\u_i2c_timing_ctrl|clk_cnt [10] & !\u_i2c_timing_ctrl|clk_cnt[9]~36 ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|clk_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|clk_cnt[9]~36 ),
	.combout(\u_i2c_timing_ctrl|clk_cnt[10]~37_combout ),
	.cout(\u_i2c_timing_ctrl|clk_cnt[10]~38 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[10]~37 .lut_mask = 16'hC30C;
defparam \u_i2c_timing_ctrl|clk_cnt[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y10_N21
dffeas \u_i2c_timing_ctrl|clk_cnt[10] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|clk_cnt[10]~37_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|clk_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[10] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|clk_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N23
dffeas \u_i2c_timing_ctrl|clk_cnt[11] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|clk_cnt[11]~39_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|clk_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[11] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|clk_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_capture_en~0 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_capture_en~0_combout  = (!\u_i2c_timing_ctrl|clk_cnt [8] & (!\u_i2c_timing_ctrl|clk_cnt [9] & (!\u_i2c_timing_ctrl|clk_cnt [10] & !\u_i2c_timing_ctrl|clk_cnt [11])))

	.dataa(\u_i2c_timing_ctrl|clk_cnt [8]),
	.datab(\u_i2c_timing_ctrl|clk_cnt [9]),
	.datac(\u_i2c_timing_ctrl|clk_cnt [10]),
	.datad(\u_i2c_timing_ctrl|clk_cnt [11]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_capture_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_capture_en~0 .lut_mask = 16'h0001;
defparam \u_i2c_timing_ctrl|i2c_capture_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_capture_en~2 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_capture_en~2_combout  = (\u_i2c_timing_ctrl|i2c_capture_en~1_combout  & (!\u_i2c_timing_ctrl|delay_cnt [8] & (\u_i2c_timing_ctrl|Equal0~4_combout  & \u_i2c_timing_ctrl|i2c_capture_en~0_combout )))

	.dataa(\u_i2c_timing_ctrl|i2c_capture_en~1_combout ),
	.datab(\u_i2c_timing_ctrl|delay_cnt [8]),
	.datac(\u_i2c_timing_ctrl|Equal0~4_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_capture_en~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_capture_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_capture_en~2 .lut_mask = 16'h2000;
defparam \u_i2c_timing_ctrl|i2c_capture_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N13
dffeas \u_i2c_timing_ctrl|clk_cnt[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|clk_cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|clk_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[6] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|clk_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \u_i2c_timing_ctrl|LessThan1~0 (
// Equation(s):
// \u_i2c_timing_ctrl|LessThan1~0_combout  = ((!\u_i2c_timing_ctrl|clk_cnt [2] & (!\u_i2c_timing_ctrl|clk_cnt [1] & !\u_i2c_timing_ctrl|clk_cnt [0]))) # (!\u_i2c_timing_ctrl|clk_cnt [6])

	.dataa(\u_i2c_timing_ctrl|clk_cnt [2]),
	.datab(\u_i2c_timing_ctrl|clk_cnt [1]),
	.datac(\u_i2c_timing_ctrl|clk_cnt [6]),
	.datad(\u_i2c_timing_ctrl|clk_cnt [0]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|LessThan1~0 .lut_mask = 16'h0F1F;
defparam \u_i2c_timing_ctrl|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \u_i2c_timing_ctrl|clk_cnt[9]~32 (
// Equation(s):
// \u_i2c_timing_ctrl|clk_cnt[9]~32_combout  = ((!\u_i2c_timing_ctrl|LessThan1~1_combout  & !\u_i2c_timing_ctrl|LessThan1~0_combout )) # (!\u_i2c_timing_ctrl|i2c_capture_en~2_combout )

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|LessThan1~1_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_capture_en~2_combout ),
	.datad(\u_i2c_timing_ctrl|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[9]~32 .lut_mask = 16'h0F3F;
defparam \u_i2c_timing_ctrl|clk_cnt[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N1
dffeas \u_i2c_timing_ctrl|clk_cnt[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|clk_cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|clk_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[0] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|clk_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N3
dffeas \u_i2c_timing_ctrl|clk_cnt[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|clk_cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_i2c_timing_ctrl|clk_cnt[9]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|clk_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|clk_cnt[1] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|clk_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_capture_en~4 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_capture_en~4_combout  = (!\u_i2c_timing_ctrl|clk_cnt [7] & (!\u_i2c_timing_ctrl|clk_cnt [1] & (\u_i2c_timing_ctrl|i2c_capture_en~2_combout  & !\u_i2c_timing_ctrl|clk_cnt [0])))

	.dataa(\u_i2c_timing_ctrl|clk_cnt [7]),
	.datab(\u_i2c_timing_ctrl|clk_cnt [1]),
	.datac(\u_i2c_timing_ctrl|i2c_capture_en~2_combout ),
	.datad(\u_i2c_timing_ctrl|clk_cnt [0]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_capture_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_capture_en~4 .lut_mask = 16'h0010;
defparam \u_i2c_timing_ctrl|i2c_capture_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_transfer_en~1 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_transfer_en~1_combout  = (\u_i2c_timing_ctrl|i2c_transfer_en~0_combout  & (\u_i2c_timing_ctrl|i2c_capture_en~4_combout  & !\u_i2c_timing_ctrl|clk_cnt [6]))

	.dataa(\u_i2c_timing_ctrl|i2c_transfer_en~0_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_capture_en~4_combout ),
	.datac(\u_i2c_timing_ctrl|clk_cnt [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_transfer_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_transfer_en~1 .lut_mask = 16'h0808;
defparam \u_i2c_timing_ctrl|i2c_transfer_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \u_i2c_timing_ctrl|i2c_transfer_en (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|i2c_transfer_en~1_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_transfer_en .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_transfer_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr1~0 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr1~0_combout  = (\u_i2c_timing_ctrl|current_state [1] $ (((!\u_i2c_timing_ctrl|current_state [0]) # (!\u_i2c_timing_ctrl|i2c_transfer_en~q )))) # (!\u_i2c_timing_ctrl|Mux15~0_combout )

	.dataa(\u_i2c_timing_ctrl|current_state [1]),
	.datab(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.datac(\u_i2c_timing_ctrl|current_state [0]),
	.datad(\u_i2c_timing_ctrl|Mux15~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr1~0 .lut_mask = 16'h95FF;
defparam \u_i2c_timing_ctrl|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N18
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_stream_cnt[3]~0 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_stream_cnt[3]~0_combout  = (\u_i2c_timing_ctrl|WideOr13~1_combout  & (\u_i2c_timing_ctrl|i2c_transfer_en~q  & (\u_i2c_timing_ctrl|WideOr1~0_combout  & !\u_i2c_timing_ctrl|Mux20~1_combout )))

	.dataa(\u_i2c_timing_ctrl|WideOr13~1_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.datac(\u_i2c_timing_ctrl|WideOr1~0_combout ),
	.datad(\u_i2c_timing_ctrl|Mux20~1_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_stream_cnt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[3]~0 .lut_mask = 16'h0080;
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux16~7 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux16~7_combout  = (\u_I2C_OV7725_YUV422_Config|WideOr9~0_combout  & ((\u_i2c_timing_ctrl|i2c_config_index [2] & ((!\u_i2c_timing_ctrl|i2c_config_index [6]) # (!\u_i2c_timing_ctrl|i2c_config_index [1]))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [2] & ((\u_i2c_timing_ctrl|i2c_config_index [1]) # (\u_i2c_timing_ctrl|i2c_config_index [6]))))) # (!\u_I2C_OV7725_YUV422_Config|WideOr9~0_combout  & (((!\u_i2c_timing_ctrl|i2c_config_index [6]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr9~0_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux16~7 .lut_mask = 16'h70EF;
defparam \u_i2c_timing_ctrl|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux16~6 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux16~6_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [7] & (!\u_i2c_timing_ctrl|delay_cnt [8] & (\u_i2c_timing_ctrl|i2c_transfer_en~q  & \u_i2c_timing_ctrl|Equal0~4_combout )))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.datab(\u_i2c_timing_ctrl|delay_cnt [8]),
	.datac(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.datad(\u_i2c_timing_ctrl|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux16~6 .lut_mask = 16'h1000;
defparam \u_i2c_timing_ctrl|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux16~8 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux16~8_combout  = (\u_i2c_timing_ctrl|current_state [0] & (!\u_i2c_timing_ctrl|i2c_transfer_en~q )) # (!\u_i2c_timing_ctrl|current_state [0] & (((\u_i2c_timing_ctrl|Mux16~7_combout  & \u_i2c_timing_ctrl|Mux16~6_combout ))))

	.dataa(\u_i2c_timing_ctrl|current_state [0]),
	.datab(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.datac(\u_i2c_timing_ctrl|Mux16~7_combout ),
	.datad(\u_i2c_timing_ctrl|Mux16~6_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux16~8 .lut_mask = 16'h7222;
defparam \u_i2c_timing_ctrl|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux1~4 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux1~4_combout  = (!\u_i2c_timing_ctrl|current_state [3] & (\u_i2c_timing_ctrl|Mux5~0_combout  & (\u_i2c_timing_ctrl|Mux16~8_combout  & !\u_i2c_timing_ctrl|current_state [2])))

	.dataa(\u_i2c_timing_ctrl|current_state [3]),
	.datab(\u_i2c_timing_ctrl|Mux5~0_combout ),
	.datac(\u_i2c_timing_ctrl|Mux16~8_combout ),
	.datad(\u_i2c_timing_ctrl|current_state [2]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux1~4 .lut_mask = 16'h0040;
defparam \u_i2c_timing_ctrl|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux0~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux0~0_combout  = (!\u_i2c_timing_ctrl|current_state [4] & (\u_i2c_timing_ctrl|Mux3~0_combout  & (!\u_i2c_timing_ctrl|current_state [0] & !\u_i2c_timing_ctrl|current_state [1])))

	.dataa(\u_i2c_timing_ctrl|current_state [4]),
	.datab(\u_i2c_timing_ctrl|Mux3~0_combout ),
	.datac(\u_i2c_timing_ctrl|current_state [0]),
	.datad(\u_i2c_timing_ctrl|current_state [1]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux0~0 .lut_mask = 16'h0004;
defparam \u_i2c_timing_ctrl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \u_i2c_timing_ctrl|LessThan4~0 (
// Equation(s):
// \u_i2c_timing_ctrl|LessThan4~0_combout  = ((\u_I2C_OV7725_YUV422_Config|WideOr9~0_combout  & ((!\u_i2c_timing_ctrl|i2c_config_index [2]) # (!\u_i2c_timing_ctrl|i2c_config_index [1])))) # (!\u_i2c_timing_ctrl|i2c_config_index [6])

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|LessThan4~0 .lut_mask = 16'h7F55;
defparam \u_i2c_timing_ctrl|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux0~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux0~1_combout  = (\u_i2c_timing_ctrl|Mux0~3_combout ) # ((\u_i2c_timing_ctrl|Mux0~0_combout  & ((!\u_i2c_timing_ctrl|Mux16~6_combout ) # (!\u_i2c_timing_ctrl|LessThan4~0_combout ))))

	.dataa(\u_i2c_timing_ctrl|Mux0~3_combout ),
	.datab(\u_i2c_timing_ctrl|Mux0~0_combout ),
	.datac(\u_i2c_timing_ctrl|LessThan4~0_combout ),
	.datad(\u_i2c_timing_ctrl|Mux16~6_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux0~1 .lut_mask = 16'hAEEE;
defparam \u_i2c_timing_ctrl|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N0
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_stream_cnt[0]~2 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_stream_cnt[0]~2_combout  = (\u_i2c_timing_ctrl|i2c_stream_cnt[0]~1_combout  & (\u_i2c_timing_ctrl|Selector13~5_combout  & (!\u_i2c_timing_ctrl|Mux1~4_combout  & !\u_i2c_timing_ctrl|Mux0~1_combout )))

	.dataa(\u_i2c_timing_ctrl|i2c_stream_cnt[0]~1_combout ),
	.datab(\u_i2c_timing_ctrl|Selector13~5_combout ),
	.datac(\u_i2c_timing_ctrl|Mux1~4_combout ),
	.datad(\u_i2c_timing_ctrl|Mux0~1_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_stream_cnt[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[0]~2 .lut_mask = 16'h0008;
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N30
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_stream_cnt[0]~6 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_stream_cnt[0]~6_combout  = (\u_i2c_timing_ctrl|i2c_stream_cnt [0] & (!\u_i2c_timing_ctrl|i2c_stream_cnt[3]~0_combout )) # (!\u_i2c_timing_ctrl|i2c_stream_cnt [0] & ((\u_i2c_timing_ctrl|i2c_stream_cnt[0]~2_combout )))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|i2c_stream_cnt[3]~0_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_stream_cnt [0]),
	.datad(\u_i2c_timing_ctrl|i2c_stream_cnt[0]~2_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_stream_cnt[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[0]~6 .lut_mask = 16'h3F30;
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N31
dffeas \u_i2c_timing_ctrl|i2c_stream_cnt[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|i2c_stream_cnt[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_stream_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[0] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \u_i2c_timing_ctrl|comb~0 (
// Equation(s):
// \u_i2c_timing_ctrl|comb~0_combout  = (\u_i2c_timing_ctrl|current_state [4] & (\u_i2c_timing_ctrl|current_state [1] & (!\u_i2c_timing_ctrl|current_state [2] & !\u_i2c_timing_ctrl|current_state [3])))

	.dataa(\u_i2c_timing_ctrl|current_state [4]),
	.datab(\u_i2c_timing_ctrl|current_state [1]),
	.datac(\u_i2c_timing_ctrl|current_state [2]),
	.datad(\u_i2c_timing_ctrl|current_state [3]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|comb~0 .lut_mask = 16'h0008;
defparam \u_i2c_timing_ctrl|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux20~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux20~0_combout  = (\u_i2c_timing_ctrl|always4~0_combout  & (\u_i2c_timing_ctrl|current_state [0] & (!\u_i2c_timing_ctrl|i2c_stream_cnt [0] & \u_i2c_timing_ctrl|comb~0_combout )))

	.dataa(\u_i2c_timing_ctrl|always4~0_combout ),
	.datab(\u_i2c_timing_ctrl|current_state [0]),
	.datac(\u_i2c_timing_ctrl|i2c_stream_cnt [0]),
	.datad(\u_i2c_timing_ctrl|comb~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux20~0 .lut_mask = 16'h0800;
defparam \u_i2c_timing_ctrl|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux20~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux20~1_combout  = (\u_i2c_timing_ctrl|Mux20~0_combout ) # ((!\u_i2c_timing_ctrl|Mux16~1_combout  & (!\u_i2c_timing_ctrl|i2c_transfer_en~q  & \u_i2c_timing_ctrl|current_state [2])))

	.dataa(\u_i2c_timing_ctrl|Mux16~1_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.datac(\u_i2c_timing_ctrl|current_state [2]),
	.datad(\u_i2c_timing_ctrl|Mux20~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux20~1 .lut_mask = 16'hFF10;
defparam \u_i2c_timing_ctrl|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N4
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_stream_cnt[2]~4 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_stream_cnt[2]~4_combout  = (\u_i2c_timing_ctrl|Add3~0_combout  & ((\u_i2c_timing_ctrl|i2c_stream_cnt[0]~2_combout ) # ((!\u_i2c_timing_ctrl|i2c_stream_cnt[3]~0_combout  & \u_i2c_timing_ctrl|i2c_stream_cnt [2])))) # 
// (!\u_i2c_timing_ctrl|Add3~0_combout  & (!\u_i2c_timing_ctrl|i2c_stream_cnt[3]~0_combout  & (\u_i2c_timing_ctrl|i2c_stream_cnt [2])))

	.dataa(\u_i2c_timing_ctrl|Add3~0_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_stream_cnt[3]~0_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_stream_cnt [2]),
	.datad(\u_i2c_timing_ctrl|i2c_stream_cnt[0]~2_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_stream_cnt[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[2]~4 .lut_mask = 16'hBA30;
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N5
dffeas \u_i2c_timing_ctrl|i2c_stream_cnt[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|i2c_stream_cnt[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_stream_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[2] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N6
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_stream_cnt[3]~3 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_stream_cnt[3]~3_combout  = (\u_i2c_timing_ctrl|i2c_stream_cnt [3] & (((!\u_i2c_timing_ctrl|Selector0~0_combout  & \u_i2c_timing_ctrl|i2c_stream_cnt[0]~2_combout )) # (!\u_i2c_timing_ctrl|i2c_stream_cnt[3]~0_combout ))) # 
// (!\u_i2c_timing_ctrl|i2c_stream_cnt [3] & (\u_i2c_timing_ctrl|Selector0~0_combout  & ((\u_i2c_timing_ctrl|i2c_stream_cnt[0]~2_combout ))))

	.dataa(\u_i2c_timing_ctrl|Selector0~0_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_stream_cnt[3]~0_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_stream_cnt [3]),
	.datad(\u_i2c_timing_ctrl|i2c_stream_cnt[0]~2_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_stream_cnt[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[3]~3 .lut_mask = 16'h7A30;
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N7
dffeas \u_i2c_timing_ctrl|i2c_stream_cnt[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|i2c_stream_cnt[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_stream_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[3] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N20
cycloneive_lcell_comb \u_i2c_timing_ctrl|always4~0 (
// Equation(s):
// \u_i2c_timing_ctrl|always4~0_combout  = (!\u_i2c_timing_ctrl|i2c_stream_cnt [1] & (\u_i2c_timing_ctrl|i2c_transfer_en~q  & (!\u_i2c_timing_ctrl|i2c_stream_cnt [2] & \u_i2c_timing_ctrl|i2c_stream_cnt [3])))

	.dataa(\u_i2c_timing_ctrl|i2c_stream_cnt [1]),
	.datab(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.datac(\u_i2c_timing_ctrl|i2c_stream_cnt [2]),
	.datad(\u_i2c_timing_ctrl|i2c_stream_cnt [3]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|always4~0 .lut_mask = 16'h0400;
defparam \u_i2c_timing_ctrl|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux12~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux12~0_combout  = (\u_i2c_timing_ctrl|current_state [2] & ((\u_i2c_timing_ctrl|i2c_stream_cnt [0]) # ((!\u_i2c_timing_ctrl|always4~0_combout )))) # (!\u_i2c_timing_ctrl|current_state [2] & (((\u_i2c_timing_ctrl|i2c_transfer_en~q ))))

	.dataa(\u_i2c_timing_ctrl|i2c_stream_cnt [0]),
	.datab(\u_i2c_timing_ctrl|current_state [2]),
	.datac(\u_i2c_timing_ctrl|always4~0_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux12~0 .lut_mask = 16'hBF8C;
defparam \u_i2c_timing_ctrl|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux4~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux4~1_combout  = (\u_i2c_timing_ctrl|Mux4~0_combout  & (!\u_i2c_timing_ctrl|current_state [3] & \u_i2c_timing_ctrl|Mux12~0_combout ))

	.dataa(\u_i2c_timing_ctrl|Mux4~0_combout ),
	.datab(gnd),
	.datac(\u_i2c_timing_ctrl|current_state [3]),
	.datad(\u_i2c_timing_ctrl|Mux12~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux4~1 .lut_mask = 16'h0A00;
defparam \u_i2c_timing_ctrl|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux21~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux21~0_combout  = (!\u_i2c_timing_ctrl|current_state [1] & (!\u_i2c_timing_ctrl|current_state [3] & (\u_i2c_timing_ctrl|current_state [2] & \u_i2c_timing_ctrl|current_state [4])))

	.dataa(\u_i2c_timing_ctrl|current_state [1]),
	.datab(\u_i2c_timing_ctrl|current_state [3]),
	.datac(\u_i2c_timing_ctrl|current_state [2]),
	.datad(\u_i2c_timing_ctrl|current_state [4]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux21~0 .lut_mask = 16'h1000;
defparam \u_i2c_timing_ctrl|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N2
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux21~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux21~1_combout  = (\u_i2c_timing_ctrl|Mux21~0_combout  & (\u_i2c_timing_ctrl|i2c_transfer_en~q  $ (\u_i2c_timing_ctrl|current_state [0])))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.datac(\u_i2c_timing_ctrl|current_state [0]),
	.datad(\u_i2c_timing_ctrl|Mux21~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux21~1 .lut_mask = 16'h3C00;
defparam \u_i2c_timing_ctrl|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N28
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr2~0 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr2~0_combout  = (\u_i2c_timing_ctrl|Mux12~1_combout ) # ((\u_i2c_timing_ctrl|Mux20~1_combout ) # ((\u_i2c_timing_ctrl|Mux4~1_combout ) # (\u_i2c_timing_ctrl|Mux21~1_combout )))

	.dataa(\u_i2c_timing_ctrl|Mux12~1_combout ),
	.datab(\u_i2c_timing_ctrl|Mux20~1_combout ),
	.datac(\u_i2c_timing_ctrl|Mux4~1_combout ),
	.datad(\u_i2c_timing_ctrl|Mux21~1_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr2~0 .lut_mask = 16'hFFFE;
defparam \u_i2c_timing_ctrl|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr2~2 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr2~2_combout  = (\u_i2c_timing_ctrl|WideOr2~1_combout ) # ((\u_i2c_timing_ctrl|WideOr2~0_combout ) # ((!\u_i2c_timing_ctrl|Selector13~5_combout ) # (!\u_i2c_timing_ctrl|WideOr1~0_combout )))

	.dataa(\u_i2c_timing_ctrl|WideOr2~1_combout ),
	.datab(\u_i2c_timing_ctrl|WideOr2~0_combout ),
	.datac(\u_i2c_timing_ctrl|WideOr1~0_combout ),
	.datad(\u_i2c_timing_ctrl|Selector13~5_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr2~2 .lut_mask = 16'hEFFF;
defparam \u_i2c_timing_ctrl|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N17
dffeas \u_i2c_timing_ctrl|current_state[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|WideOr2~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|current_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|current_state[2] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|current_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N26
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux3~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux3~0_combout  = (!\u_i2c_timing_ctrl|current_state [3] & !\u_i2c_timing_ctrl|current_state [2])

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|current_state [3]),
	.datac(gnd),
	.datad(\u_i2c_timing_ctrl|current_state [2]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux3~0 .lut_mask = 16'h0033;
defparam \u_i2c_timing_ctrl|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux17~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux17~0_combout  = (\u_i2c_timing_ctrl|current_state [4] & (\u_i2c_timing_ctrl|Mux16~4_combout  & (\u_i2c_timing_ctrl|Mux3~0_combout  & !\u_i2c_timing_ctrl|current_state [1])))

	.dataa(\u_i2c_timing_ctrl|current_state [4]),
	.datab(\u_i2c_timing_ctrl|Mux16~4_combout ),
	.datac(\u_i2c_timing_ctrl|Mux3~0_combout ),
	.datad(\u_i2c_timing_ctrl|current_state [1]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux17~0 .lut_mask = 16'h0080;
defparam \u_i2c_timing_ctrl|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux19~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux19~0_combout  = (\u_i2c_timing_ctrl|comb~0_combout  & \u_i2c_timing_ctrl|Mux16~4_combout )

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|comb~0_combout ),
	.datac(gnd),
	.datad(\u_i2c_timing_ctrl|Mux16~4_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux19~0 .lut_mask = 16'hCC00;
defparam \u_i2c_timing_ctrl|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux16~2 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux16~2_combout  = (((\u_i2c_timing_ctrl|current_state [4]) # (!\u_i2c_timing_ctrl|current_state [1])) # (!\u_i2c_timing_ctrl|current_state [0])) # (!\u_i2c_timing_ctrl|current_state [3])

	.dataa(\u_i2c_timing_ctrl|current_state [3]),
	.datab(\u_i2c_timing_ctrl|current_state [0]),
	.datac(\u_i2c_timing_ctrl|current_state [4]),
	.datad(\u_i2c_timing_ctrl|current_state [1]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux16~2 .lut_mask = 16'hF7FF;
defparam \u_i2c_timing_ctrl|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux16~5 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux16~5_combout  = (\u_i2c_timing_ctrl|current_state [2] & (((\u_i2c_timing_ctrl|Mux16~2_combout ) # (!\u_i2c_timing_ctrl|i2c_transfer_en~q )))) # (!\u_i2c_timing_ctrl|current_state [2] & ((\u_i2c_timing_ctrl|Mux16~1_combout ) # 
// ((\u_i2c_timing_ctrl|i2c_transfer_en~q ))))

	.dataa(\u_i2c_timing_ctrl|Mux16~1_combout ),
	.datab(\u_i2c_timing_ctrl|current_state [2]),
	.datac(\u_i2c_timing_ctrl|Mux16~2_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux16~5 .lut_mask = 16'hF3EE;
defparam \u_i2c_timing_ctrl|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux18~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux18~0_combout  = (!\u_i2c_timing_ctrl|i2c_transfer_en~q  & (\u_i2c_timing_ctrl|comb~0_combout  & (\u_i2c_timing_ctrl|current_state [1] $ (\u_i2c_timing_ctrl|current_state [0]))))

	.dataa(\u_i2c_timing_ctrl|current_state [1]),
	.datab(\u_i2c_timing_ctrl|current_state [0]),
	.datac(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.datad(\u_i2c_timing_ctrl|comb~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux18~0 .lut_mask = 16'h0600;
defparam \u_i2c_timing_ctrl|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux18~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux18~1_combout  = (\u_i2c_timing_ctrl|current_state [0] & (!\u_i2c_timing_ctrl|current_state [1] & (\u_i2c_timing_ctrl|current_state [4] & \u_i2c_timing_ctrl|Mux3~0_combout )))

	.dataa(\u_i2c_timing_ctrl|current_state [0]),
	.datab(\u_i2c_timing_ctrl|current_state [1]),
	.datac(\u_i2c_timing_ctrl|current_state [4]),
	.datad(\u_i2c_timing_ctrl|Mux3~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux18~1 .lut_mask = 16'h2000;
defparam \u_i2c_timing_ctrl|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux18~2 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux18~2_combout  = (\u_i2c_timing_ctrl|Mux18~0_combout ) # ((\u_i2c_timing_ctrl|always4~0_combout  & (!\u_i2c_timing_ctrl|i2c_stream_cnt [0] & \u_i2c_timing_ctrl|Mux18~1_combout )))

	.dataa(\u_i2c_timing_ctrl|always4~0_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_stream_cnt [0]),
	.datac(\u_i2c_timing_ctrl|Mux18~0_combout ),
	.datad(\u_i2c_timing_ctrl|Mux18~1_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux18~2 .lut_mask = 16'hF2F0;
defparam \u_i2c_timing_ctrl|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr0~0 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr0~0_combout  = (!\u_i2c_timing_ctrl|Mux20~1_combout  & (\u_i2c_timing_ctrl|Mux16~5_combout  & !\u_i2c_timing_ctrl|Mux18~2_combout ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|Mux20~1_combout ),
	.datac(\u_i2c_timing_ctrl|Mux16~5_combout ),
	.datad(\u_i2c_timing_ctrl|Mux18~2_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr0~0 .lut_mask = 16'h0030;
defparam \u_i2c_timing_ctrl|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr0 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr0~combout  = (\u_i2c_timing_ctrl|Mux21~1_combout ) # ((\u_i2c_timing_ctrl|Mux17~0_combout ) # ((\u_i2c_timing_ctrl|Mux19~0_combout ) # (!\u_i2c_timing_ctrl|WideOr0~0_combout )))

	.dataa(\u_i2c_timing_ctrl|Mux21~1_combout ),
	.datab(\u_i2c_timing_ctrl|Mux17~0_combout ),
	.datac(\u_i2c_timing_ctrl|Mux19~0_combout ),
	.datad(\u_i2c_timing_ctrl|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr0 .lut_mask = 16'hFEFF;
defparam \u_i2c_timing_ctrl|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N27
dffeas \u_i2c_timing_ctrl|current_state[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|WideOr0~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|current_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|current_state[4] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|current_state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux5~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux5~0_combout  = (!\u_i2c_timing_ctrl|current_state [4] & !\u_i2c_timing_ctrl|current_state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_i2c_timing_ctrl|current_state [4]),
	.datad(\u_i2c_timing_ctrl|current_state [1]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux5~0 .lut_mask = 16'h000F;
defparam \u_i2c_timing_ctrl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N22
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux9~2 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux9~2_combout  = (\u_i2c_timing_ctrl|current_state [3]) # ((!\u_i2c_timing_ctrl|i2c_config_index [7] & (!\u_i2c_timing_ctrl|delay_cnt [8] & \u_i2c_timing_ctrl|Equal0~4_combout )))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.datab(\u_i2c_timing_ctrl|current_state [3]),
	.datac(\u_i2c_timing_ctrl|delay_cnt [8]),
	.datad(\u_i2c_timing_ctrl|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux9~2 .lut_mask = 16'hCDCC;
defparam \u_i2c_timing_ctrl|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N30
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux9~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux9~0_combout  = (\u_I2C_OV7725_YUV422_Config|WideOr9~0_combout  & (!\u_i2c_timing_ctrl|i2c_config_index [6] & (!\u_i2c_timing_ctrl|i2c_config_index [2] & !\u_i2c_timing_ctrl|i2c_config_index [1])))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr9~0_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux9~0 .lut_mask = 16'h0002;
defparam \u_i2c_timing_ctrl|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux9~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux9~1_combout  = (\u_i2c_timing_ctrl|current_state [3] & ((\u_i2c_timing_ctrl|i2c_transfer_en~q ) # ((!\u_i2c_timing_ctrl|current_state [0])))) # (!\u_i2c_timing_ctrl|current_state [3] & (((\u_i2c_timing_ctrl|current_state [0]) # 
// (!\u_i2c_timing_ctrl|Mux9~0_combout )) # (!\u_i2c_timing_ctrl|i2c_transfer_en~q )))

	.dataa(\u_i2c_timing_ctrl|current_state [3]),
	.datab(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.datac(\u_i2c_timing_ctrl|Mux9~0_combout ),
	.datad(\u_i2c_timing_ctrl|current_state [0]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux9~1 .lut_mask = 16'hDDBF;
defparam \u_i2c_timing_ctrl|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux9~3 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux9~3_combout  = (\u_i2c_timing_ctrl|current_state [2]) # (((\u_i2c_timing_ctrl|Mux9~1_combout ) # (!\u_i2c_timing_ctrl|Mux9~2_combout )) # (!\u_i2c_timing_ctrl|Mux5~0_combout ))

	.dataa(\u_i2c_timing_ctrl|current_state [2]),
	.datab(\u_i2c_timing_ctrl|Mux5~0_combout ),
	.datac(\u_i2c_timing_ctrl|Mux9~2_combout ),
	.datad(\u_i2c_timing_ctrl|Mux9~1_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux9~3 .lut_mask = 16'hFFBF;
defparam \u_i2c_timing_ctrl|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux16~3 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux16~3_combout  = ((\u_i2c_timing_ctrl|current_state [0]) # ((\u_i2c_timing_ctrl|current_state [4]) # (\u_i2c_timing_ctrl|current_state [1]))) # (!\u_i2c_timing_ctrl|current_state [3])

	.dataa(\u_i2c_timing_ctrl|current_state [3]),
	.datab(\u_i2c_timing_ctrl|current_state [0]),
	.datac(\u_i2c_timing_ctrl|current_state [4]),
	.datad(\u_i2c_timing_ctrl|current_state [1]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux16~3 .lut_mask = 16'hFFFD;
defparam \u_i2c_timing_ctrl|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr1~4 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr1~4_combout  = ((\u_i2c_timing_ctrl|current_state [2] & ((\u_i2c_timing_ctrl|Mux16~3_combout ))) # (!\u_i2c_timing_ctrl|current_state [2] & (\u_i2c_timing_ctrl|Mux16~2_combout ))) # (!\u_i2c_timing_ctrl|Mux12~0_combout )

	.dataa(\u_i2c_timing_ctrl|Mux16~2_combout ),
	.datab(\u_i2c_timing_ctrl|current_state [2]),
	.datac(\u_i2c_timing_ctrl|Mux16~3_combout ),
	.datad(\u_i2c_timing_ctrl|Mux12~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr1~4 .lut_mask = 16'hE2FF;
defparam \u_i2c_timing_ctrl|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr1~3 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr1~3_combout  = (\u_i2c_timing_ctrl|current_state [4]) # ((\u_i2c_timing_ctrl|current_state [0] $ (!\u_i2c_timing_ctrl|current_state [1])) # (!\u_i2c_timing_ctrl|current_state [3]))

	.dataa(\u_i2c_timing_ctrl|current_state [4]),
	.datab(\u_i2c_timing_ctrl|current_state [0]),
	.datac(\u_i2c_timing_ctrl|current_state [3]),
	.datad(\u_i2c_timing_ctrl|current_state [1]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr1~3 .lut_mask = 16'hEFBF;
defparam \u_i2c_timing_ctrl|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr1~5 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr1~5_combout  = (\u_i2c_timing_ctrl|WideOr1~4_combout  & (((\u_i2c_timing_ctrl|current_state [2]) # (\u_i2c_timing_ctrl|WideOr1~3_combout )) # (!\u_i2c_timing_ctrl|Mux10~0_combout )))

	.dataa(\u_i2c_timing_ctrl|Mux10~0_combout ),
	.datab(\u_i2c_timing_ctrl|current_state [2]),
	.datac(\u_i2c_timing_ctrl|WideOr1~4_combout ),
	.datad(\u_i2c_timing_ctrl|WideOr1~3_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr1~5 .lut_mask = 16'hF0D0;
defparam \u_i2c_timing_ctrl|WideOr1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr1~1 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr1~1_combout  = ((\u_i2c_timing_ctrl|Mux11~0_combout  & (!\u_i2c_timing_ctrl|current_state [2] & \u_i2c_timing_ctrl|current_state [3]))) # (!\u_i2c_timing_ctrl|WideOr1~0_combout )

	.dataa(\u_i2c_timing_ctrl|Mux11~0_combout ),
	.datab(\u_i2c_timing_ctrl|WideOr1~0_combout ),
	.datac(\u_i2c_timing_ctrl|current_state [2]),
	.datad(\u_i2c_timing_ctrl|current_state [3]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr1~1 .lut_mask = 16'h3B33;
defparam \u_i2c_timing_ctrl|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr1 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr1~combout  = (\u_i2c_timing_ctrl|WideOr1~2_combout ) # (((\u_i2c_timing_ctrl|WideOr1~1_combout ) # (!\u_i2c_timing_ctrl|WideOr1~5_combout )) # (!\u_i2c_timing_ctrl|Mux9~3_combout ))

	.dataa(\u_i2c_timing_ctrl|WideOr1~2_combout ),
	.datab(\u_i2c_timing_ctrl|Mux9~3_combout ),
	.datac(\u_i2c_timing_ctrl|WideOr1~5_combout ),
	.datad(\u_i2c_timing_ctrl|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr1 .lut_mask = 16'hFFBF;
defparam \u_i2c_timing_ctrl|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N29
dffeas \u_i2c_timing_ctrl|current_state[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|WideOr1~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|current_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|current_state[3] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|current_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N20
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux15~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux15~0_combout  = (\u_i2c_timing_ctrl|current_state [3] & (\u_i2c_timing_ctrl|current_state [2] & !\u_i2c_timing_ctrl|current_state [4]))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|current_state [3]),
	.datac(\u_i2c_timing_ctrl|current_state [2]),
	.datad(\u_i2c_timing_ctrl|current_state [4]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux15~0 .lut_mask = 16'h00C0;
defparam \u_i2c_timing_ctrl|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N24
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux8~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux8~0_combout  = (\u_i2c_timing_ctrl|current_state [1] & ((\u_i2c_timing_ctrl|current_state [3]) # ((!\u_i2c_timing_ctrl|i2c_transfer_en~q ) # (!\u_i2c_timing_ctrl|current_state [2])))) # (!\u_i2c_timing_ctrl|current_state [1] & 
// (((\u_i2c_timing_ctrl|current_state [2]) # (\u_i2c_timing_ctrl|i2c_transfer_en~q )) # (!\u_i2c_timing_ctrl|current_state [3])))

	.dataa(\u_i2c_timing_ctrl|current_state [1]),
	.datab(\u_i2c_timing_ctrl|current_state [3]),
	.datac(\u_i2c_timing_ctrl|current_state [2]),
	.datad(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux8~0 .lut_mask = 16'hDFFB;
defparam \u_i2c_timing_ctrl|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N2
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux8~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux8~1_combout  = (\u_i2c_timing_ctrl|current_state [4]) # ((\u_i2c_timing_ctrl|Mux8~0_combout ) # (\u_i2c_timing_ctrl|current_state [3] $ (!\u_i2c_timing_ctrl|current_state [0])))

	.dataa(\u_i2c_timing_ctrl|current_state [4]),
	.datab(\u_i2c_timing_ctrl|current_state [3]),
	.datac(\u_i2c_timing_ctrl|current_state [0]),
	.datad(\u_i2c_timing_ctrl|Mux8~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux8~1 .lut_mask = 16'hFFEB;
defparam \u_i2c_timing_ctrl|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N4
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr4~0 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr4~0_combout  = (\u_i2c_timing_ctrl|Mux0~1_combout ) # (((\u_i2c_timing_ctrl|Mux14~0_combout  & \u_i2c_timing_ctrl|Mux15~0_combout )) # (!\u_i2c_timing_ctrl|Mux8~1_combout ))

	.dataa(\u_i2c_timing_ctrl|Mux14~0_combout ),
	.datab(\u_i2c_timing_ctrl|Mux15~0_combout ),
	.datac(\u_i2c_timing_ctrl|Mux0~1_combout ),
	.datad(\u_i2c_timing_ctrl|Mux8~1_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr4~0 .lut_mask = 16'hF8FF;
defparam \u_i2c_timing_ctrl|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N30
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr4~1 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr4~1_combout  = (\u_i2c_timing_ctrl|i2c_wdata[0]~8_combout  & (!\u_i2c_timing_ctrl|WideOr4~0_combout  & (\u_i2c_timing_ctrl|WideOr1~5_combout  & \u_i2c_timing_ctrl|WideOr0~0_combout )))

	.dataa(\u_i2c_timing_ctrl|i2c_wdata[0]~8_combout ),
	.datab(\u_i2c_timing_ctrl|WideOr4~0_combout ),
	.datac(\u_i2c_timing_ctrl|WideOr1~5_combout ),
	.datad(\u_i2c_timing_ctrl|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr4~1 .lut_mask = 16'h2000;
defparam \u_i2c_timing_ctrl|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N31
dffeas \u_i2c_timing_ctrl|current_state[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|WideOr4~1_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|current_state[0] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux16~4 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux16~4_combout  = (\u_i2c_timing_ctrl|current_state [0] & (((\u_i2c_timing_ctrl|i2c_stream_cnt [0]) # (!\u_i2c_timing_ctrl|always4~0_combout )))) # (!\u_i2c_timing_ctrl|current_state [0] & (\u_i2c_timing_ctrl|i2c_transfer_en~q ))

	.dataa(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.datab(\u_i2c_timing_ctrl|current_state [0]),
	.datac(\u_i2c_timing_ctrl|i2c_stream_cnt [0]),
	.datad(\u_i2c_timing_ctrl|always4~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux16~4 .lut_mask = 16'hE2EE;
defparam \u_i2c_timing_ctrl|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr13~0 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr13~0_combout  = (!\u_i2c_timing_ctrl|Mux18~2_combout  & (((\u_i2c_timing_ctrl|current_state [3] & \u_i2c_timing_ctrl|current_state [2])) # (!\u_i2c_timing_ctrl|Mux11~0_combout )))

	.dataa(\u_i2c_timing_ctrl|Mux11~0_combout ),
	.datab(\u_i2c_timing_ctrl|current_state [3]),
	.datac(\u_i2c_timing_ctrl|current_state [2]),
	.datad(\u_i2c_timing_ctrl|Mux18~2_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr13~0 .lut_mask = 16'h00D5;
defparam \u_i2c_timing_ctrl|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr3 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr3~combout  = (\u_i2c_timing_ctrl|WideOr3~2_combout ) # (((\u_i2c_timing_ctrl|Mux16~4_combout  & \u_i2c_timing_ctrl|comb~0_combout )) # (!\u_i2c_timing_ctrl|WideOr13~0_combout ))

	.dataa(\u_i2c_timing_ctrl|WideOr3~2_combout ),
	.datab(\u_i2c_timing_ctrl|Mux16~4_combout ),
	.datac(\u_i2c_timing_ctrl|WideOr13~0_combout ),
	.datad(\u_i2c_timing_ctrl|comb~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr3 .lut_mask = 16'hEFAF;
defparam \u_i2c_timing_ctrl|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N29
dffeas \u_i2c_timing_ctrl|current_state[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|WideOr3~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|current_state[1] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux16~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux16~0_combout  = (\u_i2c_timing_ctrl|current_state [0] & (((!\u_i2c_timing_ctrl|i2c_transfer_en~q )))) # (!\u_i2c_timing_ctrl|current_state [0] & (\u_i2c_timing_ctrl|always4~0_combout  & (!\u_i2c_timing_ctrl|i2c_stream_cnt [0])))

	.dataa(\u_i2c_timing_ctrl|always4~0_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_stream_cnt [0]),
	.datac(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.datad(\u_i2c_timing_ctrl|current_state [0]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux16~0 .lut_mask = 16'h0F22;
defparam \u_i2c_timing_ctrl|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector13~5 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector13~5_combout  = ((\u_i2c_timing_ctrl|current_state [1]) # ((\u_i2c_timing_ctrl|current_state [4]) # (!\u_i2c_timing_ctrl|Mux16~0_combout ))) # (!\u_i2c_timing_ctrl|current_state [2])

	.dataa(\u_i2c_timing_ctrl|current_state [2]),
	.datab(\u_i2c_timing_ctrl|current_state [1]),
	.datac(\u_i2c_timing_ctrl|current_state [4]),
	.datad(\u_i2c_timing_ctrl|Mux16~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector13~5 .lut_mask = 16'hFDFF;
defparam \u_i2c_timing_ctrl|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr13~2 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr13~2_combout  = (\u_i2c_timing_ctrl|WideOr13~0_combout  & ((!\u_i2c_timing_ctrl|comb~0_combout ) # (!\u_i2c_timing_ctrl|Mux16~4_combout )))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|Mux16~4_combout ),
	.datac(\u_i2c_timing_ctrl|WideOr13~0_combout ),
	.datad(\u_i2c_timing_ctrl|comb~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr13~2 .lut_mask = 16'h30F0;
defparam \u_i2c_timing_ctrl|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector13~2 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector13~2_combout  = (\u_i2c_timing_ctrl|Selector13~5_combout  & (((\u_i2c_timing_ctrl|Mux0~1_combout ) # (!\u_i2c_timing_ctrl|WideOr13~2_combout )) # (!\u_i2c_timing_ctrl|WideOr13~1_combout )))

	.dataa(\u_i2c_timing_ctrl|WideOr13~1_combout ),
	.datab(\u_i2c_timing_ctrl|Selector13~5_combout ),
	.datac(\u_i2c_timing_ctrl|Mux0~1_combout ),
	.datad(\u_i2c_timing_ctrl|WideOr13~2_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector13~2 .lut_mask = 16'hC4CC;
defparam \u_i2c_timing_ctrl|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N16
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr13~1 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr13~1_combout  = (\u_i2c_timing_ctrl|Mux8~1_combout  & ((\u_i2c_timing_ctrl|i2c_transfer_en~q  $ (!\u_i2c_timing_ctrl|current_state [0])) # (!\u_i2c_timing_ctrl|Mux21~0_combout )))

	.dataa(\u_i2c_timing_ctrl|Mux21~0_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.datac(\u_i2c_timing_ctrl|current_state [0]),
	.datad(\u_i2c_timing_ctrl|Mux8~1_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr13~1 .lut_mask = 16'hD700;
defparam \u_i2c_timing_ctrl|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux11~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux11~0_combout  = (\u_i2c_timing_ctrl|current_state [1] & (!\u_i2c_timing_ctrl|current_state [4] & \u_i2c_timing_ctrl|Mux16~0_combout ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|current_state [1]),
	.datac(\u_i2c_timing_ctrl|current_state [4]),
	.datad(\u_i2c_timing_ctrl|Mux16~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux11~0 .lut_mask = 16'h0C00;
defparam \u_i2c_timing_ctrl|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr14~0 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr14~0_combout  = (\u_i2c_timing_ctrl|Selector13~5_combout  & (\u_i2c_timing_ctrl|WideOr13~1_combout  & ((\u_i2c_timing_ctrl|current_state [2]) # (!\u_i2c_timing_ctrl|Mux11~0_combout ))))

	.dataa(\u_i2c_timing_ctrl|current_state [2]),
	.datab(\u_i2c_timing_ctrl|Selector13~5_combout ),
	.datac(\u_i2c_timing_ctrl|WideOr13~1_combout ),
	.datad(\u_i2c_timing_ctrl|Mux11~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr14~0 .lut_mask = 16'h80C0;
defparam \u_i2c_timing_ctrl|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \u_i2c_timing_ctrl|WideOr14~1 (
// Equation(s):
// \u_i2c_timing_ctrl|WideOr14~1_combout  = (\u_i2c_timing_ctrl|WideOr14~0_combout  & (!\u_i2c_timing_ctrl|Mux19~0_combout  & ((\u_i2c_timing_ctrl|Mux0~1_combout ) # (!\u_i2c_timing_ctrl|WideOr13~2_combout ))))

	.dataa(\u_i2c_timing_ctrl|WideOr13~2_combout ),
	.datab(\u_i2c_timing_ctrl|WideOr14~0_combout ),
	.datac(\u_i2c_timing_ctrl|Mux0~1_combout ),
	.datad(\u_i2c_timing_ctrl|Mux19~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|WideOr14~1 .lut_mask = 16'h00C4;
defparam \u_i2c_timing_ctrl|WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector15~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector15~0_combout  = (!\u_i2c_timing_ctrl|Mux18~2_combout  & (((\u_i2c_timing_ctrl|current_state [3]) # (!\u_i2c_timing_ctrl|current_state [2])) # (!\u_i2c_timing_ctrl|Mux11~0_combout )))

	.dataa(\u_i2c_timing_ctrl|Mux11~0_combout ),
	.datab(\u_i2c_timing_ctrl|current_state [3]),
	.datac(\u_i2c_timing_ctrl|current_state [2]),
	.datad(\u_i2c_timing_ctrl|Mux18~2_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector15~0 .lut_mask = 16'h00DF;
defparam \u_i2c_timing_ctrl|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector15~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector15~1_combout  = (\cmos_sdat~input_o  & (!\u_i2c_timing_ctrl|WideOr14~1_combout  & (\u_i2c_timing_ctrl|i2c_ack3~q ))) # (!\cmos_sdat~input_o  & (((!\u_i2c_timing_ctrl|WideOr14~1_combout  & \u_i2c_timing_ctrl|i2c_ack3~q )) # 
// (!\u_i2c_timing_ctrl|Selector15~0_combout )))

	.dataa(\cmos_sdat~input_o ),
	.datab(\u_i2c_timing_ctrl|WideOr14~1_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_ack3~q ),
	.datad(\u_i2c_timing_ctrl|Selector15~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector15~1 .lut_mask = 16'h3075;
defparam \u_i2c_timing_ctrl|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_capture_en~5 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_capture_en~5_combout  = (\u_i2c_timing_ctrl|i2c_capture_en~3_combout  & (\u_i2c_timing_ctrl|i2c_capture_en~4_combout  & \u_i2c_timing_ctrl|clk_cnt [6]))

	.dataa(\u_i2c_timing_ctrl|i2c_capture_en~3_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_capture_en~4_combout ),
	.datac(\u_i2c_timing_ctrl|clk_cnt [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_capture_en~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_capture_en~5 .lut_mask = 16'h8080;
defparam \u_i2c_timing_ctrl|i2c_capture_en~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \u_i2c_timing_ctrl|i2c_capture_en (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|i2c_capture_en~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_capture_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_capture_en .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_capture_en .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N25
dffeas \u_i2c_timing_ctrl|i2c_ack3 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_capture_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_ack3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_ack3 .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_ack3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_wdata~5 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_wdata~5_combout  = (!\u_i2c_timing_ctrl|current_state [2] & (\u_i2c_timing_ctrl|current_state [1] & (!\u_i2c_timing_ctrl|current_state [4] & \u_i2c_timing_ctrl|Mux16~0_combout )))

	.dataa(\u_i2c_timing_ctrl|current_state [2]),
	.datab(\u_i2c_timing_ctrl|current_state [1]),
	.datac(\u_i2c_timing_ctrl|current_state [4]),
	.datad(\u_i2c_timing_ctrl|Mux16~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_wdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_wdata~5 .lut_mask = 16'h0400;
defparam \u_i2c_timing_ctrl|i2c_wdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector13~3 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector13~3_combout  = (\cmos_sdat~input_o ) # (!\u_i2c_timing_ctrl|i2c_wdata~5_combout )

	.dataa(\cmos_sdat~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_i2c_timing_ctrl|i2c_wdata~5_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector13~3 .lut_mask = 16'hAAFF;
defparam \u_i2c_timing_ctrl|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector13~4 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector13~4_combout  = ((\u_i2c_timing_ctrl|i2c_ack1~q  & ((!\u_i2c_timing_ctrl|Selector13~2_combout ) # (!\u_i2c_timing_ctrl|i2c_wdata[0]~9_combout )))) # (!\u_i2c_timing_ctrl|Selector13~3_combout )

	.dataa(\u_i2c_timing_ctrl|i2c_wdata[0]~9_combout ),
	.datab(\u_i2c_timing_ctrl|Selector13~2_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_ack1~q ),
	.datad(\u_i2c_timing_ctrl|Selector13~3_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector13~4 .lut_mask = 16'h70FF;
defparam \u_i2c_timing_ctrl|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \u_i2c_timing_ctrl|i2c_ack1 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|Selector13~4_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_capture_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_ack1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_ack1 .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_ack1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector16~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector16~0_combout  = (((\u_i2c_timing_ctrl|WideOr13~1_combout ) # (!\u_i2c_timing_ctrl|i2c_ack1~q )) # (!\u_i2c_timing_ctrl|i2c_ack3~q )) # (!\u_i2c_timing_ctrl|i2c_ack2~q )

	.dataa(\u_i2c_timing_ctrl|i2c_ack2~q ),
	.datab(\u_i2c_timing_ctrl|i2c_ack3~q ),
	.datac(\u_i2c_timing_ctrl|WideOr13~1_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_ack1~q ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector16~0 .lut_mask = 16'hF7FF;
defparam \u_i2c_timing_ctrl|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector16~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector16~1_combout  = ((\u_i2c_timing_ctrl|i2c_ack~q  & ((!\u_i2c_timing_ctrl|Selector13~2_combout ) # (!\u_i2c_timing_ctrl|WideOr13~2_combout )))) # (!\u_i2c_timing_ctrl|Selector16~0_combout )

	.dataa(\u_i2c_timing_ctrl|WideOr13~2_combout ),
	.datab(\u_i2c_timing_ctrl|Selector13~2_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_ack~q ),
	.datad(\u_i2c_timing_ctrl|Selector16~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector16~1 .lut_mask = 16'h70FF;
defparam \u_i2c_timing_ctrl|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N31
dffeas \u_i2c_timing_ctrl|i2c_ack (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_capture_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_ack .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N14
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_config_index[7]~27 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_config_index[7]~27_combout  = (\u_i2c_timing_ctrl|i2c_config_index[7]~24_combout  & (\u_i2c_timing_ctrl|i2c_transfer_en~q  & (\u_i2c_timing_ctrl|i2c_ack~q  & !\u_i2c_timing_ctrl|current_state [1])))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index[7]~24_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.datac(\u_i2c_timing_ctrl|i2c_ack~q ),
	.datad(\u_i2c_timing_ctrl|current_state [1]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_config_index[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[7]~27 .lut_mask = 16'h0080;
defparam \u_i2c_timing_ctrl|i2c_config_index[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N3
dffeas \u_i2c_timing_ctrl|i2c_config_index[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|i2c_config_index[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_i2c_timing_ctrl|LessThan4~1_combout ),
	.ena(\u_i2c_timing_ctrl|i2c_config_index[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[1] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_config_index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N4
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_config_index[2]~14 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_config_index[2]~14_combout  = (\u_i2c_timing_ctrl|i2c_config_index [2] & (\u_i2c_timing_ctrl|i2c_config_index[1]~13  $ (GND))) # (!\u_i2c_timing_ctrl|i2c_config_index [2] & (!\u_i2c_timing_ctrl|i2c_config_index[1]~13  & VCC))
// \u_i2c_timing_ctrl|i2c_config_index[2]~15  = CARRY((\u_i2c_timing_ctrl|i2c_config_index [2] & !\u_i2c_timing_ctrl|i2c_config_index[1]~13 ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|i2c_config_index[1]~13 ),
	.combout(\u_i2c_timing_ctrl|i2c_config_index[2]~14_combout ),
	.cout(\u_i2c_timing_ctrl|i2c_config_index[2]~15 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[2]~14 .lut_mask = 16'hC30C;
defparam \u_i2c_timing_ctrl|i2c_config_index[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y5_N5
dffeas \u_i2c_timing_ctrl|i2c_config_index[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|i2c_config_index[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_i2c_timing_ctrl|LessThan4~1_combout ),
	.ena(\u_i2c_timing_ctrl|i2c_config_index[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[2] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_config_index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N6
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_config_index[3]~16 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_config_index[3]~16_combout  = (\u_i2c_timing_ctrl|i2c_config_index [3] & (!\u_i2c_timing_ctrl|i2c_config_index[2]~15 )) # (!\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index[2]~15 ) # (GND)))
// \u_i2c_timing_ctrl|i2c_config_index[3]~17  = CARRY((!\u_i2c_timing_ctrl|i2c_config_index[2]~15 ) # (!\u_i2c_timing_ctrl|i2c_config_index [3]))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|i2c_config_index[2]~15 ),
	.combout(\u_i2c_timing_ctrl|i2c_config_index[3]~16_combout ),
	.cout(\u_i2c_timing_ctrl|i2c_config_index[3]~17 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[3]~16 .lut_mask = 16'h3C3F;
defparam \u_i2c_timing_ctrl|i2c_config_index[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y5_N7
dffeas \u_i2c_timing_ctrl|i2c_config_index[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|i2c_config_index[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_i2c_timing_ctrl|LessThan4~1_combout ),
	.ena(\u_i2c_timing_ctrl|i2c_config_index[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[3] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_config_index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N8
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_config_index[4]~18 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_config_index[4]~18_combout  = (\u_i2c_timing_ctrl|i2c_config_index [4] & (\u_i2c_timing_ctrl|i2c_config_index[3]~17  $ (GND))) # (!\u_i2c_timing_ctrl|i2c_config_index [4] & (!\u_i2c_timing_ctrl|i2c_config_index[3]~17  & VCC))
// \u_i2c_timing_ctrl|i2c_config_index[4]~19  = CARRY((\u_i2c_timing_ctrl|i2c_config_index [4] & !\u_i2c_timing_ctrl|i2c_config_index[3]~17 ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|i2c_config_index[3]~17 ),
	.combout(\u_i2c_timing_ctrl|i2c_config_index[4]~18_combout ),
	.cout(\u_i2c_timing_ctrl|i2c_config_index[4]~19 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[4]~18 .lut_mask = 16'hC30C;
defparam \u_i2c_timing_ctrl|i2c_config_index[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y5_N9
dffeas \u_i2c_timing_ctrl|i2c_config_index[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|i2c_config_index[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_i2c_timing_ctrl|LessThan4~1_combout ),
	.ena(\u_i2c_timing_ctrl|i2c_config_index[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[4] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_config_index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N10
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_config_index[5]~20 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_config_index[5]~20_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & (!\u_i2c_timing_ctrl|i2c_config_index[4]~19 )) # (!\u_i2c_timing_ctrl|i2c_config_index [5] & ((\u_i2c_timing_ctrl|i2c_config_index[4]~19 ) # (GND)))
// \u_i2c_timing_ctrl|i2c_config_index[5]~21  = CARRY((!\u_i2c_timing_ctrl|i2c_config_index[4]~19 ) # (!\u_i2c_timing_ctrl|i2c_config_index [5]))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|i2c_config_index[4]~19 ),
	.combout(\u_i2c_timing_ctrl|i2c_config_index[5]~20_combout ),
	.cout(\u_i2c_timing_ctrl|i2c_config_index[5]~21 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[5]~20 .lut_mask = 16'h3C3F;
defparam \u_i2c_timing_ctrl|i2c_config_index[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y5_N11
dffeas \u_i2c_timing_ctrl|i2c_config_index[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|i2c_config_index[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_i2c_timing_ctrl|LessThan4~1_combout ),
	.ena(\u_i2c_timing_ctrl|i2c_config_index[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[5] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_config_index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N12
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_config_index[6]~22 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_config_index[6]~22_combout  = (\u_i2c_timing_ctrl|i2c_config_index [6] & (\u_i2c_timing_ctrl|i2c_config_index[5]~21  $ (GND))) # (!\u_i2c_timing_ctrl|i2c_config_index [6] & (!\u_i2c_timing_ctrl|i2c_config_index[5]~21  & VCC))
// \u_i2c_timing_ctrl|i2c_config_index[6]~23  = CARRY((\u_i2c_timing_ctrl|i2c_config_index [6] & !\u_i2c_timing_ctrl|i2c_config_index[5]~21 ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_i2c_timing_ctrl|i2c_config_index[5]~21 ),
	.combout(\u_i2c_timing_ctrl|i2c_config_index[6]~22_combout ),
	.cout(\u_i2c_timing_ctrl|i2c_config_index[6]~23 ));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[6]~22 .lut_mask = 16'hC30C;
defparam \u_i2c_timing_ctrl|i2c_config_index[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y5_N13
dffeas \u_i2c_timing_ctrl|i2c_config_index[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|i2c_config_index[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_i2c_timing_ctrl|LessThan4~1_combout ),
	.ena(\u_i2c_timing_ctrl|i2c_config_index[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[6] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_config_index[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \u_i2c_timing_ctrl|i2c_config_index[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|i2c_config_index[0]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_i2c_timing_ctrl|LessThan4~1_combout ),
	.ena(\u_i2c_timing_ctrl|i2c_config_index[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[0] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_config_index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N28
cycloneive_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = (\u_i2c_timing_ctrl|i2c_config_index [7]) # ((\u_i2c_timing_ctrl|i2c_config_index [0]) # (!\u_i2c_timing_ctrl|i2c_config_index [6]))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'hFBFB;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N18
cycloneive_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = ((\comb~1_combout ) # ((\u_system_ctrl_pll|sys_rst_n~0_combout ) # (!\u_I2C_OV7725_YUV422_Config|WideOr9~0_combout ))) # (!\comb~0_combout )

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr9~0_combout ),
	.datad(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.cin(gnd),
	.combout(\comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb~2 .lut_mask = 16'hFFDF;
defparam \comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N5
dffeas \u_CMOS_Capture_RGB565|cmos_vsync_r[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_CMOS_Capture_RGB565|cmos_vsync_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_vsync_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_vsync_r[0] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_vsync_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N28
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~3 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~3_combout  = (\u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~2_combout  & (((\u_CMOS_Capture_RGB565|cmos_fps_cnt [1])))) # (!\u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~2_combout  & ((\u_CMOS_Capture_RGB565|cmos_fps_cnt [0] $ 
// (\u_CMOS_Capture_RGB565|cmos_fps_cnt [1])) # (!\u_CMOS_Capture_RGB565|LessThan0~0_combout )))

	.dataa(\u_CMOS_Capture_RGB565|cmos_fps_cnt [0]),
	.datab(\u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~2_combout ),
	.datac(\u_CMOS_Capture_RGB565|cmos_fps_cnt [1]),
	.datad(\u_CMOS_Capture_RGB565|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~3 .lut_mask = 16'hD2F3;
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N29
dffeas \u_CMOS_Capture_RGB565|cmos_fps_cnt[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_fps_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[1] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N22
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0_combout  = (\u_CMOS_Capture_RGB565|cmos_vsync_r [1] & (\u_CMOS_Capture_RGB565|cmos_fps_cnt [2] & (!\u_CMOS_Capture_RGB565|cmos_vsync_r [0] & \u_CMOS_Capture_RGB565|cmos_fps_cnt [1])))

	.dataa(\u_CMOS_Capture_RGB565|cmos_vsync_r [1]),
	.datab(\u_CMOS_Capture_RGB565|cmos_fps_cnt [2]),
	.datac(\u_CMOS_Capture_RGB565|cmos_vsync_r [0]),
	.datad(\u_CMOS_Capture_RGB565|cmos_fps_cnt [1]),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0 .lut_mask = 16'h0800;
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N6
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~5 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~5_combout  = (\u_CMOS_Capture_RGB565|LessThan0~0_combout  & (\u_CMOS_Capture_RGB565|cmos_fps_cnt [0] $ (((\u_CMOS_Capture_RGB565|cmos_vsync_r [1] & !\u_CMOS_Capture_RGB565|cmos_vsync_r [0])))))

	.dataa(\u_CMOS_Capture_RGB565|cmos_vsync_r [1]),
	.datab(\u_CMOS_Capture_RGB565|cmos_vsync_r [0]),
	.datac(\u_CMOS_Capture_RGB565|cmos_fps_cnt [0]),
	.datad(\u_CMOS_Capture_RGB565|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~5 .lut_mask = 16'hD200;
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N7
dffeas \u_CMOS_Capture_RGB565|cmos_fps_cnt[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_fps_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[0] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N20
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~1 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~1_combout  = (\u_CMOS_Capture_RGB565|cmos_fps_cnt [3]) # ((\u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0_combout  & \u_CMOS_Capture_RGB565|cmos_fps_cnt [0]))

	.dataa(gnd),
	.datab(\u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0_combout ),
	.datac(\u_CMOS_Capture_RGB565|cmos_fps_cnt [3]),
	.datad(\u_CMOS_Capture_RGB565|cmos_fps_cnt [0]),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~1 .lut_mask = 16'hFCF0;
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N21
dffeas \u_CMOS_Capture_RGB565|cmos_fps_cnt[3] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_fps_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[3] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|LessThan0~0 (
// Equation(s):
// \u_CMOS_Capture_RGB565|LessThan0~0_combout  = ((!\u_CMOS_Capture_RGB565|cmos_fps_cnt [2] & !\u_CMOS_Capture_RGB565|cmos_fps_cnt [1])) # (!\u_CMOS_Capture_RGB565|cmos_fps_cnt [3])

	.dataa(\u_CMOS_Capture_RGB565|cmos_fps_cnt [2]),
	.datab(\u_CMOS_Capture_RGB565|cmos_fps_cnt [1]),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_fps_cnt [3]),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|LessThan0~0 .lut_mask = 16'h11FF;
defparam \u_CMOS_Capture_RGB565|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N18
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~2 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~2_combout  = (\u_CMOS_Capture_RGB565|LessThan0~0_combout  & ((\u_CMOS_Capture_RGB565|cmos_vsync_r [0]) # (!\u_CMOS_Capture_RGB565|cmos_vsync_r [1])))

	.dataa(\u_CMOS_Capture_RGB565|cmos_vsync_r [1]),
	.datab(\u_CMOS_Capture_RGB565|cmos_vsync_r [0]),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~2 .lut_mask = 16'hDD00;
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~4 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~4_combout  = (\u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~2_combout  & (((\u_CMOS_Capture_RGB565|cmos_fps_cnt [2])))) # (!\u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~2_combout  & (\u_CMOS_Capture_RGB565|Add0~0_combout  & 
// ((\u_CMOS_Capture_RGB565|LessThan0~0_combout ))))

	.dataa(\u_CMOS_Capture_RGB565|Add0~0_combout ),
	.datab(\u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~2_combout ),
	.datac(\u_CMOS_Capture_RGB565|cmos_fps_cnt [2]),
	.datad(\u_CMOS_Capture_RGB565|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~4 .lut_mask = 16'hE2C0;
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N5
dffeas \u_CMOS_Capture_RGB565|cmos_fps_cnt[2] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_fps_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[2] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_fps_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N26
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|always2~0 (
// Equation(s):
// \u_CMOS_Capture_RGB565|always2~0_combout  = (\u_CMOS_Capture_RGB565|cmos_vsync_r [1] & (\u_CMOS_Capture_RGB565|cmos_fps_cnt [3] & (!\u_CMOS_Capture_RGB565|cmos_vsync_r [0] & \u_CMOS_Capture_RGB565|cmos_fps_cnt [1])))

	.dataa(\u_CMOS_Capture_RGB565|cmos_vsync_r [1]),
	.datab(\u_CMOS_Capture_RGB565|cmos_fps_cnt [3]),
	.datac(\u_CMOS_Capture_RGB565|cmos_vsync_r [0]),
	.datad(\u_CMOS_Capture_RGB565|cmos_fps_cnt [1]),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|always2~0 .lut_mask = 16'h0800;
defparam \u_CMOS_Capture_RGB565|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N8
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|frame_sync_flag~0 (
// Equation(s):
// \u_CMOS_Capture_RGB565|frame_sync_flag~0_combout  = (\u_CMOS_Capture_RGB565|frame_sync_flag~q ) # ((!\u_CMOS_Capture_RGB565|cmos_fps_cnt [0] & (!\u_CMOS_Capture_RGB565|cmos_fps_cnt [2] & \u_CMOS_Capture_RGB565|always2~0_combout )))

	.dataa(\u_CMOS_Capture_RGB565|cmos_fps_cnt [0]),
	.datab(\u_CMOS_Capture_RGB565|cmos_fps_cnt [2]),
	.datac(\u_CMOS_Capture_RGB565|always2~0_combout ),
	.datad(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|frame_sync_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|frame_sync_flag~0 .lut_mask = 16'hFF10;
defparam \u_CMOS_Capture_RGB565|frame_sync_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N28
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|frame_sync_flag~feeder (
// Equation(s):
// \u_CMOS_Capture_RGB565|frame_sync_flag~feeder_combout  = \u_CMOS_Capture_RGB565|frame_sync_flag~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|frame_sync_flag~0_combout ),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|frame_sync_flag~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|frame_sync_flag~feeder .lut_mask = 16'hFF00;
defparam \u_CMOS_Capture_RGB565|frame_sync_flag~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N29
dffeas \u_CMOS_Capture_RGB565|frame_sync_flag (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_CMOS_Capture_RGB565|frame_sync_flag~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|frame_sync_flag .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|frame_sync_flag .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N1
cycloneive_io_ibuf \cmos_href~input (
	.i(cmos_href),
	.ibar(gnd),
	.o(\cmos_href~input_o ));
// synopsys translate_off
defparam \cmos_href~input .bus_hold = "false";
defparam \cmos_href~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N2
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|byte_flag~0 (
// Equation(s):
// \u_CMOS_Capture_RGB565|byte_flag~0_combout  = (!\u_CMOS_Capture_RGB565|byte_flag~q  & \cmos_href~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_CMOS_Capture_RGB565|byte_flag~q ),
	.datad(\cmos_href~input_o ),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|byte_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|byte_flag~0 .lut_mask = 16'h0F00;
defparam \u_CMOS_Capture_RGB565|byte_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N3
dffeas \u_CMOS_Capture_RGB565|byte_flag (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_CMOS_Capture_RGB565|byte_flag~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|byte_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|byte_flag .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|byte_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N3
dffeas \u_CMOS_Capture_RGB565|byte_flag_r (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|byte_flag~q ),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|byte_flag_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|byte_flag_r .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|byte_flag_r .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N25
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  & (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  & 
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0400;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  $ 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  & \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 .lut_mask = 16'h3CF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N31
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  $ 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  & 
// !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 .lut_mask = 16'hF078;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N1
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  & (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  & 
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  $ 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  & \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 .lut_mask = 16'h3CF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N15
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N27
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N7
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0_combout  = (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  & \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0 .lut_mask = 16'h0300;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q  $ 
// (((!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q  & \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0_combout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0 .lut_mask = 16'hA5F0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N29
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N13
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N17
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N5
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9])))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .lut_mask = 16'h8421;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6])))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .lut_mask = 16'hE1C0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout  $ 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout )))) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout )

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 .lut_mask = 16'h5DF7;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N17
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N13
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q  $ 
// (((!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  & (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q  & 
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0 .lut_mask = 16'hE1F0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N15
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N19
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N7
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N17
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N17
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N3
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q  & (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q  & 
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0200;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q  $ 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & 
// !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0 .lut_mask = 16'hF078;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N21
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N29
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N21
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2] $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [2])))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2] $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .lut_mask = 16'h8241;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1])))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .lut_mask = 16'hE1A0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  $ 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0 .lut_mask = 16'h3CF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N23
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N7
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N11
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N29
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N13
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N1
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N5
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3] $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [3])))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3] $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .lut_mask = 16'h8241;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2])))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .lut_mask = 16'h8421;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0])))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .lut_mask = 16'h2184;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout  & \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout )))) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .lut_mask = 16'hE444;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout  $ 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout )))) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout )

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 .lut_mask = 16'h4BFF;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N15
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\u_Sdram_Control_2Port|IN_REQ~q  & (\u_Sdram_Control_2Port|mWR~q  & 
// ((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ) # (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ))))

	.dataa(\u_Sdram_Control_2Port|IN_REQ~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q ),
	.datad(\u_Sdram_Control_2Port|mWR~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hA800;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  $ 
// (((!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q  & (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  & 
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 .lut_mask = 16'hE1F0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N23
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N1
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q  $ 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  & 
// !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 .lut_mask = 16'hF078;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N17
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N27
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q  $ 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q  & \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0_combout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N31
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_b[8] (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_b [8] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_b [8]),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_b[8] .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_b[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N25
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_b [8]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [0] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [1] $ (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [2]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [0]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [1]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h3CC3;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N11
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N9
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q  & 
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity4~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h4000;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q  & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q  & 
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N5
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N19
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N9
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [5])))) 
// # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .lut_mask = 16'h6006;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N1
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N5
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q  $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [7])))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q  $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .lut_mask = 16'h4812;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q )))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 .lut_mask = 16'h4812;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q  $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 .lut_mask = 16'h9000;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [9] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [9])))) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 .lut_mask = 16'h2184;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [6])))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7 .lut_mask = 16'hC300;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout )))) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout  & ((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout ))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8 .lut_mask = 16'hE4A0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N31
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & (\u_CMOS_Capture_RGB565|byte_flag_r~q  & 
// ((!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q ),
	.datab(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(\u_CMOS_Capture_RGB565|byte_flag_r~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'h40C0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N25
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q  $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q  $ 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h9669;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N27
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [1] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [2] $ (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [0]))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [1]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [2]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h6969;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N1
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q  & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q  & 
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity7~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h2000;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N3
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q  & 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & 
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h1000;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N9
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q  $ 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0 .lut_mask = 16'h5AF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N31
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q  $ 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  & (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q  & 
// !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0 .lut_mask = 16'hF078;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N21
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q  $ 
// (((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout  & !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout ),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q ),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0 .lut_mask = 16'hD2D2;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N27
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N31
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N29
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N19
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N27
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8]~feeder_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N5
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [9] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [8])

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [9]),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N29
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N23
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N1
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .lut_mask = 16'h9696;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N3
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [9])))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[6]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[6]~feeder_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[6]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N1
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N9
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N17
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [8] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [9] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [7] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [6])))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [8]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [9]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [7]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N13
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N13
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5] .power_up = "low";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [5])

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N3
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N19
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .lut_mask = 16'hA55A;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N25
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N15
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N23
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N29
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [1] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [2])))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N11
dffeas \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~1 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~1_cout  = CARRY((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [0]) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [0]))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [0]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~1 .lut_mask = 16'h00BB;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~3 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~3_cout  = CARRY((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [1] & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [1] & !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~1_cout )) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [1] & ((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [1]) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [1]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~3 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~5 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~5_cout  = CARRY((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [2] & 
// ((!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [2]))) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [2] & (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [2] & 
// !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~3_cout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [2]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~5 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~7 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~7_cout  = CARRY((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [3] & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [3] & !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~5_cout )) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [3] & ((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [3]) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [3]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~7 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~9 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~9_cout  = CARRY((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [4] & 
// ((!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [4]))) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [4] & (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [4] & 
// !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~7_cout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [4]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~7_cout ),
	.combout(),
	.cout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~9 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~11 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~11_cout  = CARRY((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [5] & 
// ((!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [5]))) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [5] & (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [5] & 
// !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~9_cout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [5]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~9_cout ),
	.combout(),
	.cout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~11 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~13 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~13_cout  = CARRY((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [6] & 
// ((!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ) # (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [6]))) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [6] & (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [6] & 
// !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~11_cout )))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [6]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~11_cout ),
	.combout(),
	.cout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~13 .lut_mask = 16'h002B;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~15 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~15_cout  = CARRY((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [7] & 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [7] & !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~13_cout )) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [7] & ((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [7]) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [7]),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~13_cout ),
	.combout(),
	.cout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~15_cout ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~15 .lut_mask = 16'h004D;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16 (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [8] $ 
// (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~15_cout  $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [8]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe10a [8]),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe10a [8]),
	.cin(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~15_cout ),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16 .lut_mask = 16'hC33C;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|RD_MASK~2 (
// Equation(s):
// \u_Sdram_Control_2Port|RD_MASK~2_combout  = (\u_Sdram_Control_2Port|RD_MASK~3_combout  & ((\u_Sdram_Control_2Port|mRD~q ) # ((!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & 
// !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ))))

	.dataa(\u_Sdram_Control_2Port|RD_MASK~3_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datac(\u_Sdram_Control_2Port|mRD~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|RD_MASK~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|RD_MASK~2 .lut_mask = 16'hA0A2;
defparam \u_Sdram_Control_2Port|RD_MASK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \u_Sdram_Control_2Port|mRD (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|RD_MASK~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mRD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mRD .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mRD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|Pre_RD~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|Pre_RD~feeder_combout  = \u_Sdram_Control_2Port|mRD~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|mRD~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Pre_RD~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Pre_RD~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|Pre_RD~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N5
dffeas \u_Sdram_Control_2Port|Pre_RD (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|Pre_RD~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|Pre_RD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Pre_RD .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|Pre_RD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add4~8 (
// Equation(s):
// \u_Sdram_Control_2Port|Add4~8_combout  = (\u_Sdram_Control_2Port|ST [4] & (\u_Sdram_Control_2Port|Add4~7  $ (GND))) # (!\u_Sdram_Control_2Port|ST [4] & (!\u_Sdram_Control_2Port|Add4~7  & VCC))
// \u_Sdram_Control_2Port|Add4~9  = CARRY((\u_Sdram_Control_2Port|ST [4] & !\u_Sdram_Control_2Port|Add4~7 ))

	.dataa(\u_Sdram_Control_2Port|ST [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add4~7 ),
	.combout(\u_Sdram_Control_2Port|Add4~8_combout ),
	.cout(\u_Sdram_Control_2Port|Add4~9 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add4~8 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_2Port|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|ST[4]~12 (
// Equation(s):
// \u_Sdram_Control_2Port|ST[4]~12_combout  = (\u_Sdram_Control_2Port|Add4~8_combout  & \u_Sdram_Control_2Port|ST[8]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Add4~8_combout ),
	.datad(\u_Sdram_Control_2Port|ST[8]~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|ST[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[4]~12 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|ST[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N27
dffeas \u_Sdram_Control_2Port|ST[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|ST[4]~12_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|ST [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|ST[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|ST[5]~10 (
// Equation(s):
// \u_Sdram_Control_2Port|ST[5]~10_combout  = (\u_Sdram_Control_2Port|Add4~10_combout  & \u_Sdram_Control_2Port|ST[8]~6_combout )

	.dataa(\u_Sdram_Control_2Port|Add4~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|ST[8]~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|ST[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[5]~10 .lut_mask = 16'hAA00;
defparam \u_Sdram_Control_2Port|ST[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N31
dffeas \u_Sdram_Control_2Port|ST[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|ST[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|ST [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|ST[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|Equal5~0 (
// Equation(s):
// \u_Sdram_Control_2Port|Equal5~0_combout  = (!\u_Sdram_Control_2Port|ST [9] & (!\u_Sdram_Control_2Port|ST [7] & (!\u_Sdram_Control_2Port|ST [5] & !\u_Sdram_Control_2Port|ST [6])))

	.dataa(\u_Sdram_Control_2Port|ST [9]),
	.datab(\u_Sdram_Control_2Port|ST [7]),
	.datac(\u_Sdram_Control_2Port|ST [5]),
	.datad(\u_Sdram_Control_2Port|ST [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Equal5~0 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_2Port|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|Equal8~0 (
// Equation(s):
// \u_Sdram_Control_2Port|Equal8~0_combout  = (!\u_Sdram_Control_2Port|ST [2] & (!\u_Sdram_Control_2Port|ST [3] & (!\u_Sdram_Control_2Port|ST [4] & \u_Sdram_Control_2Port|Equal5~0_combout )))

	.dataa(\u_Sdram_Control_2Port|ST [2]),
	.datab(\u_Sdram_Control_2Port|ST [3]),
	.datac(\u_Sdram_Control_2Port|ST [4]),
	.datad(\u_Sdram_Control_2Port|Equal5~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Equal8~0 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_2Port|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|Equal6~0 (
// Equation(s):
// \u_Sdram_Control_2Port|Equal6~0_combout  = (\u_Sdram_Control_2Port|ST [0] & (!\u_Sdram_Control_2Port|ST [8] & (!\u_Sdram_Control_2Port|ST [1] & \u_Sdram_Control_2Port|Equal8~0_combout )))

	.dataa(\u_Sdram_Control_2Port|ST [0]),
	.datab(\u_Sdram_Control_2Port|ST [8]),
	.datac(\u_Sdram_Control_2Port|ST [1]),
	.datad(\u_Sdram_Control_2Port|Equal8~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Equal6~0 .lut_mask = 16'h0200;
defparam \u_Sdram_Control_2Port|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|Selector0~0 (
// Equation(s):
// \u_Sdram_Control_2Port|Selector0~0_combout  = (!\u_Sdram_Control_2Port|Equal6~0_combout  & ((\u_Sdram_Control_2Port|Pre_RD~q ) # (!\u_Sdram_Control_2Port|mRD~q )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|mRD~q ),
	.datac(\u_Sdram_Control_2Port|Pre_RD~q ),
	.datad(\u_Sdram_Control_2Port|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Selector0~0 .lut_mask = 16'h00F3;
defparam \u_Sdram_Control_2Port|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|CMD[0]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|CMD[0]~0_combout  = (\u_Sdram_Control_2Port|ST[4]~0_combout  & (((\u_Sdram_Control_2Port|control1|CMD_ACK~q  & \u_Sdram_Control_2Port|Equal6~0_combout )))) # (!\u_Sdram_Control_2Port|ST[4]~0_combout  & 
// ((\u_Sdram_Control_2Port|Equal5~1_combout ) # ((\u_Sdram_Control_2Port|control1|CMD_ACK~q  & \u_Sdram_Control_2Port|Equal6~0_combout ))))

	.dataa(\u_Sdram_Control_2Port|ST[4]~0_combout ),
	.datab(\u_Sdram_Control_2Port|Equal5~1_combout ),
	.datac(\u_Sdram_Control_2Port|control1|CMD_ACK~q ),
	.datad(\u_Sdram_Control_2Port|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|CMD[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|CMD[0]~0 .lut_mask = 16'hF444;
defparam \u_Sdram_Control_2Port|CMD[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N21
dffeas \u_Sdram_Control_2Port|CMD[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|CMD[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|CMD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|CMD[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|CMD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|Selector1~0 (
// Equation(s):
// \u_Sdram_Control_2Port|Selector1~0_combout  = (\u_Sdram_Control_2Port|mRD~q  & (!\u_Sdram_Control_2Port|Pre_RD~q  & !\u_Sdram_Control_2Port|Equal6~0_combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|mRD~q ),
	.datac(\u_Sdram_Control_2Port|Pre_RD~q ),
	.datad(\u_Sdram_Control_2Port|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Selector1~0 .lut_mask = 16'h000C;
defparam \u_Sdram_Control_2Port|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N31
dffeas \u_Sdram_Control_2Port|CMD[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|CMD[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|CMD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|CMD[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|CMD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Equal2~0 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Equal2~0_combout  = (\u_Sdram_Control_2Port|CMD [1] & !\u_Sdram_Control_2Port|CMD [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|CMD [1]),
	.datad(\u_Sdram_Control_2Port|CMD [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Equal2~0 .lut_mask = 16'h00F0;
defparam \u_Sdram_Control_2Port|control1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N29
dffeas \u_Sdram_Control_2Port|control1|WRITEA (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|WRITEA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|WRITEA .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|WRITEA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|always0~6 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|always0~6_combout  = (\u_Sdram_Control_2Port|command1|always0~1_combout  & (!\u_Sdram_Control_2Port|command1|do_writea~q  & (!\u_Sdram_Control_2Port|control1|REF_REQ~q  & \u_Sdram_Control_2Port|control1|WRITEA~q )))

	.dataa(\u_Sdram_Control_2Port|command1|always0~1_combout ),
	.datab(\u_Sdram_Control_2Port|command1|do_writea~q ),
	.datac(\u_Sdram_Control_2Port|control1|REF_REQ~q ),
	.datad(\u_Sdram_Control_2Port|control1|WRITEA~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|always0~6 .lut_mask = 16'h0200;
defparam \u_Sdram_Control_2Port|command1|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|ex_write~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|ex_write~0_combout  = (\u_Sdram_Control_2Port|PM_STOP~q  & (!\u_Sdram_Control_2Port|command1|rp_shift[0]~0_combout  & ((\u_Sdram_Control_2Port|command1|always0~6_combout ) # (\u_Sdram_Control_2Port|command1|ex_write~q )))) 
// # (!\u_Sdram_Control_2Port|PM_STOP~q  & ((\u_Sdram_Control_2Port|command1|always0~6_combout ) # ((\u_Sdram_Control_2Port|command1|ex_write~q ))))

	.dataa(\u_Sdram_Control_2Port|PM_STOP~q ),
	.datab(\u_Sdram_Control_2Port|command1|always0~6_combout ),
	.datac(\u_Sdram_Control_2Port|command1|ex_write~q ),
	.datad(\u_Sdram_Control_2Port|command1|rp_shift[0]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|ex_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|ex_write~0 .lut_mask = 16'h54FC;
defparam \u_Sdram_Control_2Port|command1|ex_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N27
dffeas \u_Sdram_Control_2Port|command1|ex_write (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|ex_write~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|ex_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|ex_write .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|ex_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|rp_shift[0]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|rp_shift[0]~0_combout  = (\u_Sdram_Control_2Port|command1|command_done~q  & (\u_Sdram_Control_2Port|command1|command_delay [0] & ((\u_Sdram_Control_2Port|command1|ex_read~q ) # (\u_Sdram_Control_2Port|command1|ex_write~q 
// )))) # (!\u_Sdram_Control_2Port|command1|command_done~q  & ((\u_Sdram_Control_2Port|command1|ex_read~q ) # ((\u_Sdram_Control_2Port|command1|ex_write~q ))))

	.dataa(\u_Sdram_Control_2Port|command1|command_done~q ),
	.datab(\u_Sdram_Control_2Port|command1|ex_read~q ),
	.datac(\u_Sdram_Control_2Port|command1|ex_write~q ),
	.datad(\u_Sdram_Control_2Port|command1|command_delay [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|rp_shift[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rp_shift[0]~0 .lut_mask = 16'hFC54;
defparam \u_Sdram_Control_2Port|command1|rp_shift[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|Equal1~0 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|Equal1~0_combout  = (!\u_Sdram_Control_2Port|CMD [1] & \u_Sdram_Control_2Port|CMD [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|CMD [1]),
	.datad(\u_Sdram_Control_2Port|CMD [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|Equal1~0 .lut_mask = 16'h0F00;
defparam \u_Sdram_Control_2Port|control1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N1
dffeas \u_Sdram_Control_2Port|control1|READA (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|READA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|READA .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|READA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|always0~5 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|always0~5_combout  = (!\u_Sdram_Control_2Port|command1|do_reada~q  & (\u_Sdram_Control_2Port|control1|READA~q  & (!\u_Sdram_Control_2Port|control1|REF_REQ~q  & \u_Sdram_Control_2Port|command1|always0~1_combout )))

	.dataa(\u_Sdram_Control_2Port|command1|do_reada~q ),
	.datab(\u_Sdram_Control_2Port|control1|READA~q ),
	.datac(\u_Sdram_Control_2Port|control1|REF_REQ~q ),
	.datad(\u_Sdram_Control_2Port|command1|always0~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|always0~5 .lut_mask = 16'h0400;
defparam \u_Sdram_Control_2Port|command1|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|ex_read~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|ex_read~0_combout  = (\u_Sdram_Control_2Port|PM_STOP~q  & (!\u_Sdram_Control_2Port|command1|rp_shift[0]~0_combout  & ((\u_Sdram_Control_2Port|command1|ex_read~q ) # (\u_Sdram_Control_2Port|command1|always0~5_combout )))) # 
// (!\u_Sdram_Control_2Port|PM_STOP~q  & (((\u_Sdram_Control_2Port|command1|ex_read~q ) # (\u_Sdram_Control_2Port|command1|always0~5_combout ))))

	.dataa(\u_Sdram_Control_2Port|PM_STOP~q ),
	.datab(\u_Sdram_Control_2Port|command1|rp_shift[0]~0_combout ),
	.datac(\u_Sdram_Control_2Port|command1|ex_read~q ),
	.datad(\u_Sdram_Control_2Port|command1|always0~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|ex_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|ex_read~0 .lut_mask = 16'h7770;
defparam \u_Sdram_Control_2Port|command1|ex_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N21
dffeas \u_Sdram_Control_2Port|command1|ex_read (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|ex_read~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|ex_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|ex_read .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|ex_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|mLENGTH[8]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|mLENGTH[8]~0_combout  = (\u_Sdram_Control_2Port|mLENGTH [8]) # ((\u_Sdram_Control_2Port|always4~0_combout  & ((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~16_combout ))))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datac(\u_Sdram_Control_2Port|mLENGTH [8]),
	.datad(\u_Sdram_Control_2Port|always4~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mLENGTH[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mLENGTH[8]~0 .lut_mask = 16'hFBF0;
defparam \u_Sdram_Control_2Port|mLENGTH[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N17
dffeas \u_Sdram_Control_2Port|mLENGTH[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mLENGTH[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mLENGTH [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mLENGTH[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mLENGTH[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|Equal0~0 (
// Equation(s):
// \u_Sdram_Control_2Port|Equal0~0_combout  = \u_Sdram_Control_2Port|ST [8] $ (\u_Sdram_Control_2Port|mLENGTH [8])

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|ST [8]),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|mLENGTH [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Equal0~0 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_2Port|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|Equal0~1 (
// Equation(s):
// \u_Sdram_Control_2Port|Equal0~1_combout  = (\u_Sdram_Control_2Port|ST [0] & (\u_Sdram_Control_2Port|ST [1] & (!\u_Sdram_Control_2Port|Equal0~0_combout  & \u_Sdram_Control_2Port|Equal8~0_combout )))

	.dataa(\u_Sdram_Control_2Port|ST [0]),
	.datab(\u_Sdram_Control_2Port|ST [1]),
	.datac(\u_Sdram_Control_2Port|Equal0~0_combout ),
	.datad(\u_Sdram_Control_2Port|Equal8~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Equal0~1 .lut_mask = 16'h0800;
defparam \u_Sdram_Control_2Port|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N25
dffeas \u_Sdram_Control_2Port|PM_STOP (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|PM_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|PM_STOP .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|PM_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|rp_shift~5 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|rp_shift~5_combout  = (!\u_Sdram_Control_2Port|PM_STOP~q  & (\u_Sdram_Control_2Port|command1|rp_shift [3] & ((\u_Sdram_Control_2Port|command1|ex_write~q ) # (\u_Sdram_Control_2Port|command1|ex_read~q ))))

	.dataa(\u_Sdram_Control_2Port|command1|ex_write~q ),
	.datab(\u_Sdram_Control_2Port|command1|ex_read~q ),
	.datac(\u_Sdram_Control_2Port|PM_STOP~q ),
	.datad(\u_Sdram_Control_2Port|command1|rp_shift [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|rp_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rp_shift~5 .lut_mask = 16'h0E00;
defparam \u_Sdram_Control_2Port|command1|rp_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|rp_shift~6 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|rp_shift~6_combout  = (\u_Sdram_Control_2Port|command1|rp_shift~5_combout ) # ((!\u_Sdram_Control_2Port|command1|command_delay [0] & \u_Sdram_Control_2Port|command1|command_done~q ))

	.dataa(\u_Sdram_Control_2Port|command1|command_delay [0]),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|command1|command_done~q ),
	.datad(\u_Sdram_Control_2Port|command1|rp_shift~5_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|rp_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rp_shift~6 .lut_mask = 16'hFF50;
defparam \u_Sdram_Control_2Port|command1|rp_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N29
dffeas \u_Sdram_Control_2Port|command1|rp_shift[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|rp_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|rp_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rp_shift[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|rp_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|rp_shift~4 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|rp_shift~4_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & ((\u_Sdram_Control_2Port|command1|rp_shift [3]) # ((!\u_Sdram_Control_2Port|command1|command_delay [0] & \u_Sdram_Control_2Port|command1|command_done~q 
// ))))

	.dataa(\u_Sdram_Control_2Port|command1|command_delay [0]),
	.datab(\u_Sdram_Control_2Port|command1|rp_shift [3]),
	.datac(\u_Sdram_Control_2Port|command1|command_done~q ),
	.datad(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|rp_shift~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rp_shift~4 .lut_mask = 16'h00DC;
defparam \u_Sdram_Control_2Port|command1|rp_shift~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|rp_shift[0]~1 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|rp_shift[0]~1_combout  = (\u_Sdram_Control_2Port|control1|INIT_REQ~q ) # ((\u_Sdram_Control_2Port|PM_STOP~q ) # (!\u_Sdram_Control_2Port|command1|rp_shift[0]~0_combout ))

	.dataa(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|PM_STOP~q ),
	.datad(\u_Sdram_Control_2Port|command1|rp_shift[0]~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|rp_shift[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rp_shift[0]~1 .lut_mask = 16'hFAFF;
defparam \u_Sdram_Control_2Port|command1|rp_shift[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N9
dffeas \u_Sdram_Control_2Port|command1|rp_shift[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|rp_shift~4_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|command1|rp_shift[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|rp_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rp_shift[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|rp_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|rp_shift~3 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|rp_shift~3_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & ((\u_Sdram_Control_2Port|command1|rp_shift [2]) # ((\u_Sdram_Control_2Port|command1|command_done~q  & !\u_Sdram_Control_2Port|command1|command_delay 
// [0]))))

	.dataa(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datab(\u_Sdram_Control_2Port|command1|rp_shift [2]),
	.datac(\u_Sdram_Control_2Port|command1|command_done~q ),
	.datad(\u_Sdram_Control_2Port|command1|command_delay [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|rp_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rp_shift~3 .lut_mask = 16'h4454;
defparam \u_Sdram_Control_2Port|command1|rp_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N3
dffeas \u_Sdram_Control_2Port|command1|rp_shift[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|rp_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|command1|rp_shift[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|rp_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rp_shift[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|rp_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|rp_shift~2 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|rp_shift~2_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & ((\u_Sdram_Control_2Port|command1|rp_shift [1]) # ((!\u_Sdram_Control_2Port|command1|command_delay [0] & \u_Sdram_Control_2Port|command1|command_done~q 
// ))))

	.dataa(\u_Sdram_Control_2Port|command1|command_delay [0]),
	.datab(\u_Sdram_Control_2Port|command1|rp_shift [1]),
	.datac(\u_Sdram_Control_2Port|command1|command_done~q ),
	.datad(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|rp_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rp_shift~2 .lut_mask = 16'h00DC;
defparam \u_Sdram_Control_2Port|command1|rp_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N31
dffeas \u_Sdram_Control_2Port|command1|rp_shift[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|rp_shift~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|command1|rp_shift[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|rp_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rp_shift[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|rp_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|rp_done~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|rp_done~0_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & ((\u_Sdram_Control_2Port|command1|rp_shift [0]) # ((!\u_Sdram_Control_2Port|command1|command_delay [0] & \u_Sdram_Control_2Port|command1|command_done~q 
// ))))

	.dataa(\u_Sdram_Control_2Port|command1|command_delay [0]),
	.datab(\u_Sdram_Control_2Port|command1|rp_shift [0]),
	.datac(\u_Sdram_Control_2Port|command1|command_done~q ),
	.datad(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|rp_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rp_done~0 .lut_mask = 16'h00DC;
defparam \u_Sdram_Control_2Port|command1|rp_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N11
dffeas \u_Sdram_Control_2Port|command1|rp_done (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|rp_done~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|command1|rp_shift[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|rp_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rp_done .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|rp_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|always0~1 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|always0~1_combout  = (!\u_Sdram_Control_2Port|command1|command_done~q  & !\u_Sdram_Control_2Port|command1|rp_done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|command1|command_done~q ),
	.datad(\u_Sdram_Control_2Port|command1|rp_done~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|always0~1 .lut_mask = 16'h000F;
defparam \u_Sdram_Control_2Port|command1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|always0~2 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|always0~2_combout  = (\u_Sdram_Control_2Port|command1|always0~0_combout  & (\u_Sdram_Control_2Port|command1|always0~1_combout  & ((\u_Sdram_Control_2Port|control1|REFRESH~q ) # (\u_Sdram_Control_2Port|control1|REF_REQ~q 
// ))))

	.dataa(\u_Sdram_Control_2Port|control1|REFRESH~q ),
	.datab(\u_Sdram_Control_2Port|command1|always0~0_combout ),
	.datac(\u_Sdram_Control_2Port|control1|REF_REQ~q ),
	.datad(\u_Sdram_Control_2Port|command1|always0~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|always0~2 .lut_mask = 16'hC800;
defparam \u_Sdram_Control_2Port|command1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N5
dffeas \u_Sdram_Control_2Port|command1|do_refresh (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|always0~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|do_refresh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|do_refresh .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|do_refresh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|CM_ACK~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|CM_ACK~0_combout  = (\u_Sdram_Control_2Port|control1|REF_REQ~q  & ((\u_Sdram_Control_2Port|command1|do_refresh~q  & (\u_Sdram_Control_2Port|command1|CM_ACK~q )) # (!\u_Sdram_Control_2Port|command1|do_refresh~q  & 
// ((\u_Sdram_Control_2Port|command1|always3~0_combout ))))) # (!\u_Sdram_Control_2Port|control1|REF_REQ~q  & (((\u_Sdram_Control_2Port|command1|always3~0_combout ))))

	.dataa(\u_Sdram_Control_2Port|control1|REF_REQ~q ),
	.datab(\u_Sdram_Control_2Port|command1|do_refresh~q ),
	.datac(\u_Sdram_Control_2Port|command1|CM_ACK~q ),
	.datad(\u_Sdram_Control_2Port|command1|always3~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|CM_ACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|CM_ACK~0 .lut_mask = 16'hF780;
defparam \u_Sdram_Control_2Port|command1|CM_ACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N17
dffeas \u_Sdram_Control_2Port|command1|CM_ACK (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|CM_ACK~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|CM_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|CM_ACK .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|CM_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|always1~0 (
// Equation(s):
// \u_Sdram_Control_2Port|control1|always1~0_combout  = (!\u_Sdram_Control_2Port|control1|CMD_ACK~q  & \u_Sdram_Control_2Port|command1|CM_ACK~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|control1|CMD_ACK~q ),
	.datad(\u_Sdram_Control_2Port|command1|CM_ACK~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|always1~0 .lut_mask = 16'h0F00;
defparam \u_Sdram_Control_2Port|control1|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N19
dffeas \u_Sdram_Control_2Port|control1|CMD_ACK (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|always1~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|CMD_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|CMD_ACK .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|CMD_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|ST[4]~1 (
// Equation(s):
// \u_Sdram_Control_2Port|ST[4]~1_combout  = (\u_Sdram_Control_2Port|ST[4]~0_combout  & ((\u_Sdram_Control_2Port|Equal5~1_combout ) # ((!\u_Sdram_Control_2Port|control1|CMD_ACK~q  & \u_Sdram_Control_2Port|Equal6~0_combout )))) # 
// (!\u_Sdram_Control_2Port|ST[4]~0_combout  & (((!\u_Sdram_Control_2Port|control1|CMD_ACK~q  & \u_Sdram_Control_2Port|Equal6~0_combout ))))

	.dataa(\u_Sdram_Control_2Port|ST[4]~0_combout ),
	.datab(\u_Sdram_Control_2Port|Equal5~1_combout ),
	.datac(\u_Sdram_Control_2Port|control1|CMD_ACK~q ),
	.datad(\u_Sdram_Control_2Port|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|ST[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[4]~1 .lut_mask = 16'h8F88;
defparam \u_Sdram_Control_2Port|ST[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add4~0 (
// Equation(s):
// \u_Sdram_Control_2Port|Add4~0_combout  = \u_Sdram_Control_2Port|ST [0] $ (VCC)
// \u_Sdram_Control_2Port|Add4~1  = CARRY(\u_Sdram_Control_2Port|ST [0])

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|ST [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Add4~0_combout ),
	.cout(\u_Sdram_Control_2Port|Add4~1 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add4~0 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_2Port|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|ST[0]~2 (
// Equation(s):
// \u_Sdram_Control_2Port|ST[0]~2_combout  = (\u_Sdram_Control_2Port|Equal5~1_combout ) # ((\u_Sdram_Control_2Port|Add4~0_combout  & ((\u_Sdram_Control_2Port|Equal0~0_combout ) # (!\u_Sdram_Control_2Port|Equal7~0_combout ))))

	.dataa(\u_Sdram_Control_2Port|Equal0~0_combout ),
	.datab(\u_Sdram_Control_2Port|Equal7~0_combout ),
	.datac(\u_Sdram_Control_2Port|Add4~0_combout ),
	.datad(\u_Sdram_Control_2Port|Equal5~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|ST[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[0]~2 .lut_mask = 16'hFFB0;
defparam \u_Sdram_Control_2Port|ST[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|ST[0]~3 (
// Equation(s):
// \u_Sdram_Control_2Port|ST[0]~3_combout  = (\u_Sdram_Control_2Port|ST[4]~1_combout  & (((\u_Sdram_Control_2Port|ST [0])))) # (!\u_Sdram_Control_2Port|ST[4]~1_combout  & (!\u_Sdram_Control_2Port|Equal6~0_combout  & (\u_Sdram_Control_2Port|ST[0]~2_combout 
// )))

	.dataa(\u_Sdram_Control_2Port|Equal6~0_combout ),
	.datab(\u_Sdram_Control_2Port|ST[0]~2_combout ),
	.datac(\u_Sdram_Control_2Port|ST [0]),
	.datad(\u_Sdram_Control_2Port|ST[4]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|ST[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[0]~3 .lut_mask = 16'hF044;
defparam \u_Sdram_Control_2Port|ST[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N25
dffeas \u_Sdram_Control_2Port|ST[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|ST[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|ST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|ST[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add4~2 (
// Equation(s):
// \u_Sdram_Control_2Port|Add4~2_combout  = (\u_Sdram_Control_2Port|ST [1] & (!\u_Sdram_Control_2Port|Add4~1 )) # (!\u_Sdram_Control_2Port|ST [1] & ((\u_Sdram_Control_2Port|Add4~1 ) # (GND)))
// \u_Sdram_Control_2Port|Add4~3  = CARRY((!\u_Sdram_Control_2Port|Add4~1 ) # (!\u_Sdram_Control_2Port|ST [1]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|ST [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add4~1 ),
	.combout(\u_Sdram_Control_2Port|Add4~2_combout ),
	.cout(\u_Sdram_Control_2Port|Add4~3 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add4~2 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|ST[1]~4 (
// Equation(s):
// \u_Sdram_Control_2Port|ST[1]~4_combout  = (\u_Sdram_Control_2Port|Equal6~0_combout ) # ((!\u_Sdram_Control_2Port|Equal4~2_combout  & (!\u_Sdram_Control_2Port|Equal5~1_combout  & \u_Sdram_Control_2Port|Add4~2_combout )))

	.dataa(\u_Sdram_Control_2Port|Equal4~2_combout ),
	.datab(\u_Sdram_Control_2Port|Equal5~1_combout ),
	.datac(\u_Sdram_Control_2Port|Add4~2_combout ),
	.datad(\u_Sdram_Control_2Port|Equal6~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|ST[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[1]~4 .lut_mask = 16'hFF10;
defparam \u_Sdram_Control_2Port|ST[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|ST[1]~5 (
// Equation(s):
// \u_Sdram_Control_2Port|ST[1]~5_combout  = (!\u_Sdram_Control_2Port|ST[4]~1_combout  & \u_Sdram_Control_2Port|ST[1]~4_combout )

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|ST[4]~1_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|ST[1]~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|ST[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[1]~5 .lut_mask = 16'h3300;
defparam \u_Sdram_Control_2Port|ST[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N11
dffeas \u_Sdram_Control_2Port|ST[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|ST[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|ST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|ST[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add4~4 (
// Equation(s):
// \u_Sdram_Control_2Port|Add4~4_combout  = (\u_Sdram_Control_2Port|ST [2] & (\u_Sdram_Control_2Port|Add4~3  $ (GND))) # (!\u_Sdram_Control_2Port|ST [2] & (!\u_Sdram_Control_2Port|Add4~3  & VCC))
// \u_Sdram_Control_2Port|Add4~5  = CARRY((\u_Sdram_Control_2Port|ST [2] & !\u_Sdram_Control_2Port|Add4~3 ))

	.dataa(\u_Sdram_Control_2Port|ST [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add4~3 ),
	.combout(\u_Sdram_Control_2Port|Add4~4_combout ),
	.cout(\u_Sdram_Control_2Port|Add4~5 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add4~4 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_2Port|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|ST[2]~11 (
// Equation(s):
// \u_Sdram_Control_2Port|ST[2]~11_combout  = (\u_Sdram_Control_2Port|Add4~4_combout  & \u_Sdram_Control_2Port|ST[8]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Add4~4_combout ),
	.datad(\u_Sdram_Control_2Port|ST[8]~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|ST[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[2]~11 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|ST[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N13
dffeas \u_Sdram_Control_2Port|ST[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|ST[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|ST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|ST[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|Equal5~2 (
// Equation(s):
// \u_Sdram_Control_2Port|Equal5~2_combout  = (\u_Sdram_Control_2Port|Equal5~0_combout  & (!\u_Sdram_Control_2Port|ST [4] & !\u_Sdram_Control_2Port|ST [3]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|Equal5~0_combout ),
	.datac(\u_Sdram_Control_2Port|ST [4]),
	.datad(\u_Sdram_Control_2Port|ST [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Equal5~2 .lut_mask = 16'h000C;
defparam \u_Sdram_Control_2Port|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|Equal7~0 (
// Equation(s):
// \u_Sdram_Control_2Port|Equal7~0_combout  = (\u_Sdram_Control_2Port|ST [0] & (\u_Sdram_Control_2Port|ST [2] & (\u_Sdram_Control_2Port|ST [1] & \u_Sdram_Control_2Port|Equal5~2_combout )))

	.dataa(\u_Sdram_Control_2Port|ST [0]),
	.datab(\u_Sdram_Control_2Port|ST [2]),
	.datac(\u_Sdram_Control_2Port|ST [1]),
	.datad(\u_Sdram_Control_2Port|Equal5~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Equal7~0 .lut_mask = 16'h8000;
defparam \u_Sdram_Control_2Port|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|Equal4~2 (
// Equation(s):
// \u_Sdram_Control_2Port|Equal4~2_combout  = (\u_Sdram_Control_2Port|Equal7~0_combout  & (\u_Sdram_Control_2Port|mLENGTH [8] $ (!\u_Sdram_Control_2Port|ST [8])))

	.dataa(\u_Sdram_Control_2Port|mLENGTH [8]),
	.datab(\u_Sdram_Control_2Port|ST [8]),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Equal4~2 .lut_mask = 16'h9900;
defparam \u_Sdram_Control_2Port|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|ST[8]~6 (
// Equation(s):
// \u_Sdram_Control_2Port|ST[8]~6_combout  = (!\u_Sdram_Control_2Port|Equal6~0_combout  & (!\u_Sdram_Control_2Port|Equal5~1_combout  & (!\u_Sdram_Control_2Port|Equal4~2_combout  & !\u_Sdram_Control_2Port|ST[4]~1_combout )))

	.dataa(\u_Sdram_Control_2Port|Equal6~0_combout ),
	.datab(\u_Sdram_Control_2Port|Equal5~1_combout ),
	.datac(\u_Sdram_Control_2Port|Equal4~2_combout ),
	.datad(\u_Sdram_Control_2Port|ST[4]~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|ST[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[8]~6 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_2Port|ST[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|ST[3]~13 (
// Equation(s):
// \u_Sdram_Control_2Port|ST[3]~13_combout  = (\u_Sdram_Control_2Port|Add4~6_combout  & \u_Sdram_Control_2Port|ST[8]~6_combout )

	.dataa(\u_Sdram_Control_2Port|Add4~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|ST[8]~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|ST[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[3]~13 .lut_mask = 16'hAA00;
defparam \u_Sdram_Control_2Port|ST[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \u_Sdram_Control_2Port|ST[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|ST[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|ST [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|ST[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add4~12 (
// Equation(s):
// \u_Sdram_Control_2Port|Add4~12_combout  = (\u_Sdram_Control_2Port|ST [6] & (\u_Sdram_Control_2Port|Add4~11  $ (GND))) # (!\u_Sdram_Control_2Port|ST [6] & (!\u_Sdram_Control_2Port|Add4~11  & VCC))
// \u_Sdram_Control_2Port|Add4~13  = CARRY((\u_Sdram_Control_2Port|ST [6] & !\u_Sdram_Control_2Port|Add4~11 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|ST [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add4~11 ),
	.combout(\u_Sdram_Control_2Port|Add4~12_combout ),
	.cout(\u_Sdram_Control_2Port|Add4~13 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add4~12 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_2Port|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|ST[6]~9 (
// Equation(s):
// \u_Sdram_Control_2Port|ST[6]~9_combout  = (\u_Sdram_Control_2Port|Add4~12_combout  & \u_Sdram_Control_2Port|ST[8]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Add4~12_combout ),
	.datad(\u_Sdram_Control_2Port|ST[8]~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|ST[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[6]~9 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|ST[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N27
dffeas \u_Sdram_Control_2Port|ST[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|ST[6]~9_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|ST [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|ST[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add4~14 (
// Equation(s):
// \u_Sdram_Control_2Port|Add4~14_combout  = (\u_Sdram_Control_2Port|ST [7] & (!\u_Sdram_Control_2Port|Add4~13 )) # (!\u_Sdram_Control_2Port|ST [7] & ((\u_Sdram_Control_2Port|Add4~13 ) # (GND)))
// \u_Sdram_Control_2Port|Add4~15  = CARRY((!\u_Sdram_Control_2Port|Add4~13 ) # (!\u_Sdram_Control_2Port|ST [7]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|ST [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add4~13 ),
	.combout(\u_Sdram_Control_2Port|Add4~14_combout ),
	.cout(\u_Sdram_Control_2Port|Add4~15 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add4~14 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|ST[7]~8 (
// Equation(s):
// \u_Sdram_Control_2Port|ST[7]~8_combout  = (\u_Sdram_Control_2Port|Add4~14_combout  & \u_Sdram_Control_2Port|ST[8]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Add4~14_combout ),
	.datad(\u_Sdram_Control_2Port|ST[8]~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|ST[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[7]~8 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|ST[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N29
dffeas \u_Sdram_Control_2Port|ST[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|ST[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|ST [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|ST[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|ST[8]~14 (
// Equation(s):
// \u_Sdram_Control_2Port|ST[8]~14_combout  = (\u_Sdram_Control_2Port|Add4~16_combout  & \u_Sdram_Control_2Port|ST[8]~6_combout )

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|Add4~16_combout ),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|ST[8]~6_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|ST[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[8]~14 .lut_mask = 16'hCC00;
defparam \u_Sdram_Control_2Port|ST[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N23
dffeas \u_Sdram_Control_2Port|ST[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|ST[8]~14_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|ST [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|ST[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|ST[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|Equal5~1 (
// Equation(s):
// \u_Sdram_Control_2Port|Equal5~1_combout  = (!\u_Sdram_Control_2Port|ST [0] & (!\u_Sdram_Control_2Port|ST [8] & (!\u_Sdram_Control_2Port|ST [1] & \u_Sdram_Control_2Port|Equal8~0_combout )))

	.dataa(\u_Sdram_Control_2Port|ST [0]),
	.datab(\u_Sdram_Control_2Port|ST [8]),
	.datac(\u_Sdram_Control_2Port|ST [1]),
	.datad(\u_Sdram_Control_2Port|Equal8~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Equal5~1 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_2Port|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|always4~0 (
// Equation(s):
// \u_Sdram_Control_2Port|always4~0_combout  = (!\u_Sdram_Control_2Port|mWR~q  & (\u_Sdram_Control_2Port|Equal5~1_combout  & !\u_Sdram_Control_2Port|mRD~q ))

	.dataa(\u_Sdram_Control_2Port|mWR~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Equal5~1_combout ),
	.datad(\u_Sdram_Control_2Port|mRD~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|always4~0 .lut_mask = 16'h0050;
defparam \u_Sdram_Control_2Port|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|WR_MASK~0 (
// Equation(s):
// \u_Sdram_Control_2Port|WR_MASK~0_combout  = (!\u_Sdram_Control_2Port|mWR_DONE~q  & ((\u_Sdram_Control_2Port|mWR~q ) # ((\u_Sdram_Control_2Port|always4~0_combout  & \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ))))

	.dataa(\u_Sdram_Control_2Port|mWR_DONE~q ),
	.datab(\u_Sdram_Control_2Port|always4~0_combout ),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|WR_MASK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|WR_MASK~0 .lut_mask = 16'h5450;
defparam \u_Sdram_Control_2Port|WR_MASK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N11
dffeas \u_Sdram_Control_2Port|mWR (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|WR_MASK~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mWR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mWR .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mWR .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N15
cycloneive_io_ibuf \cmos_pclk~input (
	.i(cmos_pclk),
	.ibar(gnd),
	.o(\cmos_pclk~input_o ));
// synopsys translate_off
defparam \cmos_pclk~input .bus_hold = "false";
defparam \cmos_pclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \cmos_pclk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cmos_pclk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cmos_pclk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \cmos_pclk~inputclkctrl .clock_type = "global clock";
defparam \cmos_pclk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N24
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_href_r[0]~feeder (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_href_r[0]~feeder_combout  = \cmos_href~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cmos_href~input_o ),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_href_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_href_r[0]~feeder .lut_mask = 16'hFF00;
defparam \u_CMOS_Capture_RGB565|cmos_href_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N25
dffeas \u_CMOS_Capture_RGB565|cmos_href_r[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_CMOS_Capture_RGB565|cmos_href_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_href_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_href_r[0] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_href_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N1
dffeas \u_CMOS_Capture_RGB565|cmos_href_r[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_href_r [0]),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_href_r[1] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_href_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_href~0 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_href~0_combout  = (\u_CMOS_Capture_RGB565|cmos_href_r [1] & \u_CMOS_Capture_RGB565|frame_sync_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datad(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_href~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_href~0 .lut_mask = 16'hF000;
defparam \u_CMOS_Capture_RGB565|cmos_frame_href~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N1
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_href~0_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[0] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N6
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[1]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[1]~feeder_combout  = \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [0]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N7
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[1] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N10
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[2]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[2]~feeder_combout  = \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [1]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N11
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[2] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[2] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [2]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[4]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[4]~feeder_combout  = \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [3]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[4] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[4] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [4]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[0] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N11
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[1] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N14
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]~feeder_combout  = \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [1]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N15
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r[0] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N17
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r [0]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r[1] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N2
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_clken~0 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_clken~0_combout  = (\u_CMOS_Capture_RGB565|byte_flag_r~q  & \u_CMOS_Capture_RGB565|frame_sync_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_CMOS_Capture_RGB565|byte_flag_r~q ),
	.datad(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_clken~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_clken~0 .lut_mask = 16'hF000;
defparam \u_CMOS_Capture_RGB565|cmos_frame_clken~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N2
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[0]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[0]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_clken~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_clken~0_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N3
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[0] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N28
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[1]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[1]~feeder_combout  = \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [0]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N29
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[1] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[2]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[2]~feeder_combout  = \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [1]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N9
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[2] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[2] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[3] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [2]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[3] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N11
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[4] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [3]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[4] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N22
cycloneive_io_ibuf \cmos_data[4]~input (
	.i(cmos_data[4]),
	.ibar(gnd),
	.o(\cmos_data[4]~input_o ));
// synopsys translate_off
defparam \cmos_data[4]~input .bus_hold = "false";
defparam \cmos_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N14
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data_r[7]~0 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data_r[7]~0_combout  = (\cmos_href~input_o  & \u_CMOS_Capture_RGB565|byte_flag~q )

	.dataa(gnd),
	.datab(\cmos_href~input_o ),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|byte_flag~q ),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data_r[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[7]~0 .lut_mask = 16'hCC00;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N17
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[4] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cmos_data[4]~input_o ),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[4] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[4]~0 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[4]~0_combout  = (\u_CMOS_Capture_RGB565|cmos_href_r [1] & (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_frame_data_r [4]))

	.dataa(gnd),
	.datab(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datac(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data_r [4]),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[4]~0 .lut_mask = 16'hC000;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~19 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~19_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.011~q  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [3]) # 
// ((\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_href_r [1]))))

	.dataa(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.011~q ),
	.datac(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [3]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~19 .lut_mask = 16'hCC80;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0_combout  = (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [3] & ((!\u_CMOS_Capture_RGB565|byte_flag_r~q ) # (!\u_CMOS_Capture_RGB565|frame_sync_flag~q )))

	.dataa(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datab(gnd),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [3]),
	.datad(\u_CMOS_Capture_RGB565|byte_flag_r~q ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0 .lut_mask = 16'h050F;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~24 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~24_combout  = ((!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [3] & ((!\u_CMOS_Capture_RGB565|cmos_href_r [1]) # (!\u_CMOS_Capture_RGB565|frame_sync_flag~q )))) # 
// (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0_combout )

	.dataa(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datab(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [3]),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~24 .lut_mask = 16'h07FF;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N5
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.100 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~19_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.100 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~20 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~20_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.100~q  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [3]) # 
// ((\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_href_r [1]))))

	.dataa(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.100~q ),
	.datac(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [3]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~20 .lut_mask = 16'hCC80;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N29
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.101 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~20_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.101 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [3]) # ((\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_href_r [1]))

	.dataa(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datab(gnd),
	.datac(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [3]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href .lut_mask = 16'hFFA0;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~22 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~22_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.001~q ) # 
// (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.101~q )))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.001~q ),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.101~q ),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~22 .lut_mask = 16'hE0E0;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.010 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~22_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.010 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~23 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~23_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.010~q  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [3]) # 
// ((\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_href_r [1]))))

	.dataa(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datab(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.010~q ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [3]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~23 .lut_mask = 16'hF080;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N21
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.011 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~23_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.011 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~0_combout  = ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.011~q  & !\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0_combout )) # 
// (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout )

	.dataa(gnd),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.011~q ),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~0 .lut_mask = 16'h0FCF;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[4] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_data[4]~0_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[4] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[4]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[4]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_data[4]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data[4]~0_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~0_combout  = ((!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0_combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.001~q ) # 
// (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.101~q )))) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout )

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.001~q ),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.101~q ),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~0 .lut_mask = 16'h0FEF;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N21
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[4] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[4] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~4 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~4_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & 
// (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [4])) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [4])))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [4]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [4]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~4 .lut_mask = 16'hD080;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.000 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.000 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~21 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~21_combout  = (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.000~q  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [3]) # 
// ((\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_href_r [1]))))

	.dataa(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_href_r [3]),
	.datac(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.000~q ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~21 .lut_mask = 16'h00EC;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N27
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.001 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~21_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.001 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout  = ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.000~q  & (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.001~q  & 
// !\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0_combout ))) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout )

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.000~q ),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.001~q ),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1 .lut_mask = 16'h0F2F;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[4] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~4_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[4] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N29
cycloneive_io_ibuf \cmos_data[1]~input (
	.i(cmos_data[1]),
	.ibar(gnd),
	.o(\cmos_data[1]~input_o ));
// synopsys translate_off
defparam \cmos_data[1]~input .bus_hold = "false";
defparam \cmos_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y5_N11
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cmos_data[1]~input_o ),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[1] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[1]~3 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[1]~3_combout  = (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & (\u_CMOS_Capture_RGB565|cmos_frame_data_r [1] & \u_CMOS_Capture_RGB565|cmos_href_r [1]))

	.dataa(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datab(gnd),
	.datac(\u_CMOS_Capture_RGB565|cmos_frame_data_r [1]),
	.datad(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[1]~3 .lut_mask = 16'hA000;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[1]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[1]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_data[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data[1]~3_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[1] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.101~q ) # (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.100~q )

	.dataa(gnd),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.101~q ),
	.datac(gnd),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.100~q ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0 .lut_mask = 16'hFFCC;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~6 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~6_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & 
// ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [1]))) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [1]))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [1]),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [1]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~6 .lut_mask = 16'hC0A0;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N22
cycloneive_io_ibuf \cmos_data[2]~input (
	.i(cmos_data[2]),
	.ibar(gnd),
	.o(\cmos_data[2]~input_o ));
// synopsys translate_off
defparam \cmos_data[2]~input .bus_hold = "false";
defparam \cmos_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y5_N25
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[2] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cmos_data[2]~input_o ),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[2] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N24
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[2]~2 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[2]~2_combout  = (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & (\u_CMOS_Capture_RGB565|cmos_frame_data_r [2] & \u_CMOS_Capture_RGB565|cmos_href_r [1]))

	.dataa(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datab(gnd),
	.datac(\u_CMOS_Capture_RGB565|cmos_frame_data_r [2]),
	.datad(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[2]~2 .lut_mask = 16'hA000;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_data[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data[2]~2_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~5 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~5_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & 
// ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [2]))) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [2]))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [2]),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [2]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~5 .lut_mask = 16'hC0A0;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N15
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[2] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[2] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N15
cycloneive_io_ibuf \cmos_data[3]~input (
	.i(cmos_data[3]),
	.ibar(gnd),
	.o(\cmos_data[3]~input_o ));
// synopsys translate_off
defparam \cmos_data[3]~input .bus_hold = "false";
defparam \cmos_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y5_N15
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[3] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cmos_data[3]~input_o ),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[3] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[3]~1 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[3]~1_combout  = (\u_CMOS_Capture_RGB565|cmos_frame_data_r [3] & (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_href_r [1]))

	.dataa(gnd),
	.datab(\u_CMOS_Capture_RGB565|cmos_frame_data_r [3]),
	.datac(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datad(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[3]~1 .lut_mask = 16'hC000;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_data[3]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data[3]~1_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N5
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~2 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~2_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & 
// (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [3])) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [3])))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [3]),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [3]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~2 .lut_mask = 16'hA0C0;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N29
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[3] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[3] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan3~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan3~0_combout  = (((!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [0] & !\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [1])) # 
// (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [3])) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [2])

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [0]),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [1]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [2]),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [3]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan3~0 .lut_mask = 16'h1FFF;
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N29
cycloneive_io_ibuf \cmos_data[5]~input (
	.i(cmos_data[5]),
	.ibar(gnd),
	.o(\cmos_data[5]~input_o ));
// synopsys translate_off
defparam \cmos_data[5]~input .bus_hold = "false";
defparam \cmos_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y5_N21
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[5] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cmos_data[5]~input_o ),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[5] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N20
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[5]~4 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[5]~4_combout  = (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & (\u_CMOS_Capture_RGB565|cmos_frame_data_r [5] & \u_CMOS_Capture_RGB565|cmos_href_r [1]))

	.dataa(gnd),
	.datab(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(\u_CMOS_Capture_RGB565|cmos_frame_data_r [5]),
	.datad(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[5]~4 .lut_mask = 16'hC000;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[5] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_data[5]~4_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[5] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~3 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~3_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & 
// ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [5]))) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [5]))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [5]),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [5]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~3 .lut_mask = 16'hC0A0;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N3
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[5] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~3_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[5] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan3~1 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan3~1_combout  = ((!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [4] & \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan3~0_combout )) # 
// (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [5])

	.dataa(gnd),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [4]),
	.datac(\u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan3~0_combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [5]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan3~1 .lut_mask = 16'h30FF;
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5]~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5]~0_combout  = ((!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0_combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.100~q ) # 
// (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.000~q )))) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout )

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.000~q ),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.100~q ),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5]~0 .lut_mask = 16'h0FDF;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N15
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[2] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_data[2]~2_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[2] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[2]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[2]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_data[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data[2]~2_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[2]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~1 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~1_combout  = ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.010~q  & !\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0_combout )) # 
// (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout )

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_state.010~q ),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~0_combout ),
	.datac(gnd),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~1 .lut_mask = 16'h22FF;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[2] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[2] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~3 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~3_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & 
// ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [2]))) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [2]))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [2]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [2]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~3 .lut_mask = 16'hA808;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N9
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[2] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~3_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[2] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N22
cycloneive_io_ibuf \cmos_data[0]~input (
	.i(cmos_data[0]),
	.ibar(gnd),
	.o(\cmos_data[0]~input_o ));
// synopsys translate_off
defparam \cmos_data[0]~input .bus_hold = "false";
defparam \cmos_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y5_N19
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cmos_data[0]~input_o ),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[0] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[0]~5 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[0]~5_combout  = (\u_CMOS_Capture_RGB565|cmos_href_r [1] & (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_frame_data_r [0]))

	.dataa(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datab(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data_r [0]),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[0]~5 .lut_mask = 16'h8800;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N19
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_data[0]~5_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[0] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[0]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[0]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_data[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data[0]~5_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N31
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[0] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~5 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~5_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & 
// ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [0]))) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [0]))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [0]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [0]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~5 .lut_mask = 16'hE040;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N1
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[0] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N13
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[4] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_data[4]~0_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[4] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[4]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[4]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_data[4]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data[4]~0_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[4]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N31
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[4] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[4] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~1 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~1_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & 
// (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [4])) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [4])))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [4]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [4]),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~1 .lut_mask = 16'h88A0;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N25
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[4] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~1_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[4] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan0~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan0~0_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [4]) # ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [2] & 
// ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [1]) # (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [0]))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [1]),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [2]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [0]),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [4]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan0~0 .lut_mask = 16'hFFC8;
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N8
cycloneive_io_ibuf \cmos_data[6]~input (
	.i(cmos_data[6]),
	.ibar(gnd),
	.o(\cmos_data[6]~input_o ));
// synopsys translate_off
defparam \cmos_data[6]~input .bus_hold = "false";
defparam \cmos_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y5_N1
dffeas \u_CMOS_Capture_RGB565|cmos_frame_data_r[6] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cmos_data[6]~input_o ),
	.clrn(!\comb~2_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_CMOS_Capture_RGB565|cmos_frame_data_r[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_CMOS_Capture_RGB565|cmos_frame_data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[6] .is_wysiwyg = "true";
defparam \u_CMOS_Capture_RGB565|cmos_frame_data_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \u_CMOS_Capture_RGB565|cmos_frame_data[6]~6 (
// Equation(s):
// \u_CMOS_Capture_RGB565|cmos_frame_data[6]~6_combout  = (\u_CMOS_Capture_RGB565|cmos_href_r [1] & (\u_CMOS_Capture_RGB565|frame_sync_flag~q  & \u_CMOS_Capture_RGB565|cmos_frame_data_r [6]))

	.dataa(\u_CMOS_Capture_RGB565|cmos_href_r [1]),
	.datab(\u_CMOS_Capture_RGB565|frame_sync_flag~q ),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data_r [6]),
	.cin(gnd),
	.combout(\u_CMOS_Capture_RGB565|cmos_frame_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[6]~6 .lut_mask = 16'h8800;
defparam \u_CMOS_Capture_RGB565|cmos_frame_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[6] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_data[6]~6_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[6] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~9 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~9_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & 
// ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [6]))) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [6]))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr0 [6]),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCr1 [6]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~9 .lut_mask = 16'hE020;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N1
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[6] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr~9_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[6] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N5
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[3] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_CMOS_Capture_RGB565|cmos_frame_data[3]~1_combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[3] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[3]~feeder (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[3]~feeder_combout  = \u_CMOS_Capture_RGB565|cmos_frame_data[3]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_CMOS_Capture_RGB565|cmos_frame_data[3]~1_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[3]~feeder .lut_mask = 16'hFF00;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[3] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[3] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~2 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~2_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout  & ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & 
// ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [3]))) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout  & (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [3]))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|yuv_process_href~combout ),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb0 [3]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~0_combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|mCb1 [3]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~2 .lut_mask = 16'hA808;
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N7
dffeas \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[3] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[3] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~2 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~2_combout  = (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [6] & ((\u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan0~0_combout ) # 
// (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [3])))

	.dataa(gnd),
	.datab(\u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan0~0_combout ),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [6]),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [3]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~2 .lut_mask = 16'h0F0C;
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan1~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan1~0_combout  = (((!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [3]) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [2])) # 
// (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [4])) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [1])

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [1]),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [4]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [2]),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [3]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan2~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan2~0_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [5]) # ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [4]) # 
// ((\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [1] & \u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [2])))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [5]),
	.datab(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [1]),
	.datac(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [2]),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [4]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan2~0 .lut_mask = 16'hFFEA;
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~0_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [0] & (\u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan1~0_combout  & 
// ((\u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan2~0_combout ) # (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [3])))) # (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [0] & 
// (((\u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan2~0_combout ) # (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [3]))))

	.dataa(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cb [0]),
	.datab(\u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan1~0_combout ),
	.datac(\u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan2~0_combout ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_img_Cr [3]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~0 .lut_mask = 16'hDDD0;
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~3 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~3_combout  = (\u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~1_combout  & (\u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan3~1_combout  & 
// (\u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~2_combout  & \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~0_combout )))

	.dataa(\u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~1_combout ),
	.datab(\u_Video_Image_Processor|u_VIP_Skin_Detector|LessThan3~1_combout ),
	.datac(\u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~2_combout ),
	.datad(\u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~0_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~3 .lut_mask = 16'h8000;
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N29
dffeas \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~3_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y2_N8
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data~0_combout  = (\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [4] & (\u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~q )) # 
// (!\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [4] & ((\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data~q )))

	.dataa(gnd),
	.datab(\u_Video_Image_Processor|u_VIP_Skin_Detector|Detect_by_YCbCr~q ),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data~q ),
	.datad(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [4]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data~0 .lut_mask = 16'hCCF0;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y2_N9
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N10
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~combout  = 
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT  = 
// CARRY(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N8
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout  = 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] & 
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2 .lut_mask = 16'h5500;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N12
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~combout  = 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] & 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT )) # 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] & 
// ((\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ) # (GND)))
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  = 
// CARRY((!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ) # 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~combout ),
	.cout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N14
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~combout  = 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  $ (GND))) # 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  & VCC))
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT  = 
// CARRY((\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & 
// !\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~combout ),
	.cout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y2_N15
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N16
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~combout  = 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3] & 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT )) # 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3] & 
// ((\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ) # (GND)))
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  = 
// CARRY((!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ) # 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~combout ),
	.cout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y2_N17
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N18
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~combout  = 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] & 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  $ (GND))) # 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] & 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  & VCC))
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT  = 
// CARRY((\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] & 
// !\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ))

	.dataa(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~combout ),
	.cout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N20
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~combout  = 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5] & 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT )) # 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5] & 
// ((\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ) # (GND)))
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  = 
// CARRY((!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ) # 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~combout ),
	.cout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y2_N21
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N22
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~combout  = 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] & 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  $ (GND))) # 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] & 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  & VCC))
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT  = 
// CARRY((\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] & 
// !\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ))

	.dataa(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~combout ),
	.cout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N24
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~combout  = 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7] & 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT )) # 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7] & 
// ((\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ) # (GND)))
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT  = 
// CARRY((!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ) # 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~combout ),
	.cout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y2_N25
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N26
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~combout  = 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8] & 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT  $ (GND))) # 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8] & 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT  & VCC))
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT  = 
// CARRY((\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8] & 
// !\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ))

	.dataa(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~combout ),
	.cout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N28
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~combout  = 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9] & 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT )) # 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9] & 
// ((\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ) # (GND)))
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT  = 
// CARRY((!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ) # 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]))

	.dataa(gnd),
	.datab(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~combout ),
	.cout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y2_N29
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N30
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0_combout  = 
// !\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT ),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0 .lut_mask = 16'h0F0F;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y2_N23
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N0
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout  = 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8] & 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9] & 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] & 
// !\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7])))

	.dataa(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8]),
	.datab(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.datad(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .lut_mask = 16'h0040;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y2_N2
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout  = 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0_combout ) # 
// ((\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout  & 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout  & 
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout )))

	.dataa(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1_combout ),
	.datab(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2_combout ),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0_combout ),
	.datad(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual .lut_mask = 16'hF8F0;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y2_N11
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y2_N13
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y2_N19
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y2_N27
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y2_N0
cycloneive_ram_block \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cmos_pclk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [4]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data~q }),
	.portaaddr({\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .clk0_core_clock_enable = "ena0";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .clk0_input_clock_enable = "ena0";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .clk0_output_clock_enable = "ena0";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .logical_ram_name = "Video_Image_Processor:u_Video_Image_Processor|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|ALTSYNCRAM";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .mixed_port_feed_through_mode = "old";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .operation_mode = "dual_port";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_address_clear = "none";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_address_width = 10;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clear = "none";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_out_clock = "none";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_data_width = 9;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_first_address = 0;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_first_bit_number = 0;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_last_address = 1023;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_depth = 638;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_logical_ram_width = 2;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clear = "none";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_clock = "clock0";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_address_width = 10;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clear = "none";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_out_clock = "clock0";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_data_width = 9;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_first_address = 0;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_first_bit_number = 0;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_last_address = 1023;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_depth = 638;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_logical_ram_width = 2;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .port_b_read_enable_clock = "clock0";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N20
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13~0_combout  = (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0] & 
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0]),
	.datad(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13~0 .lut_mask = 16'hF000;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N13
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_clken_r[0] (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Video_Image_Processor|u_VIP_YCbCr422_YCbCr444|post_frame_clken_r [4]),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_clken_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_clken_r[0] .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_clken_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N12
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout  = (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_clken_r [0]) # 
// (!\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0])

	.dataa(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0]),
	.datab(gnd),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_clken_r [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~0 .lut_mask = 16'hF5F5;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N21
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N28
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~1 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~1_combout  = (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13~q  & 
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0])

	.dataa(gnd),
	.datab(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13~q ),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~1 .lut_mask = 16'hC0C0;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N29
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~1_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N18
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit1~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit1~0_combout  = (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11~q ) # 
// ((\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13~q ) # (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~q ))

	.dataa(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p11~q ),
	.datab(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p13~q ),
	.datac(gnd),
	.datad(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~q ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit1~0 .lut_mask = 16'hFFEE;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N19
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit1 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit1~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit1 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N30
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23~0_combout  = (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0] & 
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0])

	.dataa(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0]),
	.datab(gnd),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|u_Line_Shift_RAM_1Bit|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23~0 .lut_mask = 16'hA0A0;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N31
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N22
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22~0_combout  = (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0] & 
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23~q )

	.dataa(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0]),
	.datab(gnd),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22~0 .lut_mask = 16'hA0A0;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N23
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N26
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout  = (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0] & 
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22~q )

	.dataa(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0]),
	.datab(gnd),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21~0 .lut_mask = 16'hA0A0;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N27
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N8
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit2~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit2~0_combout  = (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22~q ) # 
// ((\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23~q ) # (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21~q ))

	.dataa(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p22~q ),
	.datab(gnd),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p23~q ),
	.datad(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21~q ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit2~0 .lut_mask = 16'hFFFA;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N9
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit2 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit2~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit2 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N2
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33~0_combout  = (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0] & 
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data~q )

	.dataa(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0]),
	.datab(gnd),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|row3_data~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33~0 .lut_mask = 16'hA0A0;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N3
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N4
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32~0_combout  = (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33~q  & 
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0])

	.dataa(gnd),
	.datab(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33~q ),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|per_frame_href_r [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32~0 .lut_mask = 16'hC0C0;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N5
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N0
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit3~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit3~0_combout  = (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33~q ) # 
// ((\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32~q ) # (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21~q ))

	.dataa(gnd),
	.datab(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p33~q ),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p32~q ),
	.datad(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|u_VIP_Matrix_Generate_3X3_1Bit|matrix_p21~q ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit3~0 .lut_mask = 16'hFFFC;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N1
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit3 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit3~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit3 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N24
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit4~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit4~0_combout  = (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit1~q ) # ((\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit2~q ) # 
// (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit3~q ))

	.dataa(gnd),
	.datab(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit1~q ),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit2~q ),
	.datad(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit3~q ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit4~0 .lut_mask = 16'hFFFC;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y2_N25
dffeas \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit4 (
	.clk(\cmos_pclk~inputclkctrl_outclk ),
	.d(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit4~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit4 .is_wysiwyg = "true";
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y2_N16
cycloneive_lcell_comb \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0 (
// Equation(s):
// \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout  = (\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r [1] & \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|per_frame_href_r [1]),
	.datad(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit4~q ),
	.cin(gnd),
	.combout(\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0 .lut_mask = 16'hF000;
defparam \u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_a [8] = \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [9] $ (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_a [8]),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell (
// Equation(s):
// \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout  = !\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell .lut_mask = 16'h0F0F;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y1_N0
cycloneive_ram_block \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 (
	.portawe(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\cmos_pclk~inputclkctrl_outclk ),
	.clk1(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.portadatain({\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout }),
	.portaaddr({\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_a [8],\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [6],
\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [5],\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [3],
\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [2],\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_b [8],\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,
\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,
\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .logical_ram_name = "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .operation_mode = "dual_port";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_address_clear = "none";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_address_width = 9;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_width = 18;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_first_address = 0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_first_bit_number = 0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_last_address = 511;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_logical_ram_depth = 512;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_logical_ram_width = 24;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_width = 9;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_width = 18;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_first_address = 0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_first_bit_number = 0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_last_address = 511;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_logical_ram_depth = 512;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_logical_ram_width = 24;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[0]~0 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[0]~0_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[0]~0 .lut_mask = 16'hFF0F;
defparam \u_Sdram_Control_2Port|mDATAIN[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|do_reada~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|do_reada~0_combout  = (!\u_Sdram_Control_2Port|control1|INIT_REQ~q  & \u_Sdram_Control_2Port|command1|always0~5_combout )

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.datac(\u_Sdram_Control_2Port|command1|always0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|do_reada~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|do_reada~0 .lut_mask = 16'h3030;
defparam \u_Sdram_Control_2Port|command1|do_reada~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N31
dffeas \u_Sdram_Control_2Port|command1|do_reada (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|do_reada~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|do_reada~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|do_reada .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|do_reada .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N5
dffeas \u_Sdram_Control_2Port|command1|do_initial (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|do_initial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|do_initial .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|do_initial .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|oe1~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|oe1~0_combout  = (!\u_Sdram_Control_2Port|PM_STOP~q  & (!\u_Sdram_Control_2Port|command1|do_reada~q  & (!\u_Sdram_Control_2Port|command1|do_initial~q  & !\u_Sdram_Control_2Port|command1|do_refresh~q )))

	.dataa(\u_Sdram_Control_2Port|PM_STOP~q ),
	.datab(\u_Sdram_Control_2Port|command1|do_reada~q ),
	.datac(\u_Sdram_Control_2Port|command1|do_initial~q ),
	.datad(\u_Sdram_Control_2Port|command1|do_refresh~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|oe1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|oe1~0 .lut_mask = 16'h0001;
defparam \u_Sdram_Control_2Port|command1|oe1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|oe1~1 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|oe1~1_combout  = (\u_Sdram_Control_2Port|command1|do_writea~q ) # ((!\u_Sdram_Control_2Port|command1|do_precharge~q  & (\u_Sdram_Control_2Port|command1|oe1~q  & \u_Sdram_Control_2Port|command1|oe1~0_combout )))

	.dataa(\u_Sdram_Control_2Port|command1|do_precharge~q ),
	.datab(\u_Sdram_Control_2Port|command1|do_writea~q ),
	.datac(\u_Sdram_Control_2Port|command1|oe1~q ),
	.datad(\u_Sdram_Control_2Port|command1|oe1~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|oe1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|oe1~1 .lut_mask = 16'hDCCC;
defparam \u_Sdram_Control_2Port|command1|oe1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N25
dffeas \u_Sdram_Control_2Port|command1|oe1 (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|oe1~1_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|oe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|oe1 .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|oe1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|OE~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|command1|OE~feeder_combout  = \u_Sdram_Control_2Port|command1|oe1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|command1|oe1~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|OE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|OE~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|command1|OE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N21
dffeas \u_Sdram_Control_2Port|command1|OE (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|OE~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|OE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|OE .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|OE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[1]~1 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[1]~1_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(\u_Sdram_Control_2Port|mWR~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[1]~1 .lut_mask = 16'hF5F5;
defparam \u_Sdram_Control_2Port|mDATAIN[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[2]~2 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[2]~2_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(\u_Sdram_Control_2Port|mWR~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[2]~2 .lut_mask = 16'hF5F5;
defparam \u_Sdram_Control_2Port|mDATAIN[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[3]~3 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[3]~3_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[3]~3 .lut_mask = 16'hFF0F;
defparam \u_Sdram_Control_2Port|mDATAIN[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[4]~4 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[4]~4_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[4]~4 .lut_mask = 16'hFF0F;
defparam \u_Sdram_Control_2Port|mDATAIN[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[5]~5 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[5]~5_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[5]~5 .lut_mask = 16'hFF0F;
defparam \u_Sdram_Control_2Port|mDATAIN[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[6]~6 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[6]~6_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(\u_Sdram_Control_2Port|mWR~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[6]~6 .lut_mask = 16'hF5F5;
defparam \u_Sdram_Control_2Port|mDATAIN[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[7]~7 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[7]~7_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[7]~7 .lut_mask = 16'hFF0F;
defparam \u_Sdram_Control_2Port|mDATAIN[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[8]~8 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[8]~8_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[8]~8 .lut_mask = 16'hFF0F;
defparam \u_Sdram_Control_2Port|mDATAIN[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[9]~9 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[9]~9_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[9]~9 .lut_mask = 16'hFF0F;
defparam \u_Sdram_Control_2Port|mDATAIN[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[10]~10 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[10]~10_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[10]~10 .lut_mask = 16'hFF0F;
defparam \u_Sdram_Control_2Port|mDATAIN[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[11]~11 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[11]~11_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(\u_Sdram_Control_2Port|mWR~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[11]~11 .lut_mask = 16'hF5F5;
defparam \u_Sdram_Control_2Port|mDATAIN[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[12]~12 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[12]~12_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(\u_Sdram_Control_2Port|mWR~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[12]~12 .lut_mask = 16'hF5F5;
defparam \u_Sdram_Control_2Port|mDATAIN[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[13]~13 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[13]~13_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[13]~13 .lut_mask = 16'hFF0F;
defparam \u_Sdram_Control_2Port|mDATAIN[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[14]~14 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[14]~14_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[14]~14 .lut_mask = 16'hFF0F;
defparam \u_Sdram_Control_2Port|mDATAIN[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[15]~15 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[15]~15_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[15]~15 .lut_mask = 16'hFF0F;
defparam \u_Sdram_Control_2Port|mDATAIN[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[16]~16 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[16]~16_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [16]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(\u_Sdram_Control_2Port|mWR~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[16]~16 .lut_mask = 16'hF5F5;
defparam \u_Sdram_Control_2Port|mDATAIN[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[17]~17 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[17]~17_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [17]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[17]~17 .lut_mask = 16'hFF0F;
defparam \u_Sdram_Control_2Port|mDATAIN[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y2_N0
cycloneive_ram_block \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 (
	.portawe(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\cmos_pclk~inputclkctrl_outclk ),
	.clk1(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout ,
\u_Video_Image_Processor|u_VIP_Bit_Dilation_Detector|post_img_Bit~0_combout }),
	.portaaddr({\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_a [8],\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [6],
\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [5],\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [3],
\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [2],\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|ram_address_b [8],\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,
\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,
\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .logical_ram_name = "Sdram_Control_2Port:u_Sdram_Control_2Port|write_fifo1:u_write_fifo1|dcfifo:dcfifo_component|dcfifo_hhj1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .operation_mode = "dual_port";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_address_clear = "none";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_address_width = 9;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_data_width = 18;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_first_address = 0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_first_bit_number = 18;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_last_address = 511;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_logical_ram_depth = 512;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_logical_ram_width = 24;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_address_width = 9;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_data_width = 18;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_first_address = 0;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_first_bit_number = 18;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_last_address = 511;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_logical_ram_depth = 512;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_logical_ram_width = 24;
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[18]~18 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[18]~18_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [18]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[18]~18 .lut_mask = 16'hFF0F;
defparam \u_Sdram_Control_2Port|mDATAIN[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[19]~19 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[19]~19_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [19]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[19]~19 .lut_mask = 16'hFF0F;
defparam \u_Sdram_Control_2Port|mDATAIN[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[20]~20 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[20]~20_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [20]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[20]~20 .lut_mask = 16'hFF0F;
defparam \u_Sdram_Control_2Port|mDATAIN[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[21]~21 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[21]~21_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [21]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mWR~q ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[21]~21 .lut_mask = 16'hFF0F;
defparam \u_Sdram_Control_2Port|mDATAIN[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[22]~22 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[22]~22_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [22]) # (!\u_Sdram_Control_2Port|mWR~q )

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|mWR~q ),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[22]~22 .lut_mask = 16'hFF33;
defparam \u_Sdram_Control_2Port|mDATAIN[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|mDATAIN[23]~23 (
// Equation(s):
// \u_Sdram_Control_2Port|mDATAIN[23]~23_combout  = (\u_Sdram_Control_2Port|mWR~q  & \u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [23])

	.dataa(\u_Sdram_Control_2Port|mWR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mDATAIN[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mDATAIN[23]~23 .lut_mask = 16'hAA00;
defparam \u_Sdram_Control_2Port|mDATAIN[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N22
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_stream_cnt[1]~5 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_stream_cnt[1]~5_combout  = (\u_i2c_timing_ctrl|i2c_stream_cnt [1] & (((!\u_i2c_timing_ctrl|i2c_stream_cnt [0] & \u_i2c_timing_ctrl|i2c_stream_cnt[0]~2_combout )) # (!\u_i2c_timing_ctrl|i2c_stream_cnt[3]~0_combout ))) # 
// (!\u_i2c_timing_ctrl|i2c_stream_cnt [1] & (\u_i2c_timing_ctrl|i2c_stream_cnt [0] & ((\u_i2c_timing_ctrl|i2c_stream_cnt[0]~2_combout ))))

	.dataa(\u_i2c_timing_ctrl|i2c_stream_cnt [0]),
	.datab(\u_i2c_timing_ctrl|i2c_stream_cnt[3]~0_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_stream_cnt [1]),
	.datad(\u_i2c_timing_ctrl|i2c_stream_cnt[0]~2_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_stream_cnt[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[1]~5 .lut_mask = 16'h7A30;
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N23
dffeas \u_i2c_timing_ctrl|i2c_stream_cnt[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|i2c_stream_cnt[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_stream_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[1] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_stream_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr15~5 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr15~5_combout  = (\u_i2c_timing_ctrl|i2c_config_index [0] & (((\u_i2c_timing_ctrl|i2c_config_index [4])))) # (!\u_i2c_timing_ctrl|i2c_config_index [0] & ((\u_i2c_timing_ctrl|i2c_config_index [3] & 
// (!\u_i2c_timing_ctrl|i2c_config_index [1])) # (!\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [4])))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr15~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr15~5 .lut_mask = 16'hC5CC;
defparam \u_I2C_OV7725_YUV422_Config|WideOr15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr15~2 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr15~2_combout  = (\u_i2c_timing_ctrl|i2c_config_index [4] & ((\u_i2c_timing_ctrl|i2c_config_index [1] & ((\u_i2c_timing_ctrl|i2c_config_index [3]) # (!\u_i2c_timing_ctrl|i2c_config_index [0]))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [1] & (\u_i2c_timing_ctrl|i2c_config_index [0])))) # (!\u_i2c_timing_ctrl|i2c_config_index [4] & ((\u_i2c_timing_ctrl|i2c_config_index [0] $ (\u_i2c_timing_ctrl|i2c_config_index [3]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr15~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr15~2 .lut_mask = 16'hCB78;
defparam \u_I2C_OV7725_YUV422_Config|WideOr15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr15~3 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr15~3_combout  = (\u_i2c_timing_ctrl|i2c_config_index [4] & (\u_i2c_timing_ctrl|i2c_config_index [1] & (!\u_i2c_timing_ctrl|i2c_config_index [0]))) # (!\u_i2c_timing_ctrl|i2c_config_index [4] & 
// ((\u_i2c_timing_ctrl|i2c_config_index [3]) # (\u_i2c_timing_ctrl|i2c_config_index [1] $ (\u_i2c_timing_ctrl|i2c_config_index [0]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr15~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr15~3 .lut_mask = 16'h3B1A;
defparam \u_I2C_OV7725_YUV422_Config|WideOr15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr15~4 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr15~4_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & ((\u_i2c_timing_ctrl|i2c_config_index [2]) # ((\u_I2C_OV7725_YUV422_Config|WideOr15~2_combout )))) # (!\u_i2c_timing_ctrl|i2c_config_index [5] & 
// (!\u_i2c_timing_ctrl|i2c_config_index [2] & ((!\u_I2C_OV7725_YUV422_Config|WideOr15~3_combout ))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr15~2_combout ),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr15~3_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr15~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr15~4 .lut_mask = 16'hA8B9;
defparam \u_I2C_OV7725_YUV422_Config|WideOr15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr15~6 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr15~6_combout  = (\u_i2c_timing_ctrl|i2c_config_index [2] & ((\u_I2C_OV7725_YUV422_Config|WideOr15~4_combout  & ((!\u_I2C_OV7725_YUV422_Config|WideOr15~5_combout ))) # (!\u_I2C_OV7725_YUV422_Config|WideOr15~4_combout  & 
// (\u_I2C_OV7725_YUV422_Config|WideOr15~1_combout )))) # (!\u_i2c_timing_ctrl|i2c_config_index [2] & (((\u_I2C_OV7725_YUV422_Config|WideOr15~4_combout ))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr15~1_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr15~5_combout ),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr15~4_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr15~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr15~6 .lut_mask = 16'h3F88;
defparam \u_I2C_OV7725_YUV422_Config|WideOr15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux5~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux5~1_combout  = (\u_i2c_timing_ctrl|current_state [2] & (!\u_i2c_timing_ctrl|current_state [3] & (\u_i2c_timing_ctrl|Mux5~0_combout  & \u_i2c_timing_ctrl|Mux16~0_combout )))

	.dataa(\u_i2c_timing_ctrl|current_state [2]),
	.datab(\u_i2c_timing_ctrl|current_state [3]),
	.datac(\u_i2c_timing_ctrl|Mux5~0_combout ),
	.datad(\u_i2c_timing_ctrl|Mux16~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux5~1 .lut_mask = 16'h2000;
defparam \u_i2c_timing_ctrl|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector12~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector12~1_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [6] & (\u_I2C_OV7725_YUV422_Config|WideOr15~6_combout  & \u_i2c_timing_ctrl|Mux5~1_combout ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr15~6_combout ),
	.datad(\u_i2c_timing_ctrl|Mux5~1_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector12~1 .lut_mask = 16'h3000;
defparam \u_i2c_timing_ctrl|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr7~3 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr7~3_combout  = (\u_i2c_timing_ctrl|i2c_config_index [1] & (\u_i2c_timing_ctrl|i2c_config_index [4] & ((\u_i2c_timing_ctrl|i2c_config_index [2]) # (!\u_i2c_timing_ctrl|i2c_config_index [5])))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [1] & ((\u_i2c_timing_ctrl|i2c_config_index [5] & (!\u_i2c_timing_ctrl|i2c_config_index [2] & !\u_i2c_timing_ctrl|i2c_config_index [4])) # (!\u_i2c_timing_ctrl|i2c_config_index [5] & 
// (\u_i2c_timing_ctrl|i2c_config_index [2]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr7~3 .lut_mask = 16'hD046;
defparam \u_I2C_OV7725_YUV422_Config|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr7~4 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr7~4_combout  = (\u_i2c_timing_ctrl|i2c_config_index [3] & (((\u_i2c_timing_ctrl|i2c_config_index [0])))) # (!\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [0] & 
// (!\u_I2C_OV7725_YUV422_Config|WideOr7~2_combout )) # (!\u_i2c_timing_ctrl|i2c_config_index [0] & ((\u_I2C_OV7725_YUV422_Config|WideOr7~3_combout )))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr7~2_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr7~3_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr7~4 .lut_mask = 16'hD3D0;
defparam \u_I2C_OV7725_YUV422_Config|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr7~1 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr7~1_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & (((\u_i2c_timing_ctrl|i2c_config_index [4])))) # (!\u_i2c_timing_ctrl|i2c_config_index [5] & ((\u_i2c_timing_ctrl|i2c_config_index [2] & 
// (!\u_i2c_timing_ctrl|i2c_config_index [4] & !\u_i2c_timing_ctrl|i2c_config_index [1])) # (!\u_i2c_timing_ctrl|i2c_config_index [2] & (\u_i2c_timing_ctrl|i2c_config_index [4] $ (\u_i2c_timing_ctrl|i2c_config_index [1])))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr7~1 .lut_mask = 16'hA1B4;
defparam \u_I2C_OV7725_YUV422_Config|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr7~6 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr7~6_combout  = (\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_I2C_OV7725_YUV422_Config|WideOr7~4_combout  & (\u_I2C_OV7725_YUV422_Config|WideOr7~5_combout )) # (!\u_I2C_OV7725_YUV422_Config|WideOr7~4_combout  & 
// ((\u_I2C_OV7725_YUV422_Config|WideOr7~1_combout ))))) # (!\u_i2c_timing_ctrl|i2c_config_index [3] & (((\u_I2C_OV7725_YUV422_Config|WideOr7~4_combout ))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr7~5_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr7~4_combout ),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr7~1_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr7~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr7~6 .lut_mask = 16'hBCB0;
defparam \u_I2C_OV7725_YUV422_Config|WideOr7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N14
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_config_index[7]~25 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_config_index[7]~25_combout  = \u_i2c_timing_ctrl|i2c_config_index[6]~23  $ (\u_i2c_timing_ctrl|i2c_config_index [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.cin(\u_i2c_timing_ctrl|i2c_config_index[6]~23 ),
	.combout(\u_i2c_timing_ctrl|i2c_config_index[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[7]~25 .lut_mask = 16'h0FF0;
defparam \u_i2c_timing_ctrl|i2c_config_index[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y5_N15
dffeas \u_i2c_timing_ctrl|i2c_config_index[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|i2c_config_index[7]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_i2c_timing_ctrl|LessThan4~1_combout ),
	.ena(\u_i2c_timing_ctrl|i2c_config_index[7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_config_index[7] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_config_index[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr15~0 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr15~0_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [3] & ((\u_i2c_timing_ctrl|i2c_config_index [1] & (!\u_i2c_timing_ctrl|i2c_config_index [2] & \u_i2c_timing_ctrl|i2c_config_index [0])) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [1] & (\u_i2c_timing_ctrl|i2c_config_index [2] & !\u_i2c_timing_ctrl|i2c_config_index [0]))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [1]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr15~0 .lut_mask = 16'h0204;
defparam \u_I2C_OV7725_YUV422_Config|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr13~8 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr13~8_combout  = (\u_i2c_timing_ctrl|i2c_config_index [6] & ((\u_i2c_timing_ctrl|i2c_config_index [5]) # ((\u_i2c_timing_ctrl|i2c_config_index [4]) # (!\u_I2C_OV7725_YUV422_Config|WideOr15~0_combout ))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr15~0_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr13~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr13~8 .lut_mask = 16'hC8CC;
defparam \u_I2C_OV7725_YUV422_Config|WideOr13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr9~1 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr9~1_combout  = (!\u_i2c_timing_ctrl|i2c_config_index [4] & !\u_i2c_timing_ctrl|i2c_config_index [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~1 .lut_mask = 16'h000F;
defparam \u_I2C_OV7725_YUV422_Config|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector12~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector12~0_combout  = (!\u_i2c_timing_ctrl|current_state [2] & (\u_i2c_timing_ctrl|Mux11~0_combout  & !\u_i2c_timing_ctrl|i2c_config_index [7]))

	.dataa(\u_i2c_timing_ctrl|current_state [2]),
	.datab(gnd),
	.datac(\u_i2c_timing_ctrl|Mux11~0_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector12~0 .lut_mask = 16'h0050;
defparam \u_i2c_timing_ctrl|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector12~2 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector12~2_combout  = (!\u_I2C_OV7725_YUV422_Config|WideOr7~0_combout  & (\u_I2C_OV7725_YUV422_Config|WideOr9~1_combout  & (\u_i2c_timing_ctrl|i2c_config_index [6] & \u_i2c_timing_ctrl|Selector12~0_combout )))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr7~0_combout ),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr9~1_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datad(\u_i2c_timing_ctrl|Selector12~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector12~2 .lut_mask = 16'h4000;
defparam \u_i2c_timing_ctrl|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector12~3 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector12~3_combout  = (\u_i2c_timing_ctrl|Selector12~2_combout ) # ((\u_i2c_timing_ctrl|Mux5~1_combout  & ((\u_i2c_timing_ctrl|i2c_config_index [7]) # (\u_I2C_OV7725_YUV422_Config|WideOr13~8_combout ))))

	.dataa(\u_i2c_timing_ctrl|Mux5~1_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr13~8_combout ),
	.datad(\u_i2c_timing_ctrl|Selector12~2_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector12~3 .lut_mask = 16'hFFA8;
defparam \u_i2c_timing_ctrl|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector12~4 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector12~4_combout  = (\u_i2c_timing_ctrl|Selector12~1_combout ) # ((\u_i2c_timing_ctrl|Selector12~3_combout ) # ((\u_i2c_timing_ctrl|Selector7~0_combout  & \u_I2C_OV7725_YUV422_Config|WideOr7~6_combout )))

	.dataa(\u_i2c_timing_ctrl|Selector7~0_combout ),
	.datab(\u_i2c_timing_ctrl|Selector12~1_combout ),
	.datac(\u_I2C_OV7725_YUV422_Config|WideOr7~6_combout ),
	.datad(\u_i2c_timing_ctrl|Selector12~3_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector12~4 .lut_mask = 16'hFFEC;
defparam \u_i2c_timing_ctrl|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_wdata[0]~6 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_wdata[0]~6_combout  = (\u_i2c_timing_ctrl|WideOr1~0_combout  & (\u_i2c_timing_ctrl|i2c_transfer_en~q  & !\u_i2c_timing_ctrl|Mux20~0_combout ))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|WideOr1~0_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.datad(\u_i2c_timing_ctrl|Mux20~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_wdata[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_wdata[0]~6 .lut_mask = 16'h00C0;
defparam \u_i2c_timing_ctrl|i2c_wdata[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N26
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_wdata[0]~4 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_wdata[0]~4_combout  = (\u_i2c_timing_ctrl|i2c_wdata[0]~8_combout  & (\u_i2c_timing_ctrl|WideOr1~5_combout  & !\u_i2c_timing_ctrl|Mux17~0_combout ))

	.dataa(\u_i2c_timing_ctrl|i2c_wdata[0]~8_combout ),
	.datab(gnd),
	.datac(\u_i2c_timing_ctrl|WideOr1~5_combout ),
	.datad(\u_i2c_timing_ctrl|Mux17~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_wdata[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_wdata[0]~4 .lut_mask = 16'h00A0;
defparam \u_i2c_timing_ctrl|i2c_wdata[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_wdata[0]~9 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_wdata[0]~9_combout  = (\u_i2c_timing_ctrl|WideOr13~1_combout  & (\u_i2c_timing_ctrl|Selector15~0_combout  & ((!\u_i2c_timing_ctrl|comb~0_combout ) # (!\u_i2c_timing_ctrl|Mux16~4_combout ))))

	.dataa(\u_i2c_timing_ctrl|Mux16~4_combout ),
	.datab(\u_i2c_timing_ctrl|comb~0_combout ),
	.datac(\u_i2c_timing_ctrl|WideOr13~1_combout ),
	.datad(\u_i2c_timing_ctrl|Selector15~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_wdata[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_wdata[0]~9 .lut_mask = 16'h7000;
defparam \u_i2c_timing_ctrl|i2c_wdata[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_wdata[0]~7 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_wdata[0]~7_combout  = (!\u_i2c_timing_ctrl|Mux13~0_combout  & (\u_i2c_timing_ctrl|i2c_wdata[0]~6_combout  & (\u_i2c_timing_ctrl|i2c_wdata[0]~4_combout  & \u_i2c_timing_ctrl|i2c_wdata[0]~9_combout )))

	.dataa(\u_i2c_timing_ctrl|Mux13~0_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_wdata[0]~6_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_wdata[0]~4_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_wdata[0]~9_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_wdata[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_wdata[0]~7 .lut_mask = 16'h4000;
defparam \u_i2c_timing_ctrl|i2c_wdata[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \u_i2c_timing_ctrl|i2c_wdata[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|Selector12~4_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_wdata[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_wdata[0] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector6~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector6~1_combout  = (\u_i2c_timing_ctrl|Mux5~1_combout  & (((!\u_i2c_timing_ctrl|i2c_config_index [7])))) # (!\u_i2c_timing_ctrl|Mux5~1_combout  & (!\u_i2c_timing_ctrl|Selector6~0_combout  & (!\u_i2c_timing_ctrl|Mux1~4_combout )))

	.dataa(\u_i2c_timing_ctrl|Selector6~0_combout ),
	.datab(\u_i2c_timing_ctrl|Mux5~1_combout ),
	.datac(\u_i2c_timing_ctrl|Mux1~4_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [7]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector6~1 .lut_mask = 16'h01CD;
defparam \u_i2c_timing_ctrl|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector11~3 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector11~3_combout  = (\u_I2C_OV7725_YUV422_Config|WideOr6~0_combout  & (!\u_i2c_timing_ctrl|i2c_config_index [4] & (\u_i2c_timing_ctrl|i2c_config_index [6] & !\u_i2c_timing_ctrl|i2c_config_index [5])))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr6~0_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector11~3 .lut_mask = 16'h0020;
defparam \u_i2c_timing_ctrl|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr6~5 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr6~5_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & ((\u_i2c_timing_ctrl|i2c_config_index [0]) # ((!\u_i2c_timing_ctrl|i2c_config_index [3] & !\u_i2c_timing_ctrl|i2c_config_index [2])))) # 
// (!\u_i2c_timing_ctrl|i2c_config_index [5] & (!\u_i2c_timing_ctrl|i2c_config_index [3] & (!\u_i2c_timing_ctrl|i2c_config_index [2] & \u_i2c_timing_ctrl|i2c_config_index [0])))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr6~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr6~5 .lut_mask = 16'hCD04;
defparam \u_I2C_OV7725_YUV422_Config|WideOr6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr6~1 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr6~1_combout  = (\u_i2c_timing_ctrl|i2c_config_index [5] & (\u_i2c_timing_ctrl|i2c_config_index [3] & ((!\u_i2c_timing_ctrl|i2c_config_index [0])))) # (!\u_i2c_timing_ctrl|i2c_config_index [5] & 
// ((\u_i2c_timing_ctrl|i2c_config_index [2] & ((\u_i2c_timing_ctrl|i2c_config_index [3]) # (!\u_i2c_timing_ctrl|i2c_config_index [0]))) # (!\u_i2c_timing_ctrl|i2c_config_index [2] & ((\u_i2c_timing_ctrl|i2c_config_index [0])))))

	.dataa(\u_i2c_timing_ctrl|i2c_config_index [3]),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [5]),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [2]),
	.datad(\u_i2c_timing_ctrl|i2c_config_index [0]),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr6~1 .lut_mask = 16'h23B8;
defparam \u_I2C_OV7725_YUV422_Config|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
cycloneive_lcell_comb \u_I2C_OV7725_YUV422_Config|WideOr6~6 (
// Equation(s):
// \u_I2C_OV7725_YUV422_Config|WideOr6~6_combout  = (\u_I2C_OV7725_YUV422_Config|WideOr6~4_combout  & (((!\u_i2c_timing_ctrl|i2c_config_index [4])) # (!\u_I2C_OV7725_YUV422_Config|WideOr6~5_combout ))) # (!\u_I2C_OV7725_YUV422_Config|WideOr6~4_combout  & 
// (((\u_i2c_timing_ctrl|i2c_config_index [4] & !\u_I2C_OV7725_YUV422_Config|WideOr6~1_combout ))))

	.dataa(\u_I2C_OV7725_YUV422_Config|WideOr6~4_combout ),
	.datab(\u_I2C_OV7725_YUV422_Config|WideOr6~5_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_config_index [4]),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr6~1_combout ),
	.cin(gnd),
	.combout(\u_I2C_OV7725_YUV422_Config|WideOr6~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_I2C_OV7725_YUV422_Config|WideOr6~6 .lut_mask = 16'h2A7A;
defparam \u_I2C_OV7725_YUV422_Config|WideOr6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector11~4 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector11~4_combout  = (!\u_i2c_timing_ctrl|Mux5~1_combout  & ((\u_i2c_timing_ctrl|Selector11~3_combout ) # ((!\u_i2c_timing_ctrl|i2c_config_index [6] & \u_I2C_OV7725_YUV422_Config|WideOr6~6_combout ))))

	.dataa(\u_i2c_timing_ctrl|Mux5~1_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_config_index [6]),
	.datac(\u_i2c_timing_ctrl|Selector11~3_combout ),
	.datad(\u_I2C_OV7725_YUV422_Config|WideOr6~6_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector11~4 .lut_mask = 16'h5150;
defparam \u_i2c_timing_ctrl|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector11~5 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector11~5_combout  = (\u_i2c_timing_ctrl|Selector11~2_combout ) # (((\u_i2c_timing_ctrl|Selector12~0_combout  & \u_i2c_timing_ctrl|Selector11~4_combout )) # (!\u_i2c_timing_ctrl|Selector6~1_combout ))

	.dataa(\u_i2c_timing_ctrl|Selector11~2_combout ),
	.datab(\u_i2c_timing_ctrl|Selector12~0_combout ),
	.datac(\u_i2c_timing_ctrl|Selector6~1_combout ),
	.datad(\u_i2c_timing_ctrl|Selector11~4_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector11~5 .lut_mask = 16'hEFAF;
defparam \u_i2c_timing_ctrl|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \u_i2c_timing_ctrl|i2c_wdata[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|Selector11~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_wdata[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_wdata[1] .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \u_i2c_timing_ctrl|Mux22~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Mux22~1_combout  = (\u_i2c_timing_ctrl|Mux22~0_combout  & (((\u_i2c_timing_ctrl|i2c_wdata [0])) # (!\u_i2c_timing_ctrl|i2c_stream_cnt [1]))) # (!\u_i2c_timing_ctrl|Mux22~0_combout  & (\u_i2c_timing_ctrl|i2c_stream_cnt [1] & 
// ((\u_i2c_timing_ctrl|i2c_wdata [1]))))

	.dataa(\u_i2c_timing_ctrl|Mux22~0_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_stream_cnt [1]),
	.datac(\u_i2c_timing_ctrl|i2c_wdata [0]),
	.datad(\u_i2c_timing_ctrl|i2c_wdata [1]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Mux22~1 .lut_mask = 16'hE6A2;
defparam \u_i2c_timing_ctrl|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N8
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector0~1 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector0~1_combout  = (!\u_i2c_timing_ctrl|i2c_wdata[0]~4_combout  & ((\u_i2c_timing_ctrl|i2c_stream_cnt [2] & ((\u_i2c_timing_ctrl|Mux22~1_combout ))) # (!\u_i2c_timing_ctrl|i2c_stream_cnt [2] & (\u_i2c_timing_ctrl|Mux22~3_combout 
// ))))

	.dataa(\u_i2c_timing_ctrl|Mux22~3_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_stream_cnt [2]),
	.datac(\u_i2c_timing_ctrl|Mux22~1_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_wdata[0]~4_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector0~1 .lut_mask = 16'h00E2;
defparam \u_i2c_timing_ctrl|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N10
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector0~0 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector0~0_combout  = (\u_i2c_timing_ctrl|i2c_stream_cnt [0] & (\u_i2c_timing_ctrl|i2c_stream_cnt [2] & \u_i2c_timing_ctrl|i2c_stream_cnt [1]))

	.dataa(\u_i2c_timing_ctrl|i2c_stream_cnt [0]),
	.datab(\u_i2c_timing_ctrl|i2c_stream_cnt [2]),
	.datac(\u_i2c_timing_ctrl|i2c_stream_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector0~0 .lut_mask = 16'h8080;
defparam \u_i2c_timing_ctrl|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector0~2 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector0~2_combout  = (\u_i2c_timing_ctrl|Mux15~1_combout ) # ((\u_i2c_timing_ctrl|Mux17~0_combout  & ((\u_i2c_timing_ctrl|i2c_stream_cnt [3]) # (\u_i2c_timing_ctrl|Selector0~0_combout ))))

	.dataa(\u_i2c_timing_ctrl|Mux15~1_combout ),
	.datab(\u_i2c_timing_ctrl|Mux17~0_combout ),
	.datac(\u_i2c_timing_ctrl|i2c_stream_cnt [3]),
	.datad(\u_i2c_timing_ctrl|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector0~2 .lut_mask = 16'hEEEA;
defparam \u_i2c_timing_ctrl|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N14
cycloneive_lcell_comb \u_i2c_timing_ctrl|Selector0~4 (
// Equation(s):
// \u_i2c_timing_ctrl|Selector0~4_combout  = (!\u_i2c_timing_ctrl|Selector0~3_combout  & (!\u_i2c_timing_ctrl|Mux0~1_combout  & (!\u_i2c_timing_ctrl|Selector0~1_combout  & !\u_i2c_timing_ctrl|Selector0~2_combout )))

	.dataa(\u_i2c_timing_ctrl|Selector0~3_combout ),
	.datab(\u_i2c_timing_ctrl|Mux0~1_combout ),
	.datac(\u_i2c_timing_ctrl|Selector0~1_combout ),
	.datad(\u_i2c_timing_ctrl|Selector0~2_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|Selector0~4 .lut_mask = 16'h0001;
defparam \u_i2c_timing_ctrl|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N15
dffeas \u_i2c_timing_ctrl|i2c_sdat_out (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|Selector0~4_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_i2c_timing_ctrl|i2c_transfer_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_sdat_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_sdat_out .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_sdat_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \u_i2c_timing_ctrl|comb~1 (
// Equation(s):
// \u_i2c_timing_ctrl|comb~1_combout  = (\u_i2c_timing_ctrl|current_state [2] & ((!\u_i2c_timing_ctrl|current_state [1]) # (!\u_i2c_timing_ctrl|current_state [3]))) # (!\u_i2c_timing_ctrl|current_state [2] & ((\u_i2c_timing_ctrl|current_state [1])))

	.dataa(gnd),
	.datab(\u_i2c_timing_ctrl|current_state [3]),
	.datac(\u_i2c_timing_ctrl|current_state [2]),
	.datad(\u_i2c_timing_ctrl|current_state [1]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|comb~1 .lut_mask = 16'h3FF0;
defparam \u_i2c_timing_ctrl|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \u_i2c_timing_ctrl|comb~2 (
// Equation(s):
// \u_i2c_timing_ctrl|comb~2_combout  = (!\u_i2c_timing_ctrl|comb~0_combout  & ((\u_i2c_timing_ctrl|current_state [4]) # ((!\u_i2c_timing_ctrl|comb~1_combout ) # (!\u_i2c_timing_ctrl|current_state [0]))))

	.dataa(\u_i2c_timing_ctrl|current_state [4]),
	.datab(\u_i2c_timing_ctrl|current_state [0]),
	.datac(\u_i2c_timing_ctrl|comb~1_combout ),
	.datad(\u_i2c_timing_ctrl|comb~0_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|comb~2 .lut_mask = 16'h00BF;
defparam \u_i2c_timing_ctrl|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X22_Y1_N23
dffeas \u_Sdram_Control_2Port|command1|CS_N (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|CS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|CS_N .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|CS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y1_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|CKE~0 (
// Equation(s):
// \u_Sdram_Control_2Port|CKE~0_combout  = !\u_Sdram_Control_2Port|command1|CS_N~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|command1|CS_N~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|CKE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|CKE~0 .lut_mask = 16'h0F0F;
defparam \u_Sdram_Control_2Port|CKE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y1_N25
dffeas \u_Sdram_Control_2Port|CKE (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|CKE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|CKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|CKE .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|CKE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|CS_N~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|CS_N~feeder_combout  = \u_Sdram_Control_2Port|command1|CS_N~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|command1|CS_N~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|CS_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|CS_N~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|CS_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y1_N5
dffeas \u_Sdram_Control_2Port|CS_N (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|CS_N~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|CS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|CS_N .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|CS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|rw_flag~1 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|rw_flag~1_combout  = (!\u_Sdram_Control_2Port|command1|do_precharge~q  & (!\u_Sdram_Control_2Port|command1|do_writea~q  & (!\u_Sdram_Control_2Port|command1|do_load_mode~q  & \u_Sdram_Control_2Port|command1|rw_flag~q )))

	.dataa(\u_Sdram_Control_2Port|command1|do_precharge~q ),
	.datab(\u_Sdram_Control_2Port|command1|do_writea~q ),
	.datac(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.datad(\u_Sdram_Control_2Port|command1|rw_flag~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|rw_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rw_flag~1 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_2Port|command1|rw_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|rw_flag~2 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|rw_flag~2_combout  = (\u_Sdram_Control_2Port|command1|do_reada~q ) # ((!\u_Sdram_Control_2Port|command1|do_refresh~q  & \u_Sdram_Control_2Port|command1|rw_flag~1_combout ))

	.dataa(\u_Sdram_Control_2Port|command1|do_reada~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|command1|do_refresh~q ),
	.datad(\u_Sdram_Control_2Port|command1|rw_flag~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|rw_flag~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rw_flag~2 .lut_mask = 16'hAFAA;
defparam \u_Sdram_Control_2Port|command1|rw_flag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N13
dffeas \u_Sdram_Control_2Port|command1|rw_flag (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|rw_flag~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_Sdram_Control_2Port|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|rw_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rw_flag .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|rw_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|WE_N~1 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|WE_N~1_combout  = (\u_Sdram_Control_2Port|command1|do_refresh~q ) # ((\u_Sdram_Control_2Port|command1|rw_flag~0_combout  & ((\u_Sdram_Control_2Port|command1|rw_flag~q ) # (!\u_Sdram_Control_2Port|command1|WE_N~0_combout 
// ))))

	.dataa(\u_Sdram_Control_2Port|command1|WE_N~0_combout ),
	.datab(\u_Sdram_Control_2Port|command1|rw_flag~0_combout ),
	.datac(\u_Sdram_Control_2Port|command1|do_refresh~q ),
	.datad(\u_Sdram_Control_2Port|command1|rw_flag~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|WE_N~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|WE_N~1 .lut_mask = 16'hFCF4;
defparam \u_Sdram_Control_2Port|command1|WE_N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|WE_N~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|command1|WE_N~feeder_combout  = \u_Sdram_Control_2Port|command1|WE_N~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|command1|WE_N~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|WE_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|WE_N~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|command1|WE_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N17
dffeas \u_Sdram_Control_2Port|command1|WE_N (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|WE_N~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|WE_N .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|WE_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|WE_N~0 (
// Equation(s):
// \u_Sdram_Control_2Port|WE_N~0_combout  = (!\u_Sdram_Control_2Port|Equal0~1_combout  & \u_Sdram_Control_2Port|command1|WE_N~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.datad(\u_Sdram_Control_2Port|command1|WE_N~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|WE_N~0 .lut_mask = 16'h0F00;
defparam \u_Sdram_Control_2Port|WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N25
dffeas \u_Sdram_Control_2Port|WE_N (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|WE_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|WE_N .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|WE_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|rw_shift~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|rw_shift~0_combout  = (\u_Sdram_Control_2Port|command1|rw_shift [1] & (!\u_Sdram_Control_2Port|command1|do_reada~q  & !\u_Sdram_Control_2Port|command1|do_writea~q ))

	.dataa(\u_Sdram_Control_2Port|command1|rw_shift [1]),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|command1|do_reada~q ),
	.datad(\u_Sdram_Control_2Port|command1|do_writea~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|rw_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rw_shift~0 .lut_mask = 16'h000A;
defparam \u_Sdram_Control_2Port|command1|rw_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N17
dffeas \u_Sdram_Control_2Port|command1|rw_shift[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|rw_shift~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|rw_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|rw_shift[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|rw_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|do_rw~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|do_rw~0_combout  = (\u_Sdram_Control_2Port|command1|do_reada~q  & (((\u_Sdram_Control_2Port|command1|do_rw~q )))) # (!\u_Sdram_Control_2Port|command1|do_reada~q  & ((\u_Sdram_Control_2Port|command1|do_writea~q  & 
// ((\u_Sdram_Control_2Port|command1|do_rw~q ))) # (!\u_Sdram_Control_2Port|command1|do_writea~q  & (\u_Sdram_Control_2Port|command1|rw_shift [0]))))

	.dataa(\u_Sdram_Control_2Port|command1|do_reada~q ),
	.datab(\u_Sdram_Control_2Port|command1|rw_shift [0]),
	.datac(\u_Sdram_Control_2Port|command1|do_rw~q ),
	.datad(\u_Sdram_Control_2Port|command1|do_writea~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|do_rw~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|do_rw~0 .lut_mask = 16'hF0E4;
defparam \u_Sdram_Control_2Port|command1|do_rw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N29
dffeas \u_Sdram_Control_2Port|command1|do_rw (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|do_rw~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|do_rw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|do_rw .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|do_rw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|WE_N~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|WE_N~0_combout  = (\u_Sdram_Control_2Port|command1|do_rw~q  & (!\u_Sdram_Control_2Port|command1|do_reada~q  & !\u_Sdram_Control_2Port|command1|do_writea~q ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|command1|do_rw~q ),
	.datac(\u_Sdram_Control_2Port|command1|do_reada~q ),
	.datad(\u_Sdram_Control_2Port|command1|do_writea~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|WE_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|WE_N~0 .lut_mask = 16'h000C;
defparam \u_Sdram_Control_2Port|command1|WE_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|CAS_N~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|CAS_N~0_combout  = (!\u_Sdram_Control_2Port|command1|do_refresh~q  & ((\u_Sdram_Control_2Port|command1|do_precharge~q ) # ((!\u_Sdram_Control_2Port|command1|WE_N~0_combout  & !\u_Sdram_Control_2Port|command1|do_load_mode~q 
// ))))

	.dataa(\u_Sdram_Control_2Port|command1|do_refresh~q ),
	.datab(\u_Sdram_Control_2Port|command1|WE_N~0_combout ),
	.datac(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.datad(\u_Sdram_Control_2Port|command1|do_precharge~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|CAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|CAS_N~0 .lut_mask = 16'h5501;
defparam \u_Sdram_Control_2Port|command1|CAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|CAS_N~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|command1|CAS_N~feeder_combout  = \u_Sdram_Control_2Port|command1|CAS_N~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|command1|CAS_N~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|CAS_N~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|CAS_N~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|command1|CAS_N~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N9
dffeas \u_Sdram_Control_2Port|command1|CAS_N (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|CAS_N~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|CAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|CAS_N .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|CAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|CAS_N~0 (
// Equation(s):
// \u_Sdram_Control_2Port|CAS_N~0_combout  = (\u_Sdram_Control_2Port|command1|CAS_N~q ) # (\u_Sdram_Control_2Port|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|command1|CAS_N~q ),
	.datad(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|CAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|CAS_N~0 .lut_mask = 16'hFFF0;
defparam \u_Sdram_Control_2Port|CAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N31
dffeas \u_Sdram_Control_2Port|CAS_N (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|CAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|CAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|CAS_N .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|CAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|RAS_N~0 (
// Equation(s):
// \u_Sdram_Control_2Port|RAS_N~0_combout  = (\u_Sdram_Control_2Port|command1|RAS_N~q  & !\u_Sdram_Control_2Port|Equal0~1_combout )

	.dataa(\u_Sdram_Control_2Port|command1|RAS_N~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|RAS_N~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|RAS_N~0 .lut_mask = 16'h0A0A;
defparam \u_Sdram_Control_2Port|RAS_N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N7
dffeas \u_Sdram_Control_2Port|RAS_N (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|RAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|RAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|RAS_N .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|RAS_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan7~0 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan7~0_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [18] & ((\u_Sdram_Control_2Port|rRD_ADDR [16]) # (\u_Sdram_Control_2Port|rRD_ADDR [17])))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [18]),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR [16]),
	.datad(\u_Sdram_Control_2Port|rRD_ADDR [17]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan7~0 .lut_mask = 16'hCCC0;
defparam \u_Sdram_Control_2Port|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add10~10 (
// Equation(s):
// \u_Sdram_Control_2Port|Add10~10_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [13] & (!\u_Sdram_Control_2Port|Add10~9 )) # (!\u_Sdram_Control_2Port|rRD_ADDR [13] & ((\u_Sdram_Control_2Port|Add10~9 ) # (GND)))
// \u_Sdram_Control_2Port|Add10~11  = CARRY((!\u_Sdram_Control_2Port|Add10~9 ) # (!\u_Sdram_Control_2Port|rRD_ADDR [13]))

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add10~9 ),
	.combout(\u_Sdram_Control_2Port|Add10~10_combout ),
	.cout(\u_Sdram_Control_2Port|Add10~11 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add10~10 .lut_mask = 16'h5A5F;
defparam \u_Sdram_Control_2Port|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR~11 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR~11_combout  = (\u_Sdram_Control_2Port|rRD_ADDR~4_combout  & \u_Sdram_Control_2Port|Add10~10_combout )

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR~4_combout ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Add10~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR~11 .lut_mask = 16'hA0A0;
defparam \u_Sdram_Control_2Port|rRD_ADDR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N9
dffeas \u_Sdram_Control_2Port|rRD_ADDR[13] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rRD_ADDR~11_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rRD_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[13] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rRD_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add10~8 (
// Equation(s):
// \u_Sdram_Control_2Port|Add10~8_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [12] & (\u_Sdram_Control_2Port|Add10~7  $ (GND))) # (!\u_Sdram_Control_2Port|rRD_ADDR [12] & (!\u_Sdram_Control_2Port|Add10~7  & VCC))
// \u_Sdram_Control_2Port|Add10~9  = CARRY((\u_Sdram_Control_2Port|rRD_ADDR [12] & !\u_Sdram_Control_2Port|Add10~7 ))

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add10~7 ),
	.combout(\u_Sdram_Control_2Port|Add10~8_combout ),
	.cout(\u_Sdram_Control_2Port|Add10~9 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add10~8 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_2Port|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR~10 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR~10_combout  = (\u_Sdram_Control_2Port|Add10~8_combout  & \u_Sdram_Control_2Port|rRD_ADDR~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Add10~8_combout ),
	.datad(\u_Sdram_Control_2Port|rRD_ADDR~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR~10 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|rRD_ADDR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N15
dffeas \u_Sdram_Control_2Port|rRD_ADDR[12] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rRD_ADDR~10_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rRD_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[12] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rRD_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan7~2 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan7~2_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [14]) # ((\u_Sdram_Control_2Port|rRD_ADDR [13] & \u_Sdram_Control_2Port|rRD_ADDR [12]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [13]),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR [12]),
	.datad(\u_Sdram_Control_2Port|rRD_ADDR [14]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan7~2 .lut_mask = 16'hFFC0;
defparam \u_Sdram_Control_2Port|LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan10~0 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan10~0_combout  = (!\u_Sdram_Control_2Port|rRD_ADDR [19] & !\u_Sdram_Control_2Port|rRD_ADDR [20])

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|rRD_ADDR [20]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan10~0 .lut_mask = 16'h0055;
defparam \u_Sdram_Control_2Port|LessThan10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan7~3 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan7~3_combout  = (\u_Sdram_Control_2Port|LessThan7~0_combout ) # (((\u_Sdram_Control_2Port|LessThan7~1_combout  & \u_Sdram_Control_2Port|LessThan7~2_combout )) # (!\u_Sdram_Control_2Port|LessThan10~0_combout ))

	.dataa(\u_Sdram_Control_2Port|LessThan7~1_combout ),
	.datab(\u_Sdram_Control_2Port|LessThan7~0_combout ),
	.datac(\u_Sdram_Control_2Port|LessThan7~2_combout ),
	.datad(\u_Sdram_Control_2Port|LessThan10~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan7~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan7~3 .lut_mask = 16'hECFF;
defparam \u_Sdram_Control_2Port|LessThan7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add7~0 (
// Equation(s):
// \u_Sdram_Control_2Port|Add7~0_combout  = \u_Sdram_Control_2Port|rWR_ADDR [8] $ (VCC)
// \u_Sdram_Control_2Port|Add7~1  = CARRY(\u_Sdram_Control_2Port|rWR_ADDR [8])

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Add7~0_combout ),
	.cout(\u_Sdram_Control_2Port|Add7~1 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add7~0 .lut_mask = 16'h55AA;
defparam \u_Sdram_Control_2Port|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add7~2 (
// Equation(s):
// \u_Sdram_Control_2Port|Add7~2_combout  = (\u_Sdram_Control_2Port|rWR_ADDR [9] & (!\u_Sdram_Control_2Port|Add7~1 )) # (!\u_Sdram_Control_2Port|rWR_ADDR [9] & ((\u_Sdram_Control_2Port|Add7~1 ) # (GND)))
// \u_Sdram_Control_2Port|Add7~3  = CARRY((!\u_Sdram_Control_2Port|Add7~1 ) # (!\u_Sdram_Control_2Port|rWR_ADDR [9]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add7~1 ),
	.combout(\u_Sdram_Control_2Port|Add7~2_combout ),
	.cout(\u_Sdram_Control_2Port|Add7~3 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add7~2 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR~6 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR~6_combout  = (\u_Sdram_Control_2Port|LessThan4~3_combout  & \u_Sdram_Control_2Port|Add7~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|LessThan4~3_combout ),
	.datad(\u_Sdram_Control_2Port|Add7~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR~6 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|rWR_ADDR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|mWR_DONE~0 (
// Equation(s):
// \u_Sdram_Control_2Port|mWR_DONE~0_combout  = (!\u_Sdram_Control_2Port|ST [0] & (\u_Sdram_Control_2Port|mLENGTH [8] $ (!\u_Sdram_Control_2Port|ST [8])))

	.dataa(\u_Sdram_Control_2Port|mLENGTH [8]),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|ST [0]),
	.datad(\u_Sdram_Control_2Port|ST [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mWR_DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mWR_DONE~0 .lut_mask = 16'h0A05;
defparam \u_Sdram_Control_2Port|mWR_DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|Equal9~0 (
// Equation(s):
// \u_Sdram_Control_2Port|Equal9~0_combout  = (!\u_Sdram_Control_2Port|ST [0] & (\u_Sdram_Control_2Port|ST [1] & (!\u_Sdram_Control_2Port|Equal0~0_combout  & \u_Sdram_Control_2Port|Equal8~0_combout )))

	.dataa(\u_Sdram_Control_2Port|ST [0]),
	.datab(\u_Sdram_Control_2Port|ST [1]),
	.datac(\u_Sdram_Control_2Port|Equal0~0_combout ),
	.datad(\u_Sdram_Control_2Port|Equal8~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Equal9~0 .lut_mask = 16'h0400;
defparam \u_Sdram_Control_2Port|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|Equal7~2 (
// Equation(s):
// \u_Sdram_Control_2Port|Equal7~2_combout  = (\u_Sdram_Control_2Port|ST [2] & (\u_Sdram_Control_2Port|ST [1] & \u_Sdram_Control_2Port|Equal5~2_combout ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|ST [2]),
	.datac(\u_Sdram_Control_2Port|ST [1]),
	.datad(\u_Sdram_Control_2Port|Equal5~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Equal7~2 .lut_mask = 16'hC000;
defparam \u_Sdram_Control_2Port|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|mWR_DONE~1 (
// Equation(s):
// \u_Sdram_Control_2Port|mWR_DONE~1_combout  = (!\u_Sdram_Control_2Port|Equal8~1_combout  & (\u_Sdram_Control_2Port|mWR_DONE~0_combout  & (!\u_Sdram_Control_2Port|Equal9~0_combout  & \u_Sdram_Control_2Port|Equal7~2_combout )))

	.dataa(\u_Sdram_Control_2Port|Equal8~1_combout ),
	.datab(\u_Sdram_Control_2Port|mWR_DONE~0_combout ),
	.datac(\u_Sdram_Control_2Port|Equal9~0_combout ),
	.datad(\u_Sdram_Control_2Port|Equal7~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mWR_DONE~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mWR_DONE~1 .lut_mask = 16'h0400;
defparam \u_Sdram_Control_2Port|mWR_DONE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|Read~1 (
// Equation(s):
// \u_Sdram_Control_2Port|Read~1_combout  = (\u_Sdram_Control_2Port|mRD~q  & (\u_Sdram_Control_2Port|Equal5~1_combout  & !\u_Sdram_Control_2Port|Pre_RD~q ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|mRD~q ),
	.datac(\u_Sdram_Control_2Port|Equal5~1_combout ),
	.datad(\u_Sdram_Control_2Port|Pre_RD~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Read~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Read~1 .lut_mask = 16'h00C0;
defparam \u_Sdram_Control_2Port|Read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|Write~2 (
// Equation(s):
// \u_Sdram_Control_2Port|Write~2_combout  = (\u_Sdram_Control_2Port|Write~1_combout ) # ((!\u_Sdram_Control_2Port|mWR_DONE~1_combout  & (\u_Sdram_Control_2Port|Write~q  & !\u_Sdram_Control_2Port|Read~1_combout )))

	.dataa(\u_Sdram_Control_2Port|Write~1_combout ),
	.datab(\u_Sdram_Control_2Port|mWR_DONE~1_combout ),
	.datac(\u_Sdram_Control_2Port|Write~q ),
	.datad(\u_Sdram_Control_2Port|Read~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Write~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Write~2 .lut_mask = 16'hAABA;
defparam \u_Sdram_Control_2Port|Write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N31
dffeas \u_Sdram_Control_2Port|Write (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|Write~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|Write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Write .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|Write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|mWR_DONE~2 (
// Equation(s):
// \u_Sdram_Control_2Port|mWR_DONE~2_combout  = (\u_Sdram_Control_2Port|Write~q  & ((\u_Sdram_Control_2Port|mWR_DONE~1_combout ) # (\u_Sdram_Control_2Port|mWR_DONE~q )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|mWR_DONE~1_combout ),
	.datac(\u_Sdram_Control_2Port|mWR_DONE~q ),
	.datad(\u_Sdram_Control_2Port|Write~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mWR_DONE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mWR_DONE~2 .lut_mask = 16'hFC00;
defparam \u_Sdram_Control_2Port|mWR_DONE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \u_Sdram_Control_2Port|mWR_DONE (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mWR_DONE~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mWR_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mWR_DONE .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mWR_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR[21]~3 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout  = (\u_Sdram_Control_2Port|mWR~q  & (\u_Sdram_Control_2Port|LessThan3~2_combout  & \u_Sdram_Control_2Port|mWR_DONE~q ))

	.dataa(\u_Sdram_Control_2Port|mWR~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|LessThan3~2_combout ),
	.datad(\u_Sdram_Control_2Port|mWR_DONE~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[21]~3 .lut_mask = 16'hA000;
defparam \u_Sdram_Control_2Port|rWR_ADDR[21]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N9
dffeas \u_Sdram_Control_2Port|rWR_ADDR[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rWR_ADDR~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rWR_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rWR_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add7~4 (
// Equation(s):
// \u_Sdram_Control_2Port|Add7~4_combout  = (\u_Sdram_Control_2Port|rWR_ADDR [10] & (\u_Sdram_Control_2Port|Add7~3  $ (GND))) # (!\u_Sdram_Control_2Port|rWR_ADDR [10] & (!\u_Sdram_Control_2Port|Add7~3  & VCC))
// \u_Sdram_Control_2Port|Add7~5  = CARRY((\u_Sdram_Control_2Port|rWR_ADDR [10] & !\u_Sdram_Control_2Port|Add7~3 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add7~3 ),
	.combout(\u_Sdram_Control_2Port|Add7~4_combout ),
	.cout(\u_Sdram_Control_2Port|Add7~5 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add7~4 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_2Port|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR~7 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR~7_combout  = (\u_Sdram_Control_2Port|LessThan4~3_combout  & \u_Sdram_Control_2Port|Add7~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|LessThan4~3_combout ),
	.datad(\u_Sdram_Control_2Port|Add7~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR~7 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|rWR_ADDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N3
dffeas \u_Sdram_Control_2Port|rWR_ADDR[10] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rWR_ADDR~7_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rWR_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rWR_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add7~6 (
// Equation(s):
// \u_Sdram_Control_2Port|Add7~6_combout  = (\u_Sdram_Control_2Port|rWR_ADDR [11] & (!\u_Sdram_Control_2Port|Add7~5 )) # (!\u_Sdram_Control_2Port|rWR_ADDR [11] & ((\u_Sdram_Control_2Port|Add7~5 ) # (GND)))
// \u_Sdram_Control_2Port|Add7~7  = CARRY((!\u_Sdram_Control_2Port|Add7~5 ) # (!\u_Sdram_Control_2Port|rWR_ADDR [11]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add7~5 ),
	.combout(\u_Sdram_Control_2Port|Add7~6_combout ),
	.cout(\u_Sdram_Control_2Port|Add7~7 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add7~6 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR~8 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR~8_combout  = (\u_Sdram_Control_2Port|Add7~6_combout  & \u_Sdram_Control_2Port|LessThan4~3_combout )

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|Add7~6_combout ),
	.datac(\u_Sdram_Control_2Port|LessThan4~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR~8 .lut_mask = 16'hC0C0;
defparam \u_Sdram_Control_2Port|rWR_ADDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N17
dffeas \u_Sdram_Control_2Port|rWR_ADDR[11] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rWR_ADDR~8_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rWR_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rWR_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add7~8 (
// Equation(s):
// \u_Sdram_Control_2Port|Add7~8_combout  = (\u_Sdram_Control_2Port|rWR_ADDR [12] & (\u_Sdram_Control_2Port|Add7~7  $ (GND))) # (!\u_Sdram_Control_2Port|rWR_ADDR [12] & (!\u_Sdram_Control_2Port|Add7~7  & VCC))
// \u_Sdram_Control_2Port|Add7~9  = CARRY((\u_Sdram_Control_2Port|rWR_ADDR [12] & !\u_Sdram_Control_2Port|Add7~7 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add7~7 ),
	.combout(\u_Sdram_Control_2Port|Add7~8_combout ),
	.cout(\u_Sdram_Control_2Port|Add7~9 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add7~8 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_2Port|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR~9 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR~9_combout  = (\u_Sdram_Control_2Port|LessThan4~3_combout  & \u_Sdram_Control_2Port|Add7~8_combout )

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|LessThan4~3_combout ),
	.datac(\u_Sdram_Control_2Port|Add7~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR~9 .lut_mask = 16'hC0C0;
defparam \u_Sdram_Control_2Port|rWR_ADDR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N7
dffeas \u_Sdram_Control_2Port|rWR_ADDR[12] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rWR_ADDR~9_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rWR_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[12] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rWR_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add7~10 (
// Equation(s):
// \u_Sdram_Control_2Port|Add7~10_combout  = (\u_Sdram_Control_2Port|rWR_ADDR [13] & (!\u_Sdram_Control_2Port|Add7~9 )) # (!\u_Sdram_Control_2Port|rWR_ADDR [13] & ((\u_Sdram_Control_2Port|Add7~9 ) # (GND)))
// \u_Sdram_Control_2Port|Add7~11  = CARRY((!\u_Sdram_Control_2Port|Add7~9 ) # (!\u_Sdram_Control_2Port|rWR_ADDR [13]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add7~9 ),
	.combout(\u_Sdram_Control_2Port|Add7~10_combout ),
	.cout(\u_Sdram_Control_2Port|Add7~11 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add7~10 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR~10 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR~10_combout  = (\u_Sdram_Control_2Port|LessThan4~3_combout  & \u_Sdram_Control_2Port|Add7~10_combout )

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|LessThan4~3_combout ),
	.datac(\u_Sdram_Control_2Port|Add7~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR~10 .lut_mask = 16'hC0C0;
defparam \u_Sdram_Control_2Port|rWR_ADDR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \u_Sdram_Control_2Port|rWR_ADDR[13] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rWR_ADDR~10_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rWR_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[13] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rWR_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add7~12 (
// Equation(s):
// \u_Sdram_Control_2Port|Add7~12_combout  = (\u_Sdram_Control_2Port|rWR_ADDR [14] & (\u_Sdram_Control_2Port|Add7~11  $ (GND))) # (!\u_Sdram_Control_2Port|rWR_ADDR [14] & (!\u_Sdram_Control_2Port|Add7~11  & VCC))
// \u_Sdram_Control_2Port|Add7~13  = CARRY((\u_Sdram_Control_2Port|rWR_ADDR [14] & !\u_Sdram_Control_2Port|Add7~11 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add7~11 ),
	.combout(\u_Sdram_Control_2Port|Add7~12_combout ),
	.cout(\u_Sdram_Control_2Port|Add7~13 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add7~12 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_2Port|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR~11 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR~11_combout  = (\u_Sdram_Control_2Port|LessThan4~3_combout  & \u_Sdram_Control_2Port|Add7~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|LessThan4~3_combout ),
	.datad(\u_Sdram_Control_2Port|Add7~12_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR~11 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|rWR_ADDR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \u_Sdram_Control_2Port|rWR_ADDR[14] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rWR_ADDR~11_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rWR_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[14] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rWR_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add7~14 (
// Equation(s):
// \u_Sdram_Control_2Port|Add7~14_combout  = (\u_Sdram_Control_2Port|rWR_ADDR [15] & (!\u_Sdram_Control_2Port|Add7~13 )) # (!\u_Sdram_Control_2Port|rWR_ADDR [15] & ((\u_Sdram_Control_2Port|Add7~13 ) # (GND)))
// \u_Sdram_Control_2Port|Add7~15  = CARRY((!\u_Sdram_Control_2Port|Add7~13 ) # (!\u_Sdram_Control_2Port|rWR_ADDR [15]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add7~13 ),
	.combout(\u_Sdram_Control_2Port|Add7~14_combout ),
	.cout(\u_Sdram_Control_2Port|Add7~15 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add7~14 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR~12 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR~12_combout  = (\u_Sdram_Control_2Port|LessThan4~3_combout  & \u_Sdram_Control_2Port|Add7~14_combout )

	.dataa(\u_Sdram_Control_2Port|LessThan4~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|Add7~14_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR~12 .lut_mask = 16'hAA00;
defparam \u_Sdram_Control_2Port|rWR_ADDR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N3
dffeas \u_Sdram_Control_2Port|rWR_ADDR[15] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rWR_ADDR~12_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rWR_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[15] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rWR_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add7~16 (
// Equation(s):
// \u_Sdram_Control_2Port|Add7~16_combout  = (\u_Sdram_Control_2Port|rWR_ADDR [16] & (\u_Sdram_Control_2Port|Add7~15  $ (GND))) # (!\u_Sdram_Control_2Port|rWR_ADDR [16] & (!\u_Sdram_Control_2Port|Add7~15  & VCC))
// \u_Sdram_Control_2Port|Add7~17  = CARRY((\u_Sdram_Control_2Port|rWR_ADDR [16] & !\u_Sdram_Control_2Port|Add7~15 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add7~15 ),
	.combout(\u_Sdram_Control_2Port|Add7~16_combout ),
	.cout(\u_Sdram_Control_2Port|Add7~17 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add7~16 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_2Port|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR~13 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR~13_combout  = (\u_Sdram_Control_2Port|LessThan4~3_combout  & \u_Sdram_Control_2Port|Add7~16_combout )

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|LessThan4~3_combout ),
	.datac(\u_Sdram_Control_2Port|Add7~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR~13 .lut_mask = 16'hC0C0;
defparam \u_Sdram_Control_2Port|rWR_ADDR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N5
dffeas \u_Sdram_Control_2Port|rWR_ADDR[16] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rWR_ADDR~13_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rWR_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[16] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rWR_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan4~1 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan4~1_combout  = (((!\u_Sdram_Control_2Port|rWR_ADDR [11]) # (!\u_Sdram_Control_2Port|rWR_ADDR [9])) # (!\u_Sdram_Control_2Port|rWR_ADDR [10])) # (!\u_Sdram_Control_2Port|rWR_ADDR [8])

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR [8]),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [10]),
	.datac(\u_Sdram_Control_2Port|rWR_ADDR [9]),
	.datad(\u_Sdram_Control_2Port|rWR_ADDR [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan4~1 .lut_mask = 16'h7FFF;
defparam \u_Sdram_Control_2Port|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan4~0 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan4~0_combout  = ((!\u_Sdram_Control_2Port|rWR_ADDR [13] & !\u_Sdram_Control_2Port|rWR_ADDR [14])) # (!\u_Sdram_Control_2Port|rWR_ADDR [15])

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR [15]),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [13]),
	.datac(\u_Sdram_Control_2Port|rWR_ADDR [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan4~0 .lut_mask = 16'h5757;
defparam \u_Sdram_Control_2Port|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan4~2 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan4~2_combout  = (\u_Sdram_Control_2Port|LessThan4~0_combout ) # ((!\u_Sdram_Control_2Port|rWR_ADDR [12] & (\u_Sdram_Control_2Port|LessThan4~1_combout  & !\u_Sdram_Control_2Port|rWR_ADDR [14])))

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR [12]),
	.datab(\u_Sdram_Control_2Port|LessThan4~1_combout ),
	.datac(\u_Sdram_Control_2Port|rWR_ADDR [14]),
	.datad(\u_Sdram_Control_2Port|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan4~2 .lut_mask = 16'hFF04;
defparam \u_Sdram_Control_2Port|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add7~18 (
// Equation(s):
// \u_Sdram_Control_2Port|Add7~18_combout  = (\u_Sdram_Control_2Port|rWR_ADDR [17] & (!\u_Sdram_Control_2Port|Add7~17 )) # (!\u_Sdram_Control_2Port|rWR_ADDR [17] & ((\u_Sdram_Control_2Port|Add7~17 ) # (GND)))
// \u_Sdram_Control_2Port|Add7~19  = CARRY((!\u_Sdram_Control_2Port|Add7~17 ) # (!\u_Sdram_Control_2Port|rWR_ADDR [17]))

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add7~17 ),
	.combout(\u_Sdram_Control_2Port|Add7~18_combout ),
	.cout(\u_Sdram_Control_2Port|Add7~19 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add7~18 .lut_mask = 16'h5A5F;
defparam \u_Sdram_Control_2Port|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add7~20 (
// Equation(s):
// \u_Sdram_Control_2Port|Add7~20_combout  = (\u_Sdram_Control_2Port|rWR_ADDR [18] & (\u_Sdram_Control_2Port|Add7~19  $ (GND))) # (!\u_Sdram_Control_2Port|rWR_ADDR [18] & (!\u_Sdram_Control_2Port|Add7~19  & VCC))
// \u_Sdram_Control_2Port|Add7~21  = CARRY((\u_Sdram_Control_2Port|rWR_ADDR [18] & !\u_Sdram_Control_2Port|Add7~19 ))

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add7~19 ),
	.combout(\u_Sdram_Control_2Port|Add7~20_combout ),
	.cout(\u_Sdram_Control_2Port|Add7~21 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add7~20 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_2Port|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR[18]~15 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR[18]~15_combout  = (\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout  & (\u_Sdram_Control_2Port|LessThan4~3_combout  & ((\u_Sdram_Control_2Port|Add7~20_combout )))) # (!\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout  & 
// (((\u_Sdram_Control_2Port|rWR_ADDR [18]))))

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout ),
	.datab(\u_Sdram_Control_2Port|LessThan4~3_combout ),
	.datac(\u_Sdram_Control_2Port|rWR_ADDR [18]),
	.datad(\u_Sdram_Control_2Port|Add7~20_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR[18]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[18]~15 .lut_mask = 16'hD850;
defparam \u_Sdram_Control_2Port|rWR_ADDR[18]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N17
dffeas \u_Sdram_Control_2Port|rWR_ADDR[18] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rWR_ADDR[18]~15_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rWR_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[18] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rWR_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan4~3 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan4~3_combout  = ((!\u_Sdram_Control_2Port|rWR_ADDR [17] & (!\u_Sdram_Control_2Port|rWR_ADDR [16] & \u_Sdram_Control_2Port|LessThan4~2_combout ))) # (!\u_Sdram_Control_2Port|rWR_ADDR [18])

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR [17]),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [16]),
	.datac(\u_Sdram_Control_2Port|LessThan4~2_combout ),
	.datad(\u_Sdram_Control_2Port|rWR_ADDR [18]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan4~3 .lut_mask = 16'h10FF;
defparam \u_Sdram_Control_2Port|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add7~22 (
// Equation(s):
// \u_Sdram_Control_2Port|Add7~22_combout  = (\u_Sdram_Control_2Port|rWR_ADDR [19] & (!\u_Sdram_Control_2Port|Add7~21 )) # (!\u_Sdram_Control_2Port|rWR_ADDR [19] & ((\u_Sdram_Control_2Port|Add7~21 ) # (GND)))
// \u_Sdram_Control_2Port|Add7~23  = CARRY((!\u_Sdram_Control_2Port|Add7~21 ) # (!\u_Sdram_Control_2Port|rWR_ADDR [19]))

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add7~21 ),
	.combout(\u_Sdram_Control_2Port|Add7~22_combout ),
	.cout(\u_Sdram_Control_2Port|Add7~23 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add7~22 .lut_mask = 16'h5A5F;
defparam \u_Sdram_Control_2Port|Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add7~24 (
// Equation(s):
// \u_Sdram_Control_2Port|Add7~24_combout  = (\u_Sdram_Control_2Port|rWR_ADDR [20] & (\u_Sdram_Control_2Port|Add7~23  $ (GND))) # (!\u_Sdram_Control_2Port|rWR_ADDR [20] & (!\u_Sdram_Control_2Port|Add7~23  & VCC))
// \u_Sdram_Control_2Port|Add7~25  = CARRY((\u_Sdram_Control_2Port|rWR_ADDR [20] & !\u_Sdram_Control_2Port|Add7~23 ))

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add7~23 ),
	.combout(\u_Sdram_Control_2Port|Add7~24_combout ),
	.cout(\u_Sdram_Control_2Port|Add7~25 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add7~24 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_2Port|Add7~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR[20]~2 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR[20]~2_combout  = (\u_Sdram_Control_2Port|rWR_ADDR [20]) # ((\u_Sdram_Control_2Port|rWR_ADDR[20]~1_combout  & (\u_Sdram_Control_2Port|LessThan4~3_combout  & \u_Sdram_Control_2Port|Add7~24_combout )))

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR[20]~1_combout ),
	.datab(\u_Sdram_Control_2Port|LessThan4~3_combout ),
	.datac(\u_Sdram_Control_2Port|rWR_ADDR [20]),
	.datad(\u_Sdram_Control_2Port|Add7~24_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR[20]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[20]~2 .lut_mask = 16'hF8F0;
defparam \u_Sdram_Control_2Port|rWR_ADDR[20]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N1
dffeas \u_Sdram_Control_2Port|rWR_ADDR[20] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rWR_ADDR[20]~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rWR_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[20] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rWR_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR~16 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR~16_combout  = (\u_Sdram_Control_2Port|LessThan4~3_combout  & \u_Sdram_Control_2Port|Add7~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|LessThan4~3_combout ),
	.datad(\u_Sdram_Control_2Port|Add7~22_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR~16 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|rWR_ADDR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \u_Sdram_Control_2Port|rWR_ADDR[19] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rWR_ADDR~16_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rWR_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[19] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rWR_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan3~0 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan3~0_combout  = (\u_Sdram_Control_2Port|rWR_ADDR [19]) # ((\u_Sdram_Control_2Port|rWR_ADDR [18] & ((\u_Sdram_Control_2Port|rWR_ADDR [17]) # (\u_Sdram_Control_2Port|rWR_ADDR [16]))))

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR [17]),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [16]),
	.datac(\u_Sdram_Control_2Port|rWR_ADDR [19]),
	.datad(\u_Sdram_Control_2Port|rWR_ADDR [18]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan3~0 .lut_mask = 16'hFEF0;
defparam \u_Sdram_Control_2Port|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan3~1 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan3~1_combout  = (\u_Sdram_Control_2Port|rWR_ADDR [18] & ((\u_Sdram_Control_2Port|rWR_ADDR [14]) # ((\u_Sdram_Control_2Port|rWR_ADDR [12] & \u_Sdram_Control_2Port|rWR_ADDR [13]))))

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR [12]),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [13]),
	.datac(\u_Sdram_Control_2Port|rWR_ADDR [14]),
	.datad(\u_Sdram_Control_2Port|rWR_ADDR [18]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan3~1 .lut_mask = 16'hF800;
defparam \u_Sdram_Control_2Port|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan3~2 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan3~2_combout  = (!\u_Sdram_Control_2Port|rWR_ADDR [20] & (!\u_Sdram_Control_2Port|LessThan3~0_combout  & ((!\u_Sdram_Control_2Port|LessThan3~1_combout ) # (!\u_Sdram_Control_2Port|rWR_ADDR [15]))))

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR [15]),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [20]),
	.datac(\u_Sdram_Control_2Port|LessThan3~0_combout ),
	.datad(\u_Sdram_Control_2Port|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan3~2 .lut_mask = 16'h0103;
defparam \u_Sdram_Control_2Port|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan1~0 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan1~0_combout  = (\u_Sdram_Control_2Port|rWR_ADDR [21]) # (!\u_Sdram_Control_2Port|LessThan3~2_combout )

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR [21]),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|LessThan3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan1~0 .lut_mask = 16'hAFAF;
defparam \u_Sdram_Control_2Port|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR~4 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR~4_combout  = (!\u_Sdram_Control_2Port|LessThan10~4_combout  & ((\u_Sdram_Control_2Port|rRD_ADDR [21]) # ((!\u_Sdram_Control_2Port|LessThan1~0_combout ) # (!\u_Sdram_Control_2Port|LessThan7~3_combout ))))

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR [21]),
	.datab(\u_Sdram_Control_2Port|LessThan7~3_combout ),
	.datac(\u_Sdram_Control_2Port|LessThan1~0_combout ),
	.datad(\u_Sdram_Control_2Port|LessThan10~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR~4 .lut_mask = 16'h00BF;
defparam \u_Sdram_Control_2Port|rRD_ADDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR~9 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR~9_combout  = (\u_Sdram_Control_2Port|Add10~6_combout  & \u_Sdram_Control_2Port|rRD_ADDR~4_combout )

	.dataa(\u_Sdram_Control_2Port|Add10~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|rRD_ADDR~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR~9 .lut_mask = 16'hAA00;
defparam \u_Sdram_Control_2Port|rRD_ADDR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \u_Sdram_Control_2Port|rRD_ADDR[11] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rRD_ADDR~9_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rRD_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rRD_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR~7 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR~7_combout  = (\u_Sdram_Control_2Port|Add10~2_combout  & \u_Sdram_Control_2Port|rRD_ADDR~4_combout )

	.dataa(\u_Sdram_Control_2Port|Add10~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|rRD_ADDR~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR~7 .lut_mask = 16'hAA00;
defparam \u_Sdram_Control_2Port|rRD_ADDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \u_Sdram_Control_2Port|rRD_ADDR[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rRD_ADDR~7_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rRD_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rRD_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add10~0 (
// Equation(s):
// \u_Sdram_Control_2Port|Add10~0_combout  = \u_Sdram_Control_2Port|rRD_ADDR [8] $ (VCC)
// \u_Sdram_Control_2Port|Add10~1  = CARRY(\u_Sdram_Control_2Port|rRD_ADDR [8])

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Add10~0_combout ),
	.cout(\u_Sdram_Control_2Port|Add10~1 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add10~0 .lut_mask = 16'h33CC;
defparam \u_Sdram_Control_2Port|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR~6 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR~6_combout  = (\u_Sdram_Control_2Port|Add10~0_combout  & \u_Sdram_Control_2Port|rRD_ADDR~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Add10~0_combout ),
	.datad(\u_Sdram_Control_2Port|rRD_ADDR~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR~6 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|rRD_ADDR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \u_Sdram_Control_2Port|rRD_ADDR[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rRD_ADDR~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rRD_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rRD_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add10~4 (
// Equation(s):
// \u_Sdram_Control_2Port|Add10~4_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [10] & (\u_Sdram_Control_2Port|Add10~3  $ (GND))) # (!\u_Sdram_Control_2Port|rRD_ADDR [10] & (!\u_Sdram_Control_2Port|Add10~3  & VCC))
// \u_Sdram_Control_2Port|Add10~5  = CARRY((\u_Sdram_Control_2Port|rRD_ADDR [10] & !\u_Sdram_Control_2Port|Add10~3 ))

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add10~3 ),
	.combout(\u_Sdram_Control_2Port|Add10~4_combout ),
	.cout(\u_Sdram_Control_2Port|Add10~5 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add10~4 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_2Port|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add10~12 (
// Equation(s):
// \u_Sdram_Control_2Port|Add10~12_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [14] & (\u_Sdram_Control_2Port|Add10~11  $ (GND))) # (!\u_Sdram_Control_2Port|rRD_ADDR [14] & (!\u_Sdram_Control_2Port|Add10~11  & VCC))
// \u_Sdram_Control_2Port|Add10~13  = CARRY((\u_Sdram_Control_2Port|rRD_ADDR [14] & !\u_Sdram_Control_2Port|Add10~11 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add10~11 ),
	.combout(\u_Sdram_Control_2Port|Add10~12_combout ),
	.cout(\u_Sdram_Control_2Port|Add10~13 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add10~12 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_2Port|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR~12 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR~12_combout  = (\u_Sdram_Control_2Port|rRD_ADDR~4_combout  & \u_Sdram_Control_2Port|Add10~12_combout )

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|Add10~12_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR~12 .lut_mask = 16'hAA00;
defparam \u_Sdram_Control_2Port|rRD_ADDR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N23
dffeas \u_Sdram_Control_2Port|rRD_ADDR[14] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rRD_ADDR~12_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rRD_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[14] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rRD_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add10~14 (
// Equation(s):
// \u_Sdram_Control_2Port|Add10~14_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [15] & (!\u_Sdram_Control_2Port|Add10~13 )) # (!\u_Sdram_Control_2Port|rRD_ADDR [15] & ((\u_Sdram_Control_2Port|Add10~13 ) # (GND)))
// \u_Sdram_Control_2Port|Add10~15  = CARRY((!\u_Sdram_Control_2Port|Add10~13 ) # (!\u_Sdram_Control_2Port|rRD_ADDR [15]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add10~13 ),
	.combout(\u_Sdram_Control_2Port|Add10~14_combout ),
	.cout(\u_Sdram_Control_2Port|Add10~15 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add10~14 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR~13 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR~13_combout  = (\u_Sdram_Control_2Port|rRD_ADDR~4_combout  & \u_Sdram_Control_2Port|Add10~14_combout )

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|Add10~14_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR~13 .lut_mask = 16'hAA00;
defparam \u_Sdram_Control_2Port|rRD_ADDR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N5
dffeas \u_Sdram_Control_2Port|rRD_ADDR[15] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rRD_ADDR~13_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rRD_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[15] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rRD_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add10~16 (
// Equation(s):
// \u_Sdram_Control_2Port|Add10~16_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [16] & (\u_Sdram_Control_2Port|Add10~15  $ (GND))) # (!\u_Sdram_Control_2Port|rRD_ADDR [16] & (!\u_Sdram_Control_2Port|Add10~15  & VCC))
// \u_Sdram_Control_2Port|Add10~17  = CARRY((\u_Sdram_Control_2Port|rRD_ADDR [16] & !\u_Sdram_Control_2Port|Add10~15 ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add10~15 ),
	.combout(\u_Sdram_Control_2Port|Add10~16_combout ),
	.cout(\u_Sdram_Control_2Port|Add10~17 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add10~16 .lut_mask = 16'hC30C;
defparam \u_Sdram_Control_2Port|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR~14 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR~14_combout  = (\u_Sdram_Control_2Port|Add10~16_combout  & \u_Sdram_Control_2Port|rRD_ADDR~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Add10~16_combout ),
	.datad(\u_Sdram_Control_2Port|rRD_ADDR~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR~14 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|rRD_ADDR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N31
dffeas \u_Sdram_Control_2Port|rRD_ADDR[16] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rRD_ADDR~14_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rRD_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[16] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rRD_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add10~18 (
// Equation(s):
// \u_Sdram_Control_2Port|Add10~18_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [17] & (!\u_Sdram_Control_2Port|Add10~17 )) # (!\u_Sdram_Control_2Port|rRD_ADDR [17] & ((\u_Sdram_Control_2Port|Add10~17 ) # (GND)))
// \u_Sdram_Control_2Port|Add10~19  = CARRY((!\u_Sdram_Control_2Port|Add10~17 ) # (!\u_Sdram_Control_2Port|rRD_ADDR [17]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add10~17 ),
	.combout(\u_Sdram_Control_2Port|Add10~18_combout ),
	.cout(\u_Sdram_Control_2Port|Add10~19 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add10~18 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR~15 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR~15_combout  = (\u_Sdram_Control_2Port|rRD_ADDR~4_combout  & \u_Sdram_Control_2Port|Add10~18_combout )

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|Add10~18_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR~15 .lut_mask = 16'hAA00;
defparam \u_Sdram_Control_2Port|rRD_ADDR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N29
dffeas \u_Sdram_Control_2Port|rRD_ADDR[17] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rRD_ADDR~15_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rRD_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[17] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rRD_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add10~20 (
// Equation(s):
// \u_Sdram_Control_2Port|Add10~20_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [18] & (\u_Sdram_Control_2Port|Add10~19  $ (GND))) # (!\u_Sdram_Control_2Port|rRD_ADDR [18] & (!\u_Sdram_Control_2Port|Add10~19  & VCC))
// \u_Sdram_Control_2Port|Add10~21  = CARRY((\u_Sdram_Control_2Port|rRD_ADDR [18] & !\u_Sdram_Control_2Port|Add10~19 ))

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add10~19 ),
	.combout(\u_Sdram_Control_2Port|Add10~20_combout ),
	.cout(\u_Sdram_Control_2Port|Add10~21 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add10~20 .lut_mask = 16'hA50A;
defparam \u_Sdram_Control_2Port|Add10~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR~16 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR~16_combout  = (\u_Sdram_Control_2Port|rRD_ADDR~4_combout  & \u_Sdram_Control_2Port|Add10~20_combout )

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|Add10~20_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR~16 .lut_mask = 16'hAA00;
defparam \u_Sdram_Control_2Port|rRD_ADDR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N27
dffeas \u_Sdram_Control_2Port|rRD_ADDR[18] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rRD_ADDR~16_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rRD_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[18] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rRD_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan10~3 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan10~3_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [16]) # ((\u_Sdram_Control_2Port|rRD_ADDR [17]) # ((\u_Sdram_Control_2Port|rRD_ADDR [15] & \u_Sdram_Control_2Port|rRD_ADDR [14])))

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR [15]),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [14]),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR [16]),
	.datad(\u_Sdram_Control_2Port|rRD_ADDR [17]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan10~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan10~3 .lut_mask = 16'hFFF8;
defparam \u_Sdram_Control_2Port|LessThan10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR~8 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR~8_combout  = (\u_Sdram_Control_2Port|rRD_ADDR~4_combout  & \u_Sdram_Control_2Port|Add10~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR~4_combout ),
	.datad(\u_Sdram_Control_2Port|Add10~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR~8 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|rRD_ADDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N15
dffeas \u_Sdram_Control_2Port|rRD_ADDR[10] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rRD_ADDR~8_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rRD_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rRD_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan10~1 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan10~1_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [11] & (\u_Sdram_Control_2Port|rRD_ADDR [10] & (\u_Sdram_Control_2Port|rRD_ADDR [9] & \u_Sdram_Control_2Port|rRD_ADDR [8])))

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR [11]),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [10]),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR [9]),
	.datad(\u_Sdram_Control_2Port|rRD_ADDR [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan10~1 .lut_mask = 16'h8000;
defparam \u_Sdram_Control_2Port|LessThan10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan10~2 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan10~2_combout  = (\u_Sdram_Control_2Port|LessThan7~1_combout  & (\u_Sdram_Control_2Port|rRD_ADDR [13] & ((\u_Sdram_Control_2Port|rRD_ADDR [12]) # (\u_Sdram_Control_2Port|LessThan10~1_combout ))))

	.dataa(\u_Sdram_Control_2Port|LessThan7~1_combout ),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [12]),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR [13]),
	.datad(\u_Sdram_Control_2Port|LessThan10~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan10~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan10~2 .lut_mask = 16'hA080;
defparam \u_Sdram_Control_2Port|LessThan10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|LessThan10~4 (
// Equation(s):
// \u_Sdram_Control_2Port|LessThan10~4_combout  = ((\u_Sdram_Control_2Port|LessThan10~2_combout ) # ((\u_Sdram_Control_2Port|rRD_ADDR [18] & \u_Sdram_Control_2Port|LessThan10~3_combout ))) # (!\u_Sdram_Control_2Port|LessThan10~0_combout )

	.dataa(\u_Sdram_Control_2Port|LessThan10~0_combout ),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [18]),
	.datac(\u_Sdram_Control_2Port|LessThan10~3_combout ),
	.datad(\u_Sdram_Control_2Port|LessThan10~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|LessThan10~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|LessThan10~4 .lut_mask = 16'hFFD5;
defparam \u_Sdram_Control_2Port|LessThan10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|Pre_WR~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|Pre_WR~feeder_combout  = \u_Sdram_Control_2Port|mWR~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|mWR~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Pre_WR~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Pre_WR~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|Pre_WR~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N7
dffeas \u_Sdram_Control_2Port|Pre_WR (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|Pre_WR~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|Pre_WR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Pre_WR .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|Pre_WR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|Write~0 (
// Equation(s):
// \u_Sdram_Control_2Port|Write~0_combout  = (\u_Sdram_Control_2Port|mWR~q  & (\u_Sdram_Control_2Port|Equal5~1_combout  & !\u_Sdram_Control_2Port|Pre_WR~q ))

	.dataa(\u_Sdram_Control_2Port|mWR~q ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Equal5~1_combout ),
	.datad(\u_Sdram_Control_2Port|Pre_WR~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Write~0 .lut_mask = 16'h00A0;
defparam \u_Sdram_Control_2Port|Write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|Read~0 (
// Equation(s):
// \u_Sdram_Control_2Port|Read~0_combout  = (\u_Sdram_Control_2Port|Read~q  & ((\u_Sdram_Control_2Port|Equal7~1_combout ) # ((!\u_Sdram_Control_2Port|Write~0_combout  & !\u_Sdram_Control_2Port|Equal4~2_combout ))))

	.dataa(\u_Sdram_Control_2Port|Equal7~1_combout ),
	.datab(\u_Sdram_Control_2Port|Read~q ),
	.datac(\u_Sdram_Control_2Port|Write~0_combout ),
	.datad(\u_Sdram_Control_2Port|Equal4~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Read~0 .lut_mask = 16'h888C;
defparam \u_Sdram_Control_2Port|Read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|Read~2 (
// Equation(s):
// \u_Sdram_Control_2Port|Read~2_combout  = (\u_Sdram_Control_2Port|Read~0_combout ) # ((\u_Sdram_Control_2Port|Read~1_combout  & ((!\u_Sdram_Control_2Port|Equal4~2_combout ) # (!\u_Sdram_Control_2Port|Read~q ))))

	.dataa(\u_Sdram_Control_2Port|Read~1_combout ),
	.datab(\u_Sdram_Control_2Port|Read~0_combout ),
	.datac(\u_Sdram_Control_2Port|Read~q ),
	.datad(\u_Sdram_Control_2Port|Equal4~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|Read~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Read~2 .lut_mask = 16'hCEEE;
defparam \u_Sdram_Control_2Port|Read~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \u_Sdram_Control_2Port|Read (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|Read~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|Read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Read .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|Read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|mRD_DONE~0 (
// Equation(s):
// \u_Sdram_Control_2Port|mRD_DONE~0_combout  = (\u_Sdram_Control_2Port|Read~q  & ((\u_Sdram_Control_2Port|mRD_DONE~q ) # ((!\u_Sdram_Control_2Port|Equal7~1_combout  & \u_Sdram_Control_2Port|Equal4~2_combout ))))

	.dataa(\u_Sdram_Control_2Port|Equal7~1_combout ),
	.datab(\u_Sdram_Control_2Port|Equal4~2_combout ),
	.datac(\u_Sdram_Control_2Port|mRD_DONE~q ),
	.datad(\u_Sdram_Control_2Port|Read~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mRD_DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mRD_DONE~0 .lut_mask = 16'hF400;
defparam \u_Sdram_Control_2Port|mRD_DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N29
dffeas \u_Sdram_Control_2Port|mRD_DONE (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mRD_DONE~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mRD_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mRD_DONE .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mRD_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR[21]~2 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR[21]~2_combout  = (!\u_Sdram_Control_2Port|LessThan7~3_combout  & (\u_Sdram_Control_2Port|mRD~q  & \u_Sdram_Control_2Port|mRD_DONE~q ))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|LessThan7~3_combout ),
	.datac(\u_Sdram_Control_2Port|mRD~q ),
	.datad(\u_Sdram_Control_2Port|mRD_DONE~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[21]~2 .lut_mask = 16'h3000;
defparam \u_Sdram_Control_2Port|rRD_ADDR[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR[20]~3 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout  = (\u_Sdram_Control_2Port|rRD_ADDR[21]~2_combout  & ((\u_Sdram_Control_2Port|LessThan3~2_combout ) # (!\u_Sdram_Control_2Port|LessThan10~4_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|LessThan10~4_combout ),
	.datac(\u_Sdram_Control_2Port|LessThan3~2_combout ),
	.datad(\u_Sdram_Control_2Port|rRD_ADDR[21]~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[20]~3 .lut_mask = 16'hF300;
defparam \u_Sdram_Control_2Port|rRD_ADDR[20]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add10~22 (
// Equation(s):
// \u_Sdram_Control_2Port|Add10~22_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [19] & (!\u_Sdram_Control_2Port|Add10~21 )) # (!\u_Sdram_Control_2Port|rRD_ADDR [19] & ((\u_Sdram_Control_2Port|Add10~21 ) # (GND)))
// \u_Sdram_Control_2Port|Add10~23  = CARRY((!\u_Sdram_Control_2Port|Add10~21 ) # (!\u_Sdram_Control_2Port|rRD_ADDR [19]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_Sdram_Control_2Port|Add10~21 ),
	.combout(\u_Sdram_Control_2Port|Add10~22_combout ),
	.cout(\u_Sdram_Control_2Port|Add10~23 ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add10~22 .lut_mask = 16'h3C3F;
defparam \u_Sdram_Control_2Port|Add10~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR[19]~17 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR[19]~17_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [19]) # ((\u_Sdram_Control_2Port|rRD_ADDR~4_combout  & (\u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout  & \u_Sdram_Control_2Port|Add10~22_combout )))

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR~4_combout ),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout ),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR [19]),
	.datad(\u_Sdram_Control_2Port|Add10~22_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[19]~17 .lut_mask = 16'hF8F0;
defparam \u_Sdram_Control_2Port|rRD_ADDR[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \u_Sdram_Control_2Port|rRD_ADDR[19] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rRD_ADDR[19]~17_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rRD_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[19] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rRD_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR[20]~5 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR[20]~5_combout  = (\u_Sdram_Control_2Port|rRD_ADDR [20]) # ((\u_Sdram_Control_2Port|rRD_ADDR~4_combout  & (\u_Sdram_Control_2Port|Add10~24_combout  & \u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout )))

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR~4_combout ),
	.datab(\u_Sdram_Control_2Port|Add10~24_combout ),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR [20]),
	.datad(\u_Sdram_Control_2Port|rRD_ADDR[20]~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR[20]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[20]~5 .lut_mask = 16'hF8F0;
defparam \u_Sdram_Control_2Port|rRD_ADDR[20]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N1
dffeas \u_Sdram_Control_2Port|rRD_ADDR[20] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rRD_ADDR[20]~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rRD_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[20] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rRD_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|mADDR~0 (
// Equation(s):
// \u_Sdram_Control_2Port|mADDR~0_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u_Sdram_Control_2Port|rWR_ADDR [20]))) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u_Sdram_Control_2Port|rRD_ADDR [20]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [20]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(\u_Sdram_Control_2Port|rWR_ADDR [20]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mADDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR~0 .lut_mask = 16'hFC0C;
defparam \u_Sdram_Control_2Port|mADDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|mLENGTH[8]~1 (
// Equation(s):
// \u_Sdram_Control_2Port|mLENGTH[8]~1_combout  = (\u_Sdram_Control_2Port|always4~0_combout  & ((\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ) # 
// (!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~16_combout )))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|always4~0_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mLENGTH[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mLENGTH[8]~1 .lut_mask = 16'hCC0C;
defparam \u_Sdram_Control_2Port|mLENGTH[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N5
dffeas \u_Sdram_Control_2Port|mADDR[20] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mADDR~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|mLENGTH[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR[20] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|SADDR[20]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|control1|SADDR[20]~feeder_combout  = \u_Sdram_Control_2Port|mADDR [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|mADDR [20]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|SADDR[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[20]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|control1|SADDR[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N21
dffeas \u_Sdram_Control_2Port|control1|SADDR[20] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|SADDR[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|SADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[20] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|SADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|BA~4 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|BA~4_combout  = (!\u_Sdram_Control_2Port|command1|do_load_mode~q  & (!\u_Sdram_Control_2Port|command1|do_precharge~q  & (!\u_system_ctrl_pll|sys_rst_n~0_combout  & \u_Sdram_Control_2Port|control1|SADDR [20])))

	.dataa(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.datab(\u_Sdram_Control_2Port|command1|do_precharge~q ),
	.datac(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.datad(\u_Sdram_Control_2Port|control1|SADDR [20]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|BA~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|BA~4 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_2Port|command1|BA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \u_Sdram_Control_2Port|command1|BA[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|BA~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|BA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|BA[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|BA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|BA[0]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|BA[0]~feeder_combout  = \u_Sdram_Control_2Port|command1|BA [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|command1|BA [0]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|BA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|BA[0]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|BA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N21
dffeas \u_Sdram_Control_2Port|BA[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|BA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|BA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|BA[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|BA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N30
cycloneive_lcell_comb \u_Sdram_Control_2Port|Add7~26 (
// Equation(s):
// \u_Sdram_Control_2Port|Add7~26_combout  = \u_Sdram_Control_2Port|Add7~25  $ (\u_Sdram_Control_2Port|rWR_ADDR [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|rWR_ADDR [21]),
	.cin(\u_Sdram_Control_2Port|Add7~25 ),
	.combout(\u_Sdram_Control_2Port|Add7~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|Add7~26 .lut_mask = 16'h0FF0;
defparam \u_Sdram_Control_2Port|Add7~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR[21]~4 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR[21]~4_combout  = (\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout  & ((\u_Sdram_Control_2Port|LessThan4~3_combout  & (\u_Sdram_Control_2Port|Add7~26_combout )) # (!\u_Sdram_Control_2Port|LessThan4~3_combout  & 
// ((!\u_Sdram_Control_2Port|rWR_ADDR [21]))))) # (!\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout  & (((\u_Sdram_Control_2Port|rWR_ADDR [21]))))

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout ),
	.datab(\u_Sdram_Control_2Port|Add7~26_combout ),
	.datac(\u_Sdram_Control_2Port|rWR_ADDR [21]),
	.datad(\u_Sdram_Control_2Port|LessThan4~3_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR[21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[21]~4 .lut_mask = 16'hD85A;
defparam \u_Sdram_Control_2Port|rWR_ADDR[21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y17_N1
dffeas \u_Sdram_Control_2Port|rWR_ADDR[21] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rWR_ADDR[21]~4_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rWR_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[21] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rWR_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR[21]~18 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR[21]~18_combout  = (\u_Sdram_Control_2Port|LessThan3~2_combout  & ((\u_Sdram_Control_2Port|rRD_ADDR[21]~2_combout  & ((!\u_Sdram_Control_2Port|rWR_ADDR [21]))) # (!\u_Sdram_Control_2Port|rRD_ADDR[21]~2_combout  & 
// (!\u_Sdram_Control_2Port|rRD_ADDR [21])))) # (!\u_Sdram_Control_2Port|LessThan3~2_combout  & (!\u_Sdram_Control_2Port|rRD_ADDR [21]))

	.dataa(\u_Sdram_Control_2Port|LessThan3~2_combout ),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [21]),
	.datac(\u_Sdram_Control_2Port|rWR_ADDR [21]),
	.datad(\u_Sdram_Control_2Port|rRD_ADDR[21]~2_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR[21]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[21]~18 .lut_mask = 16'h1B33;
defparam \u_Sdram_Control_2Port|rRD_ADDR[21]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|rRD_ADDR[21]~19 (
// Equation(s):
// \u_Sdram_Control_2Port|rRD_ADDR[21]~19_combout  = (\u_Sdram_Control_2Port|rRD_ADDR[21]~2_combout  & ((\u_Sdram_Control_2Port|LessThan10~4_combout  & ((!\u_Sdram_Control_2Port|rRD_ADDR[21]~18_combout ))) # (!\u_Sdram_Control_2Port|LessThan10~4_combout  & 
// (!\u_Sdram_Control_2Port|Add10~26_combout )))) # (!\u_Sdram_Control_2Port|rRD_ADDR[21]~2_combout  & (((!\u_Sdram_Control_2Port|rRD_ADDR[21]~18_combout ))))

	.dataa(\u_Sdram_Control_2Port|Add10~26_combout ),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR[21]~2_combout ),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR[21]~18_combout ),
	.datad(\u_Sdram_Control_2Port|LessThan10~4_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rRD_ADDR[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[21]~19 .lut_mask = 16'h0F47;
defparam \u_Sdram_Control_2Port|rRD_ADDR[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \u_Sdram_Control_2Port|rRD_ADDR[21] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rRD_ADDR[21]~19_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rRD_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rRD_ADDR[21] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rRD_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|mADDR~1 (
// Equation(s):
// \u_Sdram_Control_2Port|mADDR~1_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u_Sdram_Control_2Port|rWR_ADDR [21]))) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (!\u_Sdram_Control_2Port|rRD_ADDR [21]))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [21]),
	.datac(\u_Sdram_Control_2Port|rWR_ADDR [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mADDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR~1 .lut_mask = 16'hB1B1;
defparam \u_Sdram_Control_2Port|mADDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N25
dffeas \u_Sdram_Control_2Port|mADDR[21] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mADDR~1_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|mLENGTH[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR[21] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|SADDR[21]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|control1|SADDR[21]~feeder_combout  = \u_Sdram_Control_2Port|mADDR [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mADDR [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|SADDR[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[21]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_2Port|control1|SADDR[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N1
dffeas \u_Sdram_Control_2Port|control1|SADDR[21] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|SADDR[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|SADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[21] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|SADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|BA~5 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|BA~5_combout  = (!\u_Sdram_Control_2Port|command1|do_load_mode~q  & (!\u_Sdram_Control_2Port|command1|do_precharge~q  & (!\u_system_ctrl_pll|sys_rst_n~0_combout  & \u_Sdram_Control_2Port|control1|SADDR [21])))

	.dataa(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.datab(\u_Sdram_Control_2Port|command1|do_precharge~q ),
	.datac(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.datad(\u_Sdram_Control_2Port|control1|SADDR [21]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|BA~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|BA~5 .lut_mask = 16'h0100;
defparam \u_Sdram_Control_2Port|command1|BA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \u_Sdram_Control_2Port|command1|BA[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|BA~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|BA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|BA[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|BA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|BA[1]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|BA[1]~feeder_combout  = \u_Sdram_Control_2Port|command1|BA [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|command1|BA [1]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|BA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|BA[1]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|BA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N3
dffeas \u_Sdram_Control_2Port|BA[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|BA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|BA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|BA[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|BA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR~5 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR~5_combout  = (\u_Sdram_Control_2Port|LessThan4~3_combout  & \u_Sdram_Control_2Port|Add7~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|LessThan4~3_combout ),
	.datad(\u_Sdram_Control_2Port|Add7~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR~5 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|rWR_ADDR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N27
dffeas \u_Sdram_Control_2Port|rWR_ADDR[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rWR_ADDR~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rWR_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rWR_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|mADDR~2 (
// Equation(s):
// \u_Sdram_Control_2Port|mADDR~2_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u_Sdram_Control_2Port|rWR_ADDR [8]))) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u_Sdram_Control_2Port|rRD_ADDR [8]))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rRD_ADDR [8]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(\u_Sdram_Control_2Port|rWR_ADDR [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mADDR~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR~2 .lut_mask = 16'hFC0C;
defparam \u_Sdram_Control_2Port|mADDR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N23
dffeas \u_Sdram_Control_2Port|mADDR[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mADDR~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|mLENGTH[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|SADDR[8]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|control1|SADDR[8]~feeder_combout  = \u_Sdram_Control_2Port|mADDR [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|mADDR [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|SADDR[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[8]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|control1|SADDR[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \u_Sdram_Control_2Port|control1|SADDR[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|SADDR[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|SADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|SADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|SA~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|SA~0_combout  = (!\u_system_ctrl_pll|sys_rst_n~0_combout  & ((\u_Sdram_Control_2Port|command1|do_load_mode~q ) # ((\u_Sdram_Control_2Port|command1|always4~0_combout  & \u_Sdram_Control_2Port|control1|SADDR [8]))))

	.dataa(\u_Sdram_Control_2Port|command1|always4~0_combout ),
	.datab(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.datac(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.datad(\u_Sdram_Control_2Port|control1|SADDR [8]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|SA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA~0 .lut_mask = 16'h0E0C;
defparam \u_Sdram_Control_2Port|command1|SA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \u_Sdram_Control_2Port|command1|SA[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|SA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|SA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|SA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|SA~0 (
// Equation(s):
// \u_Sdram_Control_2Port|SA~0_combout  = (!\u_Sdram_Control_2Port|Equal0~1_combout  & \u_Sdram_Control_2Port|command1|SA [0])

	.dataa(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|command1|SA [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|SA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA~0 .lut_mask = 16'h5050;
defparam \u_Sdram_Control_2Port|SA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \u_Sdram_Control_2Port|SA[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|SA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|SA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA[0] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|SA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|SA~1 (
// Equation(s):
// \u_Sdram_Control_2Port|SA~1_combout  = (\u_Sdram_Control_2Port|command1|SA [1] & !\u_Sdram_Control_2Port|Equal0~1_combout )

	.dataa(\u_Sdram_Control_2Port|command1|SA [1]),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|SA~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA~1 .lut_mask = 16'h0A0A;
defparam \u_Sdram_Control_2Port|SA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N5
dffeas \u_Sdram_Control_2Port|SA[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|SA~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|SA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA[1] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|SA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|always4~0 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|always4~0_combout  = (\u_Sdram_Control_2Port|command1|do_writea~q ) # (\u_Sdram_Control_2Port|command1|do_reada~q )

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|command1|do_writea~q ),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|command1|do_reada~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|always4~0 .lut_mask = 16'hFFCC;
defparam \u_Sdram_Control_2Port|command1|always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|mADDR~4 (
// Equation(s):
// \u_Sdram_Control_2Port|mADDR~4_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u_Sdram_Control_2Port|rWR_ADDR [10])) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u_Sdram_Control_2Port|rRD_ADDR [10])))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [10]),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR [10]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mADDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR~4 .lut_mask = 16'hCCF0;
defparam \u_Sdram_Control_2Port|mADDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N19
dffeas \u_Sdram_Control_2Port|mADDR[10] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mADDR~4_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|mLENGTH[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|SADDR[10]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|control1|SADDR[10]~feeder_combout  = \u_Sdram_Control_2Port|mADDR [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|mADDR [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|SADDR[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[10]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|control1|SADDR[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N27
dffeas \u_Sdram_Control_2Port|control1|SADDR[10] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|SADDR[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|SADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|SADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|SA~2 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|SA~2_combout  = (!\u_system_ctrl_pll|sys_rst_n~0_combout  & ((\u_Sdram_Control_2Port|command1|do_load_mode~q ) # ((\u_Sdram_Control_2Port|command1|always4~0_combout  & \u_Sdram_Control_2Port|control1|SADDR [10]))))

	.dataa(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.datab(\u_Sdram_Control_2Port|command1|always4~0_combout ),
	.datac(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.datad(\u_Sdram_Control_2Port|control1|SADDR [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|SA~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA~2 .lut_mask = 16'h0E0A;
defparam \u_Sdram_Control_2Port|command1|SA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N7
dffeas \u_Sdram_Control_2Port|command1|SA[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|SA~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|SA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|SA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|SA~2 (
// Equation(s):
// \u_Sdram_Control_2Port|SA~2_combout  = (!\u_Sdram_Control_2Port|Equal0~1_combout  & \u_Sdram_Control_2Port|command1|SA [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.datad(\u_Sdram_Control_2Port|command1|SA [2]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|SA~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA~2 .lut_mask = 16'h0F00;
defparam \u_Sdram_Control_2Port|SA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N15
dffeas \u_Sdram_Control_2Port|SA[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|SA~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|SA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA[2] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|SA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|mADDR~5 (
// Equation(s):
// \u_Sdram_Control_2Port|mADDR~5_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u_Sdram_Control_2Port|rWR_ADDR [11]))) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u_Sdram_Control_2Port|rRD_ADDR [11]))

	.dataa(\u_Sdram_Control_2Port|rRD_ADDR [11]),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [11]),
	.datac(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mADDR~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR~5 .lut_mask = 16'hCACA;
defparam \u_Sdram_Control_2Port|mADDR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N29
dffeas \u_Sdram_Control_2Port|mADDR[11] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mADDR~5_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|mLENGTH[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|SADDR[11]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|control1|SADDR[11]~feeder_combout  = \u_Sdram_Control_2Port|mADDR [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|mADDR [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|SADDR[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[11]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|control1|SADDR[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N23
dffeas \u_Sdram_Control_2Port|control1|SADDR[11] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|SADDR[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|SADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|SADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|SA~3 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|SA~3_combout  = (!\u_system_ctrl_pll|sys_rst_n~0_combout  & (\u_Sdram_Control_2Port|command1|always4~0_combout  & (\u_Sdram_Control_2Port|control1|SADDR [11] & !\u_Sdram_Control_2Port|command1|do_load_mode~q )))

	.dataa(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.datab(\u_Sdram_Control_2Port|command1|always4~0_combout ),
	.datac(\u_Sdram_Control_2Port|control1|SADDR [11]),
	.datad(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|SA~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA~3 .lut_mask = 16'h0040;
defparam \u_Sdram_Control_2Port|command1|SA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N5
dffeas \u_Sdram_Control_2Port|command1|SA[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|SA~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|SA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|SA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|SA~3 (
// Equation(s):
// \u_Sdram_Control_2Port|SA~3_combout  = (!\u_Sdram_Control_2Port|Equal0~1_combout  & \u_Sdram_Control_2Port|command1|SA [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.datad(\u_Sdram_Control_2Port|command1|SA [3]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|SA~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA~3 .lut_mask = 16'h0F00;
defparam \u_Sdram_Control_2Port|SA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N29
dffeas \u_Sdram_Control_2Port|SA[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|SA~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|SA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA[3] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|SA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|mADDR~6 (
// Equation(s):
// \u_Sdram_Control_2Port|mADDR~6_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u_Sdram_Control_2Port|rWR_ADDR [12])) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u_Sdram_Control_2Port|rRD_ADDR [12])))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [12]),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR [12]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mADDR~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR~6 .lut_mask = 16'hCCF0;
defparam \u_Sdram_Control_2Port|mADDR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N7
dffeas \u_Sdram_Control_2Port|mADDR[12] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mADDR~6_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|mLENGTH[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR[12] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|SADDR[12]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|control1|SADDR[12]~feeder_combout  = \u_Sdram_Control_2Port|mADDR [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mADDR [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|SADDR[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[12]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_2Port|control1|SADDR[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N1
dffeas \u_Sdram_Control_2Port|control1|SADDR[12] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|SADDR[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|SADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[12] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|SADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|SA~4 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|SA~4_combout  = (!\u_system_ctrl_pll|sys_rst_n~0_combout  & ((\u_Sdram_Control_2Port|command1|do_load_mode~q ) # ((\u_Sdram_Control_2Port|command1|always4~0_combout  & \u_Sdram_Control_2Port|control1|SADDR [12]))))

	.dataa(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.datab(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.datac(\u_Sdram_Control_2Port|command1|always4~0_combout ),
	.datad(\u_Sdram_Control_2Port|control1|SADDR [12]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|SA~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA~4 .lut_mask = 16'h3222;
defparam \u_Sdram_Control_2Port|command1|SA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N13
dffeas \u_Sdram_Control_2Port|command1|SA[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|SA~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|SA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|SA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N18
cycloneive_lcell_comb \u_Sdram_Control_2Port|SA~4 (
// Equation(s):
// \u_Sdram_Control_2Port|SA~4_combout  = (!\u_Sdram_Control_2Port|Equal0~1_combout  & \u_Sdram_Control_2Port|command1|SA [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.datad(\u_Sdram_Control_2Port|command1|SA [4]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|SA~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA~4 .lut_mask = 16'h0F00;
defparam \u_Sdram_Control_2Port|SA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N19
dffeas \u_Sdram_Control_2Port|SA[4] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|SA~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|SA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA[4] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|SA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|mADDR~7 (
// Equation(s):
// \u_Sdram_Control_2Port|mADDR~7_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u_Sdram_Control_2Port|rWR_ADDR [13])) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u_Sdram_Control_2Port|rRD_ADDR [13])))

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR [13]),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR [13]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mADDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR~7 .lut_mask = 16'hAAF0;
defparam \u_Sdram_Control_2Port|mADDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N21
dffeas \u_Sdram_Control_2Port|mADDR[13] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mADDR~7_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|mLENGTH[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR[13] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|SADDR[13]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|control1|SADDR[13]~feeder_combout  = \u_Sdram_Control_2Port|mADDR [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|mADDR [13]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|SADDR[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[13]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|control1|SADDR[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \u_Sdram_Control_2Port|control1|SADDR[13] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|SADDR[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|SADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[13] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|SADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|SA~5 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|SA~5_combout  = (!\u_system_ctrl_pll|sys_rst_n~0_combout  & ((\u_Sdram_Control_2Port|command1|do_load_mode~q ) # ((\u_Sdram_Control_2Port|control1|SADDR [13] & \u_Sdram_Control_2Port|command1|always4~0_combout ))))

	.dataa(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.datab(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.datac(\u_Sdram_Control_2Port|control1|SADDR [13]),
	.datad(\u_Sdram_Control_2Port|command1|always4~0_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|SA~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA~5 .lut_mask = 16'h5444;
defparam \u_Sdram_Control_2Port|command1|SA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \u_Sdram_Control_2Port|command1|SA[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|SA~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|SA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|SA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|SA~5 (
// Equation(s):
// \u_Sdram_Control_2Port|SA~5_combout  = (!\u_Sdram_Control_2Port|Equal0~1_combout  & \u_Sdram_Control_2Port|command1|SA [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.datad(\u_Sdram_Control_2Port|command1|SA [5]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|SA~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA~5 .lut_mask = 16'h0F00;
defparam \u_Sdram_Control_2Port|SA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \u_Sdram_Control_2Port|SA[5] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|SA~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|SA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA[5] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|SA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|mADDR~8 (
// Equation(s):
// \u_Sdram_Control_2Port|mADDR~8_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u_Sdram_Control_2Port|rWR_ADDR [14])) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u_Sdram_Control_2Port|rRD_ADDR [14])))

	.dataa(\u_Sdram_Control_2Port|rWR_ADDR [14]),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR [14]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mADDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR~8 .lut_mask = 16'hAAF0;
defparam \u_Sdram_Control_2Port|mADDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N11
dffeas \u_Sdram_Control_2Port|mADDR[14] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mADDR~8_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|mLENGTH[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR[14] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|SADDR[14]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|control1|SADDR[14]~feeder_combout  = \u_Sdram_Control_2Port|mADDR [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mADDR [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|SADDR[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[14]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_2Port|control1|SADDR[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \u_Sdram_Control_2Port|control1|SADDR[14] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|SADDR[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|SADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[14] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|SADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|SA~6 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|SA~6_combout  = (\u_Sdram_Control_2Port|command1|always4~0_combout  & (!\u_Sdram_Control_2Port|command1|do_load_mode~q  & (!\u_system_ctrl_pll|sys_rst_n~0_combout  & \u_Sdram_Control_2Port|control1|SADDR [14])))

	.dataa(\u_Sdram_Control_2Port|command1|always4~0_combout ),
	.datab(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.datac(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.datad(\u_Sdram_Control_2Port|control1|SADDR [14]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|SA~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA~6 .lut_mask = 16'h0200;
defparam \u_Sdram_Control_2Port|command1|SA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas \u_Sdram_Control_2Port|command1|SA[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|SA~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|SA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|SA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \u_Sdram_Control_2Port|SA~6 (
// Equation(s):
// \u_Sdram_Control_2Port|SA~6_combout  = (!\u_Sdram_Control_2Port|Equal0~1_combout  & \u_Sdram_Control_2Port|command1|SA [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.datad(\u_Sdram_Control_2Port|command1|SA [6]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|SA~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA~6 .lut_mask = 16'h0F00;
defparam \u_Sdram_Control_2Port|SA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N5
dffeas \u_Sdram_Control_2Port|SA[6] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|SA~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|SA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA[6] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|SA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N0
cycloneive_lcell_comb \u_Sdram_Control_2Port|mADDR~9 (
// Equation(s):
// \u_Sdram_Control_2Port|mADDR~9_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u_Sdram_Control_2Port|rWR_ADDR [15])) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u_Sdram_Control_2Port|rRD_ADDR [15])))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [15]),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR [15]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mADDR~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR~9 .lut_mask = 16'hCCF0;
defparam \u_Sdram_Control_2Port|mADDR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N1
dffeas \u_Sdram_Control_2Port|mADDR[15] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mADDR~9_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|mLENGTH[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR[15] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|SADDR[15]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|control1|SADDR[15]~feeder_combout  = \u_Sdram_Control_2Port|mADDR [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|mADDR [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|SADDR[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[15]~feeder .lut_mask = 16'hF0F0;
defparam \u_Sdram_Control_2Port|control1|SADDR[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \u_Sdram_Control_2Port|control1|SADDR[15] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|SADDR[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|SADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[15] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|SADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|SA~7 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|SA~7_combout  = (\u_Sdram_Control_2Port|command1|always4~0_combout  & (!\u_Sdram_Control_2Port|command1|do_load_mode~q  & (!\u_system_ctrl_pll|sys_rst_n~0_combout  & \u_Sdram_Control_2Port|control1|SADDR [15])))

	.dataa(\u_Sdram_Control_2Port|command1|always4~0_combout ),
	.datab(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.datac(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.datad(\u_Sdram_Control_2Port|control1|SADDR [15]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|SA~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA~7 .lut_mask = 16'h0200;
defparam \u_Sdram_Control_2Port|command1|SA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \u_Sdram_Control_2Port|command1|SA[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|SA~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|SA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|SA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \u_Sdram_Control_2Port|SA~7 (
// Equation(s):
// \u_Sdram_Control_2Port|SA~7_combout  = (!\u_Sdram_Control_2Port|Equal0~1_combout  & \u_Sdram_Control_2Port|command1|SA [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.datad(\u_Sdram_Control_2Port|command1|SA [7]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|SA~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA~7 .lut_mask = 16'h0F00;
defparam \u_Sdram_Control_2Port|SA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \u_Sdram_Control_2Port|SA[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|SA~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|SA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA[7] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|SA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|SA~8 (
// Equation(s):
// \u_Sdram_Control_2Port|SA~8_combout  = (\u_Sdram_Control_2Port|command1|SA [8] & !\u_Sdram_Control_2Port|Equal0~1_combout )

	.dataa(\u_Sdram_Control_2Port|command1|SA [8]),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|SA~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA~8 .lut_mask = 16'h0A0A;
defparam \u_Sdram_Control_2Port|SA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \u_Sdram_Control_2Port|SA[8] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|SA~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|SA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA[8] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|SA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|rWR_ADDR~14 (
// Equation(s):
// \u_Sdram_Control_2Port|rWR_ADDR~14_combout  = (\u_Sdram_Control_2Port|LessThan4~3_combout  & \u_Sdram_Control_2Port|Add7~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|LessThan4~3_combout ),
	.datad(\u_Sdram_Control_2Port|Add7~18_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|rWR_ADDR~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR~14 .lut_mask = 16'hF000;
defparam \u_Sdram_Control_2Port|rWR_ADDR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N3
dffeas \u_Sdram_Control_2Port|rWR_ADDR[17] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|rWR_ADDR~14_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|rWR_ADDR[21]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|rWR_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|rWR_ADDR[17] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|rWR_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N16
cycloneive_lcell_comb \u_Sdram_Control_2Port|mADDR~11 (
// Equation(s):
// \u_Sdram_Control_2Port|mADDR~11_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u_Sdram_Control_2Port|rWR_ADDR [17])) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u_Sdram_Control_2Port|rRD_ADDR [17])))

	.dataa(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|rWR_ADDR [17]),
	.datad(\u_Sdram_Control_2Port|rRD_ADDR [17]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mADDR~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR~11 .lut_mask = 16'hF5A0;
defparam \u_Sdram_Control_2Port|mADDR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N17
dffeas \u_Sdram_Control_2Port|mADDR[17] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mADDR~11_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|mLENGTH[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR[17] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|SADDR[17]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|control1|SADDR[17]~feeder_combout  = \u_Sdram_Control_2Port|mADDR [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|mADDR [17]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|SADDR[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[17]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|control1|SADDR[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N27
dffeas \u_Sdram_Control_2Port|control1|SADDR[17] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|SADDR[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|SADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[17] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|SADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|SA~9 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|SA~9_combout  = (!\u_system_ctrl_pll|sys_rst_n~0_combout  & (\u_Sdram_Control_2Port|command1|always4~0_combout  & (\u_Sdram_Control_2Port|control1|SADDR [17] & !\u_Sdram_Control_2Port|command1|do_load_mode~q )))

	.dataa(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.datab(\u_Sdram_Control_2Port|command1|always4~0_combout ),
	.datac(\u_Sdram_Control_2Port|control1|SADDR [17]),
	.datad(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|SA~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA~9 .lut_mask = 16'h0040;
defparam \u_Sdram_Control_2Port|command1|SA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N27
dffeas \u_Sdram_Control_2Port|command1|SA[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|SA~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|SA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|SA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|SA~9 (
// Equation(s):
// \u_Sdram_Control_2Port|SA~9_combout  = (\u_Sdram_Control_2Port|command1|SA [9]) # (\u_Sdram_Control_2Port|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|command1|SA [9]),
	.datad(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|SA~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA~9 .lut_mask = 16'hFFF0;
defparam \u_Sdram_Control_2Port|SA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N25
dffeas \u_Sdram_Control_2Port|SA[9] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|SA~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|SA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA[9] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|SA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|mADDR~12 (
// Equation(s):
// \u_Sdram_Control_2Port|mADDR~12_combout  = (\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & (\u_Sdram_Control_2Port|rWR_ADDR [18])) # 
// (!\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout  & ((\u_Sdram_Control_2Port|rRD_ADDR [18])))

	.dataa(gnd),
	.datab(\u_Sdram_Control_2Port|rWR_ADDR [18]),
	.datac(\u_Sdram_Control_2Port|rRD_ADDR [18]),
	.datad(\u_Sdram_Control_2Port|u_write_fifo1|dcfifo_component|auto_generated|op_1~16_combout ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|mADDR~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR~12 .lut_mask = 16'hCCF0;
defparam \u_Sdram_Control_2Port|mADDR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N3
dffeas \u_Sdram_Control_2Port|mADDR[18] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|mADDR~12_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_Sdram_Control_2Port|mLENGTH[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|mADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|mADDR[18] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|mADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
cycloneive_lcell_comb \u_Sdram_Control_2Port|control1|SADDR[18]~feeder (
// Equation(s):
// \u_Sdram_Control_2Port|control1|SADDR[18]~feeder_combout  = \u_Sdram_Control_2Port|mADDR [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_Sdram_Control_2Port|mADDR [18]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|control1|SADDR[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[18]~feeder .lut_mask = 16'hFF00;
defparam \u_Sdram_Control_2Port|control1|SADDR[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N25
dffeas \u_Sdram_Control_2Port|control1|SADDR[18] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|control1|SADDR[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|control1|SADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|control1|SADDR[18] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|control1|SADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|SA~10 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|SA~10_combout  = (\u_Sdram_Control_2Port|command1|rw_flag~0_combout  & (\u_Sdram_Control_2Port|control1|SADDR [18] & (\u_Sdram_Control_2Port|command1|always4~0_combout  & !\u_Sdram_Control_2Port|command1|do_rw~q )))

	.dataa(\u_Sdram_Control_2Port|command1|rw_flag~0_combout ),
	.datab(\u_Sdram_Control_2Port|control1|SADDR [18]),
	.datac(\u_Sdram_Control_2Port|command1|always4~0_combout ),
	.datad(\u_Sdram_Control_2Port|command1|do_rw~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|SA~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA~10 .lut_mask = 16'h0080;
defparam \u_Sdram_Control_2Port|command1|SA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N21
dffeas \u_Sdram_Control_2Port|command1|SA[10] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|SA~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|SA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|SA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|SA~10 (
// Equation(s):
// \u_Sdram_Control_2Port|SA~10_combout  = (!\u_Sdram_Control_2Port|Equal0~1_combout  & \u_Sdram_Control_2Port|command1|SA [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.datad(\u_Sdram_Control_2Port|command1|SA [10]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|SA~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA~10 .lut_mask = 16'h0F00;
defparam \u_Sdram_Control_2Port|SA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N3
dffeas \u_Sdram_Control_2Port|SA[10] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|SA~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|SA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA[10] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|SA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|command1|SA~11 (
// Equation(s):
// \u_Sdram_Control_2Port|command1|SA~11_combout  = (\u_Sdram_Control_2Port|control1|SADDR [19] & (!\u_system_ctrl_pll|sys_rst_n~0_combout  & (\u_Sdram_Control_2Port|command1|always4~0_combout  & !\u_Sdram_Control_2Port|command1|do_load_mode~q )))

	.dataa(\u_Sdram_Control_2Port|control1|SADDR [19]),
	.datab(\u_system_ctrl_pll|sys_rst_n~0_combout ),
	.datac(\u_Sdram_Control_2Port|command1|always4~0_combout ),
	.datad(\u_Sdram_Control_2Port|command1|do_load_mode~q ),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|command1|SA~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA~11 .lut_mask = 16'h0020;
defparam \u_Sdram_Control_2Port|command1|SA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N3
dffeas \u_Sdram_Control_2Port|command1|SA[11] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|command1|SA~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|command1|SA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|command1|SA[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|command1|SA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N8
cycloneive_lcell_comb \u_Sdram_Control_2Port|SA~11 (
// Equation(s):
// \u_Sdram_Control_2Port|SA~11_combout  = (!\u_Sdram_Control_2Port|Equal0~1_combout  & \u_Sdram_Control_2Port|command1|SA [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|Equal0~1_combout ),
	.datad(\u_Sdram_Control_2Port|command1|SA [11]),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|SA~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA~11 .lut_mask = 16'h0F00;
defparam \u_Sdram_Control_2Port|SA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N9
dffeas \u_Sdram_Control_2Port|SA[11] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_Sdram_Control_2Port|SA~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_Sdram_Control_2Port|SA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|SA[11] .is_wysiwyg = "true";
defparam \u_Sdram_Control_2Port|SA[11] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N0
cycloneive_lcell_comb \u_lcd_driver|LessThan8~0 (
// Equation(s):
// \u_lcd_driver|LessThan8~0_combout  = (!\u_lcd_driver|hcnt [10] & (!\u_lcd_driver|hcnt [9] & !\u_lcd_driver|hcnt [8]))

	.dataa(gnd),
	.datab(\u_lcd_driver|hcnt [10]),
	.datac(\u_lcd_driver|hcnt [9]),
	.datad(\u_lcd_driver|hcnt [8]),
	.cin(gnd),
	.combout(\u_lcd_driver|LessThan8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|LessThan8~0 .lut_mask = 16'h0003;
defparam \u_lcd_driver|LessThan8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N23
dffeas \u_lcd_driver|hcnt[7] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\u_lcd_driver|hcnt[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_lcd_driver|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_lcd_driver|hcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_lcd_driver|hcnt[7] .is_wysiwyg = "true";
defparam \u_lcd_driver|hcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N0
cycloneive_lcell_comb \u_lcd_driver|LessThan1~0 (
// Equation(s):
// \u_lcd_driver|LessThan1~0_combout  = ((\u_lcd_driver|hcnt [7]) # ((\u_lcd_driver|hcnt [6] & \u_lcd_driver|hcnt [5]))) # (!\u_lcd_driver|LessThan8~0_combout )

	.dataa(\u_lcd_driver|LessThan8~0_combout ),
	.datab(\u_lcd_driver|hcnt [6]),
	.datac(\u_lcd_driver|hcnt [7]),
	.datad(\u_lcd_driver|hcnt [5]),
	.cin(gnd),
	.combout(\u_lcd_driver|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|LessThan1~0 .lut_mask = 16'hFDF5;
defparam \u_lcd_driver|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N28
cycloneive_lcell_comb \u_lcd_driver|LessThan3~0 (
// Equation(s):
// \u_lcd_driver|LessThan3~0_combout  = (\u_lcd_driver|vcnt [3]) # ((\u_lcd_driver|vcnt [4]) # ((\u_lcd_driver|vcnt [1]) # (\u_lcd_driver|vcnt [2])))

	.dataa(\u_lcd_driver|vcnt [3]),
	.datab(\u_lcd_driver|vcnt [4]),
	.datac(\u_lcd_driver|vcnt [1]),
	.datad(\u_lcd_driver|vcnt [2]),
	.cin(gnd),
	.combout(\u_lcd_driver|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|LessThan3~0 .lut_mask = 16'hFFFE;
defparam \u_lcd_driver|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneive_lcell_comb \u_lcd_driver|LessThan3~1 (
// Equation(s):
// \u_lcd_driver|LessThan3~1_combout  = (\u_lcd_driver|vcnt [9]) # ((\u_lcd_driver|LessThan3~0_combout ) # ((\u_lcd_driver|vcnt [10]) # (!\u_lcd_driver|LessThan2~0_combout )))

	.dataa(\u_lcd_driver|vcnt [9]),
	.datab(\u_lcd_driver|LessThan3~0_combout ),
	.datac(\u_lcd_driver|vcnt [10]),
	.datad(\u_lcd_driver|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|LessThan3~1 .lut_mask = 16'hFEFF;
defparam \u_lcd_driver|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N30
cycloneive_lcell_comb \u_lcd_driver|lcd_blank (
// Equation(s):
// \u_lcd_driver|lcd_blank~combout  = (!\u_lcd_driver|LessThan1~0_combout ) # (!\u_lcd_driver|LessThan3~1_combout )

	.dataa(gnd),
	.datab(\u_lcd_driver|LessThan3~1_combout ),
	.datac(gnd),
	.datad(\u_lcd_driver|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_blank~combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_blank .lut_mask = 16'h33FF;
defparam \u_lcd_driver|lcd_blank .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N30
cycloneive_lcell_comb \u_lcd_driver|lcd_en~6 (
// Equation(s):
// \u_lcd_driver|lcd_en~6_combout  = (!\u_lcd_driver|hcnt [9] & ((\u_lcd_driver|hcnt [8]) # ((!\u_lcd_driver|LessThan8~1_combout  & \u_lcd_driver|hcnt [7]))))

	.dataa(\u_lcd_driver|LessThan8~1_combout ),
	.datab(\u_lcd_driver|hcnt [7]),
	.datac(\u_lcd_driver|hcnt [9]),
	.datad(\u_lcd_driver|hcnt [8]),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_en~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_en~6 .lut_mask = 16'h0F04;
defparam \u_lcd_driver|lcd_en~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N1
cycloneive_io_ibuf \sdram_data[0]~input (
	.i(sdram_data[0]),
	.ibar(gnd),
	.o(\sdram_data[0]~input_o ));
// synopsys translate_off
defparam \sdram_data[0]~input .bus_hold = "false";
defparam \sdram_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell (
// Equation(s):
// \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout  = !\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell .lut_mask = 16'h0F0F;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N1
cycloneive_io_ibuf \sdram_data[1]~input (
	.i(sdram_data[1]),
	.ibar(gnd),
	.o(\sdram_data[1]~input_o ));
// synopsys translate_off
defparam \sdram_data[1]~input .bus_hold = "false";
defparam \sdram_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N22
cycloneive_io_ibuf \sdram_data[8]~input (
	.i(sdram_data[8]),
	.ibar(gnd),
	.o(\sdram_data[8]~input_o ));
// synopsys translate_off
defparam \sdram_data[8]~input .bus_hold = "false";
defparam \sdram_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N22
cycloneive_io_ibuf \sdram_data[9]~input (
	.i(sdram_data[9]),
	.ibar(gnd),
	.o(\sdram_data[9]~input_o ));
// synopsys translate_off
defparam \sdram_data[9]~input .bus_hold = "false";
defparam \sdram_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N29
cycloneive_io_ibuf \sdram_data[10]~input (
	.i(sdram_data[10]),
	.ibar(gnd),
	.o(\sdram_data[10]~input_o ));
// synopsys translate_off
defparam \sdram_data[10]~input .bus_hold = "false";
defparam \sdram_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \sdram_data[11]~input (
	.i(sdram_data[11]),
	.ibar(gnd),
	.o(\sdram_data[11]~input_o ));
// synopsys translate_off
defparam \sdram_data[11]~input .bus_hold = "false";
defparam \sdram_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N15
cycloneive_io_ibuf \sdram_data[12]~input (
	.i(sdram_data[12]),
	.ibar(gnd),
	.o(\sdram_data[12]~input_o ));
// synopsys translate_off
defparam \sdram_data[12]~input .bus_hold = "false";
defparam \sdram_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y2_N1
cycloneive_io_ibuf \sdram_data[13]~input (
	.i(sdram_data[13]),
	.ibar(gnd),
	.o(\sdram_data[13]~input_o ));
// synopsys translate_off
defparam \sdram_data[13]~input .bus_hold = "false";
defparam \sdram_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N8
cycloneive_io_ibuf \sdram_data[14]~input (
	.i(sdram_data[14]),
	.ibar(gnd),
	.o(\sdram_data[14]~input_o ));
// synopsys translate_off
defparam \sdram_data[14]~input .bus_hold = "false";
defparam \sdram_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y3_N8
cycloneive_io_ibuf \sdram_data[15]~input (
	.i(sdram_data[15]),
	.ibar(gnd),
	.o(\sdram_data[15]~input_o ));
// synopsys translate_off
defparam \sdram_data[15]~input .bus_hold = "false";
defparam \sdram_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N8
cycloneive_io_ibuf \sdram_data[16]~input (
	.i(sdram_data[16]),
	.ibar(gnd),
	.o(\sdram_data[16]~input_o ));
// synopsys translate_off
defparam \sdram_data[16]~input .bus_hold = "false";
defparam \sdram_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \sdram_data[17]~input (
	.i(sdram_data[17]),
	.ibar(gnd),
	.o(\sdram_data[17]~input_o ));
// synopsys translate_off
defparam \sdram_data[17]~input .bus_hold = "false";
defparam \sdram_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \sdram_data[18]~input (
	.i(sdram_data[18]),
	.ibar(gnd),
	.o(\sdram_data[18]~input_o ));
// synopsys translate_off
defparam \sdram_data[18]~input .bus_hold = "false";
defparam \sdram_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \sdram_data[19]~input (
	.i(sdram_data[19]),
	.ibar(gnd),
	.o(\sdram_data[19]~input_o ));
// synopsys translate_off
defparam \sdram_data[19]~input .bus_hold = "false";
defparam \sdram_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \sdram_data[20]~input (
	.i(sdram_data[20]),
	.ibar(gnd),
	.o(\sdram_data[20]~input_o ));
// synopsys translate_off
defparam \sdram_data[20]~input .bus_hold = "false";
defparam \sdram_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \sdram_data[21]~input (
	.i(sdram_data[21]),
	.ibar(gnd),
	.o(\sdram_data[21]~input_o ));
// synopsys translate_off
defparam \sdram_data[21]~input .bus_hold = "false";
defparam \sdram_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N29
cycloneive_io_ibuf \sdram_data[22]~input (
	.i(sdram_data[22]),
	.ibar(gnd),
	.o(\sdram_data[22]~input_o ));
// synopsys translate_off
defparam \sdram_data[22]~input .bus_hold = "false";
defparam \sdram_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \sdram_data[23]~input (
	.i(sdram_data[23]),
	.ibar(gnd),
	.o(\sdram_data[23]~input_o ));
// synopsys translate_off
defparam \sdram_data[23]~input .bus_hold = "false";
defparam \sdram_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X25_Y11_N0
cycloneive_ram_block \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 (
	.portawe(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.portadatain({\sdram_data[23]~input_o ,\sdram_data[22]~input_o ,\sdram_data[21]~input_o ,\sdram_data[20]~input_o ,\sdram_data[19]~input_o ,\sdram_data[18]~input_o ,\sdram_data[17]~input_o ,\sdram_data[16]~input_o ,\sdram_data[15]~input_o ,\sdram_data[14]~input_o ,
\sdram_data[13]~input_o ,\sdram_data[12]~input_o ,\sdram_data[11]~input_o ,\sdram_data[10]~input_o ,\sdram_data[9]~input_o ,\sdram_data[8]~input_o ,\sdram_data[1]~input_o ,\sdram_data[0]~input_o }),
	.portaaddr({\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_a [8],\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [6],
\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [5],\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [3],
\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [2],\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_b [8],\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,
\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,
\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .logical_ram_name = "Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .operation_mode = "dual_port";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_address_clear = "none";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_address_width = 9;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_data_width = 18;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_first_address = 0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_first_bit_number = 0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_last_address = 511;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_logical_ram_depth = 512;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_logical_ram_width = 24;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_address_width = 9;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_data_width = 18;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_first_address = 0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_first_bit_number = 0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_last_address = 511;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_logical_ram_depth = 512;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_logical_ram_width = 24;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneive_lcell_comb \u_lcd_driver|lcd_en~5 (
// Equation(s):
// \u_lcd_driver|lcd_en~5_combout  = (\u_lcd_driver|hcnt [9] & (((\u_lcd_driver|Equal0~0_combout  & !\u_lcd_driver|hcnt [4])) # (!\u_lcd_driver|hcnt [8])))

	.dataa(\u_lcd_driver|Equal0~0_combout ),
	.datab(\u_lcd_driver|hcnt [8]),
	.datac(\u_lcd_driver|hcnt [9]),
	.datad(\u_lcd_driver|hcnt [4]),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_en~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_en~5 .lut_mask = 16'h30B0;
defparam \u_lcd_driver|lcd_en~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N8
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[16]~0 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[16]~0_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [16] & (\u_lcd_driver|lcd_en~4_combout  & ((\u_lcd_driver|lcd_en~6_combout ) # (\u_lcd_driver|lcd_en~5_combout ))))

	.dataa(\u_lcd_driver|lcd_en~6_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datac(\u_lcd_driver|lcd_en~5_combout ),
	.datad(\u_lcd_driver|lcd_en~4_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[16]~0 .lut_mask = 16'hC800;
defparam \u_lcd_driver|lcd_rgb[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N24
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[17]~1 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[17]~1_combout  = (\u_lcd_driver|lcd_en~4_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [17] & ((\u_lcd_driver|lcd_en~5_combout ) # (\u_lcd_driver|lcd_en~6_combout ))))

	.dataa(\u_lcd_driver|lcd_en~5_combout ),
	.datab(\u_lcd_driver|lcd_en~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datad(\u_lcd_driver|lcd_en~6_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[17]~1 .lut_mask = 16'hC080;
defparam \u_lcd_driver|lcd_rgb[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N22
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[18]~2 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[18]~2_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [18] & (\u_lcd_driver|lcd_en~4_combout  & ((\u_lcd_driver|lcd_en~6_combout ) # (\u_lcd_driver|lcd_en~5_combout ))))

	.dataa(\u_lcd_driver|lcd_en~6_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datac(\u_lcd_driver|lcd_en~5_combout ),
	.datad(\u_lcd_driver|lcd_en~4_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[18]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[18]~2 .lut_mask = 16'hC800;
defparam \u_lcd_driver|lcd_rgb[18]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N10
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[19]~3 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[19]~3_combout  = (\u_lcd_driver|lcd_en~4_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [19] & ((\u_lcd_driver|lcd_en~5_combout ) # (\u_lcd_driver|lcd_en~6_combout ))))

	.dataa(\u_lcd_driver|lcd_en~5_combout ),
	.datab(\u_lcd_driver|lcd_en~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.datad(\u_lcd_driver|lcd_en~6_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[19]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[19]~3 .lut_mask = 16'hC080;
defparam \u_lcd_driver|lcd_rgb[19]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N8
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[20]~4 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[20]~4_combout  = (\u_lcd_driver|lcd_en~4_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [20] & ((\u_lcd_driver|lcd_en~5_combout ) # (\u_lcd_driver|lcd_en~6_combout ))))

	.dataa(\u_lcd_driver|lcd_en~5_combout ),
	.datab(\u_lcd_driver|lcd_en~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.datad(\u_lcd_driver|lcd_en~6_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[20]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[20]~4 .lut_mask = 16'hC080;
defparam \u_lcd_driver|lcd_rgb[20]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N18
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[21]~5 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[21]~5_combout  = (\u_lcd_driver|lcd_en~4_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [21] & ((\u_lcd_driver|lcd_en~5_combout ) # (\u_lcd_driver|lcd_en~6_combout ))))

	.dataa(\u_lcd_driver|lcd_en~5_combout ),
	.datab(\u_lcd_driver|lcd_en~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.datad(\u_lcd_driver|lcd_en~6_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[21]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[21]~5 .lut_mask = 16'hC080;
defparam \u_lcd_driver|lcd_rgb[21]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N16
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[22]~6 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[22]~6_combout  = (\u_lcd_driver|lcd_en~4_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [22] & ((\u_lcd_driver|lcd_en~5_combout ) # (\u_lcd_driver|lcd_en~6_combout ))))

	.dataa(\u_lcd_driver|lcd_en~5_combout ),
	.datab(\u_lcd_driver|lcd_en~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.datad(\u_lcd_driver|lcd_en~6_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[22]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[22]~6 .lut_mask = 16'hC080;
defparam \u_lcd_driver|lcd_rgb[22]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N28
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[23]~7 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[23]~7_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [23] & (\u_lcd_driver|lcd_en~4_combout  & ((\u_lcd_driver|lcd_en~6_combout ) # (\u_lcd_driver|lcd_en~5_combout ))))

	.dataa(\u_lcd_driver|lcd_en~6_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.datac(\u_lcd_driver|lcd_en~5_combout ),
	.datad(\u_lcd_driver|lcd_en~4_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[23]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[23]~7 .lut_mask = 16'hC800;
defparam \u_lcd_driver|lcd_rgb[23]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N22
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[8]~8 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[8]~8_combout  = (\u_lcd_driver|lcd_en~4_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] & ((\u_lcd_driver|lcd_en~5_combout ) # (\u_lcd_driver|lcd_en~6_combout ))))

	.dataa(\u_lcd_driver|lcd_en~5_combout ),
	.datab(\u_lcd_driver|lcd_en~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datad(\u_lcd_driver|lcd_en~6_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[8]~8 .lut_mask = 16'hC080;
defparam \u_lcd_driver|lcd_rgb[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N6
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[9]~9 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[9]~9_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] & (\u_lcd_driver|lcd_en~4_combout  & ((\u_lcd_driver|lcd_en~6_combout ) # (\u_lcd_driver|lcd_en~5_combout ))))

	.dataa(\u_lcd_driver|lcd_en~6_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datac(\u_lcd_driver|lcd_en~5_combout ),
	.datad(\u_lcd_driver|lcd_en~4_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[9]~9 .lut_mask = 16'hC800;
defparam \u_lcd_driver|lcd_rgb[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N4
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[10]~10 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[10]~10_combout  = (\u_lcd_driver|lcd_en~4_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10] & ((\u_lcd_driver|lcd_en~5_combout ) # (\u_lcd_driver|lcd_en~6_combout ))))

	.dataa(\u_lcd_driver|lcd_en~5_combout ),
	.datab(\u_lcd_driver|lcd_en~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datad(\u_lcd_driver|lcd_en~6_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[10]~10 .lut_mask = 16'hC080;
defparam \u_lcd_driver|lcd_rgb[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N24
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[11]~11 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[11]~11_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] & (\u_lcd_driver|lcd_en~4_combout  & ((\u_lcd_driver|lcd_en~6_combout ) # (\u_lcd_driver|lcd_en~5_combout ))))

	.dataa(\u_lcd_driver|lcd_en~6_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datac(\u_lcd_driver|lcd_en~5_combout ),
	.datad(\u_lcd_driver|lcd_en~4_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[11]~11 .lut_mask = 16'hC800;
defparam \u_lcd_driver|lcd_rgb[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N26
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[12]~12 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[12]~12_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12] & (\u_lcd_driver|lcd_en~4_combout  & ((\u_lcd_driver|lcd_en~6_combout ) # (\u_lcd_driver|lcd_en~5_combout ))))

	.dataa(\u_lcd_driver|lcd_en~6_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(\u_lcd_driver|lcd_en~5_combout ),
	.datad(\u_lcd_driver|lcd_en~4_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[12]~12 .lut_mask = 16'hC800;
defparam \u_lcd_driver|lcd_rgb[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N20
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[13]~13 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[13]~13_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13] & (\u_lcd_driver|lcd_en~4_combout  & ((\u_lcd_driver|lcd_en~6_combout ) # (\u_lcd_driver|lcd_en~5_combout ))))

	.dataa(\u_lcd_driver|lcd_en~6_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datac(\u_lcd_driver|lcd_en~5_combout ),
	.datad(\u_lcd_driver|lcd_en~4_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[13]~13 .lut_mask = 16'hC800;
defparam \u_lcd_driver|lcd_rgb[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N10
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[14]~14 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[14]~14_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] & (\u_lcd_driver|lcd_en~4_combout  & ((\u_lcd_driver|lcd_en~6_combout ) # (\u_lcd_driver|lcd_en~5_combout ))))

	.dataa(\u_lcd_driver|lcd_en~6_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datac(\u_lcd_driver|lcd_en~5_combout ),
	.datad(\u_lcd_driver|lcd_en~4_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[14]~14 .lut_mask = 16'hC800;
defparam \u_lcd_driver|lcd_rgb[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N14
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[15]~15 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[15]~15_combout  = (\u_lcd_driver|lcd_en~4_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ((\u_lcd_driver|lcd_en~5_combout ) # (\u_lcd_driver|lcd_en~6_combout ))))

	.dataa(\u_lcd_driver|lcd_en~5_combout ),
	.datab(\u_lcd_driver|lcd_en~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(\u_lcd_driver|lcd_en~6_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[15]~15 .lut_mask = 16'hC080;
defparam \u_lcd_driver|lcd_rgb[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N20
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[0]~16 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[0]~16_combout  = (\u_lcd_driver|lcd_en~4_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0] & ((\u_lcd_driver|lcd_en~5_combout ) # (\u_lcd_driver|lcd_en~6_combout ))))

	.dataa(\u_lcd_driver|lcd_en~5_combout ),
	.datab(\u_lcd_driver|lcd_en~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(\u_lcd_driver|lcd_en~6_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[0]~16 .lut_mask = 16'hC080;
defparam \u_lcd_driver|lcd_rgb[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N30
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[1]~17 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[1]~17_combout  = (\u_lcd_driver|lcd_en~4_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1] & ((\u_lcd_driver|lcd_en~5_combout ) # (\u_lcd_driver|lcd_en~6_combout ))))

	.dataa(\u_lcd_driver|lcd_en~5_combout ),
	.datab(\u_lcd_driver|lcd_en~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datad(\u_lcd_driver|lcd_en~6_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[1]~17 .lut_mask = 16'hC080;
defparam \u_lcd_driver|lcd_rgb[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N8
cycloneive_io_ibuf \sdram_data[2]~input (
	.i(sdram_data[2]),
	.ibar(gnd),
	.o(\sdram_data[2]~input_o ));
// synopsys translate_off
defparam \sdram_data[2]~input .bus_hold = "false";
defparam \sdram_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cycloneive_io_ibuf \sdram_data[3]~input (
	.i(sdram_data[3]),
	.ibar(gnd),
	.o(\sdram_data[3]~input_o ));
// synopsys translate_off
defparam \sdram_data[3]~input .bus_hold = "false";
defparam \sdram_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \sdram_data[4]~input (
	.i(sdram_data[4]),
	.ibar(gnd),
	.o(\sdram_data[4]~input_o ));
// synopsys translate_off
defparam \sdram_data[4]~input .bus_hold = "false";
defparam \sdram_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
cycloneive_io_ibuf \sdram_data[5]~input (
	.i(sdram_data[5]),
	.ibar(gnd),
	.o(\sdram_data[5]~input_o ));
// synopsys translate_off
defparam \sdram_data[5]~input .bus_hold = "false";
defparam \sdram_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneive_io_ibuf \sdram_data[6]~input (
	.i(sdram_data[6]),
	.ibar(gnd),
	.o(\sdram_data[6]~input_o ));
// synopsys translate_off
defparam \sdram_data[6]~input .bus_hold = "false";
defparam \sdram_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N15
cycloneive_io_ibuf \sdram_data[7]~input (
	.i(sdram_data[7]),
	.ibar(gnd),
	.o(\sdram_data[7]~input_o ));
// synopsys translate_off
defparam \sdram_data[7]~input .bus_hold = "false";
defparam \sdram_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X25_Y12_N0
cycloneive_ram_block \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 (
	.portawe(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.ena0(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\sdram_data[7]~input_o ,\sdram_data[6]~input_o ,\sdram_data[5]~input_o ,\sdram_data[4]~input_o ,\sdram_data[3]~input_o ,\sdram_data[2]~input_o }),
	.portaaddr({\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_a [8],\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [6],
\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [5],\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [3],
\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [2],\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [1],\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|ram_address_b [8],\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q ,
\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q ,\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q ,
\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q ,\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q ,
\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q ,\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q ,
\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .clk0_core_clock_enable = "ena0";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .clk1_output_clock_enable = "ena1";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .data_interleave_offset_in_bits = 1;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .data_interleave_width_in_bits = 1;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .logical_ram_name = "Sdram_Control_2Port:u_Sdram_Control_2Port|read_fifo1:u_read_fifo1|dcfifo:dcfifo_component|dcfifo_4ij1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .mixed_port_feed_through_mode = "dont_care";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .operation_mode = "dual_port";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_address_clear = "none";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_address_width = 9;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_byte_enable_clock = "none";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_data_out_clear = "none";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_data_out_clock = "none";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_data_width = 18;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_first_address = 0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_first_bit_number = 2;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_last_address = 511;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_logical_ram_depth = 512;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_logical_ram_width = 24;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_address_clear = "clear1";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_address_clock = "clock1";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_address_width = 9;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_data_out_clear = "clear1";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_data_out_clock = "clock1";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_data_width = 18;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_first_address = 0;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_first_bit_number = 2;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_last_address = 511;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_logical_ram_depth = 512;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_logical_ram_width = 24;
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .port_b_read_enable_clock = "clock1";
defparam \u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block9a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N0
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[2]~18 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[2]~18_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2] & (\u_lcd_driver|lcd_en~4_combout  & ((\u_lcd_driver|lcd_en~5_combout ) # (\u_lcd_driver|lcd_en~6_combout ))))

	.dataa(\u_lcd_driver|lcd_en~5_combout ),
	.datab(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datac(\u_lcd_driver|lcd_en~4_combout ),
	.datad(\u_lcd_driver|lcd_en~6_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[2]~18 .lut_mask = 16'hC080;
defparam \u_lcd_driver|lcd_rgb[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N2
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[3]~19 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[3]~19_combout  = (\u_lcd_driver|lcd_en~4_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ((\u_lcd_driver|lcd_en~5_combout ) # (\u_lcd_driver|lcd_en~6_combout ))))

	.dataa(\u_lcd_driver|lcd_en~5_combout ),
	.datab(\u_lcd_driver|lcd_en~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(\u_lcd_driver|lcd_en~6_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[3]~19 .lut_mask = 16'hC080;
defparam \u_lcd_driver|lcd_rgb[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N28
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[4]~20 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[4]~20_combout  = (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4] & (\u_lcd_driver|lcd_en~4_combout  & ((\u_lcd_driver|lcd_en~6_combout ) # (\u_lcd_driver|lcd_en~5_combout ))))

	.dataa(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datab(\u_lcd_driver|lcd_en~6_combout ),
	.datac(\u_lcd_driver|lcd_en~4_combout ),
	.datad(\u_lcd_driver|lcd_en~5_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[4]~20 .lut_mask = 16'hA080;
defparam \u_lcd_driver|lcd_rgb[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N26
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[5]~21 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[5]~21_combout  = (\u_lcd_driver|lcd_en~4_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] & ((\u_lcd_driver|lcd_en~5_combout ) # (\u_lcd_driver|lcd_en~6_combout ))))

	.dataa(\u_lcd_driver|lcd_en~5_combout ),
	.datab(\u_lcd_driver|lcd_en~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(\u_lcd_driver|lcd_en~6_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[5]~21 .lut_mask = 16'hC080;
defparam \u_lcd_driver|lcd_rgb[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N12
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[6]~22 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[6]~22_combout  = (\u_lcd_driver|lcd_en~4_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] & ((\u_lcd_driver|lcd_en~5_combout ) # (\u_lcd_driver|lcd_en~6_combout ))))

	.dataa(\u_lcd_driver|lcd_en~5_combout ),
	.datab(\u_lcd_driver|lcd_en~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(\u_lcd_driver|lcd_en~6_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[6]~22 .lut_mask = 16'hC080;
defparam \u_lcd_driver|lcd_rgb[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y11_N6
cycloneive_lcell_comb \u_lcd_driver|lcd_rgb[7]~23 (
// Equation(s):
// \u_lcd_driver|lcd_rgb[7]~23_combout  = (\u_lcd_driver|lcd_en~4_combout  & (\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7] & ((\u_lcd_driver|lcd_en~5_combout ) # (\u_lcd_driver|lcd_en~6_combout ))))

	.dataa(\u_lcd_driver|lcd_en~5_combout ),
	.datab(\u_lcd_driver|lcd_en~4_combout ),
	.datac(\u_Sdram_Control_2Port|u_read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(\u_lcd_driver|lcd_en~6_combout ),
	.cin(gnd),
	.combout(\u_lcd_driver|lcd_rgb[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_lcd_driver|lcd_rgb[7]~23 .lut_mask = 16'hC080;
defparam \u_lcd_driver|lcd_rgb[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_sclk~0 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_sclk~0_combout  = (\u_i2c_timing_ctrl|current_state [1]) # ((\u_i2c_timing_ctrl|current_state [4] & \u_i2c_timing_ctrl|current_state [0]))

	.dataa(\u_i2c_timing_ctrl|current_state [4]),
	.datab(\u_i2c_timing_ctrl|current_state [1]),
	.datac(\u_i2c_timing_ctrl|current_state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_sclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_sclk~0 .lut_mask = 16'hECEC;
defparam \u_i2c_timing_ctrl|i2c_sclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_sclk~1 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_sclk~1_combout  = (\u_i2c_timing_ctrl|current_state [4] & (!\u_i2c_timing_ctrl|current_state [3] & (\u_i2c_timing_ctrl|i2c_sclk~0_combout  $ (\u_i2c_timing_ctrl|current_state [2])))) # (!\u_i2c_timing_ctrl|current_state [4] & 
// ((\u_i2c_timing_ctrl|i2c_sclk~0_combout  & ((!\u_i2c_timing_ctrl|current_state [2]) # (!\u_i2c_timing_ctrl|current_state [3]))) # (!\u_i2c_timing_ctrl|i2c_sclk~0_combout  & ((\u_i2c_timing_ctrl|current_state [2])))))

	.dataa(\u_i2c_timing_ctrl|current_state [4]),
	.datab(\u_i2c_timing_ctrl|current_state [3]),
	.datac(\u_i2c_timing_ctrl|i2c_sclk~0_combout ),
	.datad(\u_i2c_timing_ctrl|current_state [2]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_sclk~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_sclk~1 .lut_mask = 16'h1770;
defparam \u_i2c_timing_ctrl|i2c_sclk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_capture_en~3 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_capture_en~3_combout  = (\u_i2c_timing_ctrl|clk_cnt [3] & (\u_i2c_timing_ctrl|clk_cnt [4] & (\u_i2c_timing_ctrl|clk_cnt [5] & \u_i2c_timing_ctrl|clk_cnt [2])))

	.dataa(\u_i2c_timing_ctrl|clk_cnt [3]),
	.datab(\u_i2c_timing_ctrl|clk_cnt [4]),
	.datac(\u_i2c_timing_ctrl|clk_cnt [5]),
	.datad(\u_i2c_timing_ctrl|clk_cnt [2]),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_capture_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_capture_en~3 .lut_mask = 16'h8000;
defparam \u_i2c_timing_ctrl|i2c_capture_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_ctrl_clk~0 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_ctrl_clk~0_combout  = (\u_i2c_timing_ctrl|clk_cnt [6]) # ((\u_i2c_timing_ctrl|clk_cnt [0] & (\u_i2c_timing_ctrl|clk_cnt [1] & \u_i2c_timing_ctrl|i2c_capture_en~3_combout )))

	.dataa(\u_i2c_timing_ctrl|clk_cnt [0]),
	.datab(\u_i2c_timing_ctrl|clk_cnt [1]),
	.datac(\u_i2c_timing_ctrl|clk_cnt [6]),
	.datad(\u_i2c_timing_ctrl|i2c_capture_en~3_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_ctrl_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_ctrl_clk~0 .lut_mask = 16'hF8F0;
defparam \u_i2c_timing_ctrl|i2c_ctrl_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_ctrl_clk~1 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_ctrl_clk~1_combout  = (\u_i2c_timing_ctrl|i2c_capture_en~2_combout  & ((\u_i2c_timing_ctrl|i2c_ctrl_clk~0_combout  & (!\u_i2c_timing_ctrl|clk_cnt [7])) # (!\u_i2c_timing_ctrl|i2c_ctrl_clk~0_combout  & (\u_i2c_timing_ctrl|clk_cnt [7] 
// & !\u_i2c_timing_ctrl|i2c_capture_en~3_combout ))))

	.dataa(\u_i2c_timing_ctrl|i2c_capture_en~2_combout ),
	.datab(\u_i2c_timing_ctrl|i2c_ctrl_clk~0_combout ),
	.datac(\u_i2c_timing_ctrl|clk_cnt [7]),
	.datad(\u_i2c_timing_ctrl|i2c_capture_en~3_combout ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_ctrl_clk~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_ctrl_clk~1 .lut_mask = 16'h0828;
defparam \u_i2c_timing_ctrl|i2c_ctrl_clk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \u_i2c_timing_ctrl|i2c_ctrl_clk (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_i2c_timing_ctrl|i2c_ctrl_clk~1_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_i2c_timing_ctrl|i2c_ctrl_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_ctrl_clk .is_wysiwyg = "true";
defparam \u_i2c_timing_ctrl|i2c_ctrl_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \u_i2c_timing_ctrl|i2c_sclk~2 (
// Equation(s):
// \u_i2c_timing_ctrl|i2c_sclk~2_combout  = (\u_i2c_timing_ctrl|i2c_ctrl_clk~q ) # (!\u_i2c_timing_ctrl|i2c_sclk~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_i2c_timing_ctrl|i2c_sclk~1_combout ),
	.datad(\u_i2c_timing_ctrl|i2c_ctrl_clk~q ),
	.cin(gnd),
	.combout(\u_i2c_timing_ctrl|i2c_sclk~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_i2c_timing_ctrl|i2c_sclk~2 .lut_mask = 16'hFF0F;
defparam \u_i2c_timing_ctrl|i2c_sclk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .clock_type = "global clock";
defparam \u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N14
cycloneive_lcell_comb \u_led_74595_driver|led_cnt~3 (
// Equation(s):
// \u_led_74595_driver|led_cnt~3_combout  = (!\u_led_74595_driver|led_cnt [3] & (\u_led_74595_driver|shift_state~q  & (\u_led_74595_driver|led_cnt [0] $ (\u_led_74595_driver|led_cnt [1]))))

	.dataa(\u_led_74595_driver|led_cnt [0]),
	.datab(\u_led_74595_driver|led_cnt [3]),
	.datac(\u_led_74595_driver|led_cnt [1]),
	.datad(\u_led_74595_driver|shift_state~q ),
	.cin(gnd),
	.combout(\u_led_74595_driver|led_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_74595_driver|led_cnt~3 .lut_mask = 16'h1200;
defparam \u_led_74595_driver|led_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N0
cycloneive_lcell_comb \u_led_74595_driver|led_cnt[0]~1 (
// Equation(s):
// \u_led_74595_driver|led_cnt[0]~1_combout  = ((\u_led_74595_driver|delay_cnt [1] & (\u_led_74595_driver|delay_cnt [2] & \u_led_74595_driver|delay_cnt [0]))) # (!\u_led_74595_driver|shift_state~q )

	.dataa(\u_led_74595_driver|delay_cnt [1]),
	.datab(\u_led_74595_driver|delay_cnt [2]),
	.datac(\u_led_74595_driver|delay_cnt [0]),
	.datad(\u_led_74595_driver|shift_state~q ),
	.cin(gnd),
	.combout(\u_led_74595_driver|led_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_74595_driver|led_cnt[0]~1 .lut_mask = 16'h80FF;
defparam \u_led_74595_driver|led_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N15
dffeas \u_led_74595_driver|led_cnt[1] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_led_74595_driver|led_cnt~3_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_led_74595_driver|led_cnt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_led_74595_driver|led_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_led_74595_driver|led_cnt[1] .is_wysiwyg = "true";
defparam \u_led_74595_driver|led_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N30
cycloneive_lcell_comb \u_led_74595_driver|led_cnt~4 (
// Equation(s):
// \u_led_74595_driver|led_cnt~4_combout  = (!\u_led_74595_driver|led_cnt [3] & (!\u_led_74595_driver|led_cnt [0] & \u_led_74595_driver|shift_state~q ))

	.dataa(gnd),
	.datab(\u_led_74595_driver|led_cnt [3]),
	.datac(\u_led_74595_driver|led_cnt [0]),
	.datad(\u_led_74595_driver|shift_state~q ),
	.cin(gnd),
	.combout(\u_led_74595_driver|led_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_74595_driver|led_cnt~4 .lut_mask = 16'h0300;
defparam \u_led_74595_driver|led_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N31
dffeas \u_led_74595_driver|led_cnt[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_led_74595_driver|led_cnt~4_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_led_74595_driver|led_cnt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_led_74595_driver|led_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_led_74595_driver|led_cnt[0] .is_wysiwyg = "true";
defparam \u_led_74595_driver|led_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N10
cycloneive_lcell_comb \u_led_74595_driver|led595_clk~1 (
// Equation(s):
// \u_led_74595_driver|led595_clk~1_combout  = (!\u_led_74595_driver|led_cnt [3] & \u_led_74595_driver|shift_state~q )

	.dataa(gnd),
	.datab(\u_led_74595_driver|led_cnt [3]),
	.datac(gnd),
	.datad(\u_led_74595_driver|shift_state~q ),
	.cin(gnd),
	.combout(\u_led_74595_driver|led595_clk~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_74595_driver|led595_clk~1 .lut_mask = 16'h3300;
defparam \u_led_74595_driver|led595_clk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N4
cycloneive_lcell_comb \u_led_74595_driver|led_cnt~2 (
// Equation(s):
// \u_led_74595_driver|led_cnt~2_combout  = (\u_led_74595_driver|led595_clk~1_combout  & (\u_led_74595_driver|led_cnt [2] $ (((\u_led_74595_driver|led_cnt [0] & \u_led_74595_driver|led_cnt [1])))))

	.dataa(\u_led_74595_driver|led_cnt [0]),
	.datab(\u_led_74595_driver|led_cnt [1]),
	.datac(\u_led_74595_driver|led_cnt [2]),
	.datad(\u_led_74595_driver|led595_clk~1_combout ),
	.cin(gnd),
	.combout(\u_led_74595_driver|led_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_74595_driver|led_cnt~2 .lut_mask = 16'h7800;
defparam \u_led_74595_driver|led_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N5
dffeas \u_led_74595_driver|led_cnt[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_led_74595_driver|led_cnt~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_led_74595_driver|led_cnt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_led_74595_driver|led_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_led_74595_driver|led_cnt[2] .is_wysiwyg = "true";
defparam \u_led_74595_driver|led_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N20
cycloneive_lcell_comb \u_led_74595_driver|led_cnt~0 (
// Equation(s):
// \u_led_74595_driver|led_cnt~0_combout  = (\u_led_74595_driver|led595_clk~1_combout  & (\u_led_74595_driver|led_cnt [1] & (\u_led_74595_driver|led_cnt [0] & \u_led_74595_driver|led_cnt [2])))

	.dataa(\u_led_74595_driver|led595_clk~1_combout ),
	.datab(\u_led_74595_driver|led_cnt [1]),
	.datac(\u_led_74595_driver|led_cnt [0]),
	.datad(\u_led_74595_driver|led_cnt [2]),
	.cin(gnd),
	.combout(\u_led_74595_driver|led_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_74595_driver|led_cnt~0 .lut_mask = 16'h8000;
defparam \u_led_74595_driver|led_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N21
dffeas \u_led_74595_driver|led_cnt[3] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_led_74595_driver|led_cnt~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_led_74595_driver|led_cnt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_led_74595_driver|led_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_led_74595_driver|led_cnt[3] .is_wysiwyg = "true";
defparam \u_led_74595_driver|led_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N6
cycloneive_lcell_comb \u_led_74595_driver|shift_state~0 (
// Equation(s):
// \u_led_74595_driver|shift_state~0_combout  = (((!\u_led_74595_driver|delay_cnt [2]) # (!\u_led_74595_driver|delay_cnt [0])) # (!\u_led_74595_driver|led_cnt [3])) # (!\u_led_74595_driver|delay_cnt [1])

	.dataa(\u_led_74595_driver|delay_cnt [1]),
	.datab(\u_led_74595_driver|led_cnt [3]),
	.datac(\u_led_74595_driver|delay_cnt [0]),
	.datad(\u_led_74595_driver|delay_cnt [2]),
	.cin(gnd),
	.combout(\u_led_74595_driver|shift_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_74595_driver|shift_state~0 .lut_mask = 16'h7FFF;
defparam \u_led_74595_driver|shift_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N22
cycloneive_lcell_comb \u_led_74595_driver|shift_state~1 (
// Equation(s):
// \u_led_74595_driver|shift_state~1_combout  = (\u_led_74595_driver|shift_state~q  & ((\u_led_74595_driver|shift_state~0_combout ))) # (!\u_led_74595_driver|shift_state~q  & (!\u_led_74595_driver|update_flag~q ))

	.dataa(\u_led_74595_driver|update_flag~q ),
	.datab(gnd),
	.datac(\u_led_74595_driver|shift_state~q ),
	.datad(\u_led_74595_driver|shift_state~0_combout ),
	.cin(gnd),
	.combout(\u_led_74595_driver|shift_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_74595_driver|shift_state~1 .lut_mask = 16'hF505;
defparam \u_led_74595_driver|shift_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N23
dffeas \u_led_74595_driver|shift_state (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_led_74595_driver|shift_state~1_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_led_74595_driver|shift_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_led_74595_driver|shift_state .is_wysiwyg = "true";
defparam \u_led_74595_driver|shift_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N8
cycloneive_lcell_comb \u_led_74595_driver|delay_cnt~2 (
// Equation(s):
// \u_led_74595_driver|delay_cnt~2_combout  = (!\u_led_74595_driver|delay_cnt [0] & \u_led_74595_driver|shift_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_led_74595_driver|delay_cnt [0]),
	.datad(\u_led_74595_driver|shift_state~q ),
	.cin(gnd),
	.combout(\u_led_74595_driver|delay_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_74595_driver|delay_cnt~2 .lut_mask = 16'h0F00;
defparam \u_led_74595_driver|delay_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N9
dffeas \u_led_74595_driver|delay_cnt[0] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_led_74595_driver|delay_cnt~2_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_led_74595_driver|delay_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_led_74595_driver|delay_cnt[0] .is_wysiwyg = "true";
defparam \u_led_74595_driver|delay_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N16
cycloneive_lcell_comb \u_led_74595_driver|delay_cnt~0 (
// Equation(s):
// \u_led_74595_driver|delay_cnt~0_combout  = (\u_led_74595_driver|shift_state~q  & (\u_led_74595_driver|delay_cnt [2] $ (((\u_led_74595_driver|delay_cnt [1] & \u_led_74595_driver|delay_cnt [0])))))

	.dataa(\u_led_74595_driver|delay_cnt [1]),
	.datab(\u_led_74595_driver|delay_cnt [0]),
	.datac(\u_led_74595_driver|delay_cnt [2]),
	.datad(\u_led_74595_driver|shift_state~q ),
	.cin(gnd),
	.combout(\u_led_74595_driver|delay_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_74595_driver|delay_cnt~0 .lut_mask = 16'h7800;
defparam \u_led_74595_driver|delay_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N17
dffeas \u_led_74595_driver|delay_cnt[2] (
	.clk(\u_system_ctrl_pll|u_sys_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\u_led_74595_driver|delay_cnt~0_combout ),
	.asdata(vcc),
	.clrn(!\u_system_ctrl_pll|sys_rst_n~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_led_74595_driver|delay_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_led_74595_driver|delay_cnt[2] .is_wysiwyg = "true";
defparam \u_led_74595_driver|delay_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N2
cycloneive_lcell_comb \u_led_74595_driver|led595_clk~0 (
// Equation(s):
// \u_led_74595_driver|led595_clk~0_combout  = (\u_led_74595_driver|delay_cnt [2] & (\u_led_74595_driver|shift_state~q  & !\u_led_74595_driver|led_cnt [3]))

	.dataa(gnd),
	.datab(\u_led_74595_driver|delay_cnt [2]),
	.datac(\u_led_74595_driver|shift_state~q ),
	.datad(\u_led_74595_driver|led_cnt [3]),
	.cin(gnd),
	.combout(\u_led_74595_driver|led595_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_74595_driver|led595_clk~0 .lut_mask = 16'h00C0;
defparam \u_led_74595_driver|led595_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N28
cycloneive_lcell_comb \u_led_74595_driver|led595_latch~0 (
// Equation(s):
// \u_led_74595_driver|led595_latch~0_combout  = (!\u_led_74595_driver|led_cnt [2] & (\u_led_74595_driver|led_cnt [3] & (!\u_led_74595_driver|led_cnt [1] & \u_led_74595_driver|shift_state~q )))

	.dataa(\u_led_74595_driver|led_cnt [2]),
	.datab(\u_led_74595_driver|led_cnt [3]),
	.datac(\u_led_74595_driver|led_cnt [1]),
	.datad(\u_led_74595_driver|shift_state~q ),
	.cin(gnd),
	.combout(\u_led_74595_driver|led595_latch~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_led_74595_driver|led595_latch~0 .lut_mask = 16'h0400;
defparam \u_led_74595_driver|led595_latch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N24
cycloneive_lcell_comb \u_led_74595_driver|led595_latch (
// Equation(s):
// \u_led_74595_driver|led595_latch~combout  = (!\u_led_74595_driver|led_cnt [0] & \u_led_74595_driver|led595_latch~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_led_74595_driver|led_cnt [0]),
	.datad(\u_led_74595_driver|led595_latch~0_combout ),
	.cin(gnd),
	.combout(\u_led_74595_driver|led595_latch~combout ),
	.cout());
// synopsys translate_off
defparam \u_led_74595_driver|led595_latch .lut_mask = 16'h0F00;
defparam \u_led_74595_driver|led595_latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hAAA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h5555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 .lut_mask = 16'hC30C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 .lut_mask = 16'hCECC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'h000A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hCDCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hF331;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h0C55;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'hF4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .lut_mask = 16'hFAF8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0100;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'h5450;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'h7000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hF8F8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'hBAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h5050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ),
	.asdata(\~GND~combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hA800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 .lut_mask = 16'hEAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .lut_mask = 16'h30B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .lut_mask = 16'h8A80;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .lut_mask = 16'hD580;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hF3C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .lut_mask = 16'hF078;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .lut_mask = 16'h7250;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .lut_mask = 16'hF0AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hAAE4;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hF0AC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14 .lut_mask = 16'h3C3C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .lut_mask = 16'hF5F1;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 .lut_mask = 16'h5AAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~15 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~15_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 .lut_mask = 16'h222F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'h3122;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 .lut_mask = 16'hF0AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'h2306;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'h3503;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 .lut_mask = 16'hF0CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16_combout ),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h00C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N24
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hFC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h15BB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneive_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N22
cycloneive_io_ibuf \key_data[0]~input (
	.i(key_data[0]),
	.ibar(gnd),
	.o(\key_data[0]~input_o ));
// synopsys translate_off
defparam \key_data[0]~input .bus_hold = "false";
defparam \key_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N15
cycloneive_io_ibuf \key_data[1]~input (
	.i(key_data[1]),
	.ibar(gnd),
	.o(\key_data[1]~input_o ));
// synopsys translate_off
defparam \key_data[1]~input .bus_hold = "false";
defparam \key_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
