

================================================================
== Vitis HLS Report for 'master_fix'
================================================================
* Date:           Tue Jul 19 17:08:35 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.50 ns|  7.574 ns|     2.84 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    55237|   135365|  0.580 ms|  1.421 ms|  55238|  135366|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                       |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_369_1     |      176|    20496|  22 ~ 2562|          -|          -|        8|        no|
        | + VITIS_LOOP_371_2    |       20|     2560|         20|          -|          -|  1 ~ 128|        no|
        |  ++ VITIS_LOOP_377_3  |        6|        6|          2|          -|          -|        3|        no|
        |- VITIS_LOOP_390_1     |     2720|     2720|        170|          -|          -|       16|        no|
        | + VITIS_LOOP_392_2    |      168|      168|          4|          -|          -|       42|        no|
        |- VITIS_LOOP_411_1     |    18416|    18416|       1151|          -|          -|       16|        no|
        | + VITIS_LOOP_414_2    |     1148|     1148|         82|          -|          -|       14|        no|
        |  ++ VITIS_LOOP_418_4  |       80|       80|          5|          -|          -|       16|        no|
        |- VITIS_LOOP_432_1     |      328|      328|         82|          -|          -|        4|        no|
        | + VITIS_LOOP_435_2    |       80|       80|          5|          -|          -|       16|        no|
        |- VITIS_LOOP_451_2     |      108|      108|         27|          -|          -|        4|        no|
        +-----------------------+---------+---------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 68
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 19 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 4 
18 --> 17 
19 --> 20 
20 --> 21 25 
21 --> 22 20 
22 --> 23 
23 --> 24 
24 --> 21 
25 --> 26 33 
26 --> 27 
27 --> 28 25 
28 --> 29 27 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 28 
33 --> 39 34 
34 --> 35 33 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 34 
39 --> 40 
40 --> 41 
41 --> 42 68 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 41 
68 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 69 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%m_3_10_loc = alloca i64 1"   --->   Operation 70 'alloca' 'm_3_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%m_3_7_loc = alloca i64 1"   --->   Operation 71 'alloca' 'm_3_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%m_2_03_loc = alloca i64 1"   --->   Operation 72 'alloca' 'm_2_03_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%m_3_04_loc = alloca i64 1"   --->   Operation 73 'alloca' 'm_3_04_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv1 = alloca i64 1"   --->   Operation 74 'alloca' 'conv1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 3072> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%max1_V_0 = alloca i64 1"   --->   Operation 75 'alloca' 'max1_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv2_0 = alloca i64 1"   --->   Operation 76 'alloca' 'conv2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 672> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%max2_V_0 = alloca i64 1"   --->   Operation 77 'alloca' 'max2_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 224> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%den1_V_0 = alloca i64 1" [master.cpp:31]   --->   Operation 78 'alloca' 'den1_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_1 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln34 = call void @convolution1_fix, i16 %input_r, i35 %conv1, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V" [master.cpp:34]   --->   Operation 79 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln369 = store i4 0, i4 %d" [model_functions.cpp:369]   --->   Operation 80 'store' 'store_ln369' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_21"   --->   Operation 81 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln34 = call void @convolution1_fix, i16 %input_r, i35 %conv1, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V" [master.cpp:34]   --->   Operation 86 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln369 = br void" [model_functions.cpp:369]   --->   Operation 87 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%d_4 = load i4 %d" [model_functions.cpp:369]   --->   Operation 88 'load' 'd_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln369 = zext i4 %d_4" [model_functions.cpp:369]   --->   Operation 89 'zext' 'zext_ln369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln369_1 = zext i4 %d_4" [model_functions.cpp:369]   --->   Operation 90 'zext' 'zext_ln369_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.30ns)   --->   "%icmp_ln369 = icmp_eq  i4 %d_4, i4 8" [model_functions.cpp:369]   --->   Operation 91 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 92 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.73ns)   --->   "%add_ln369 = add i4 %d_4, i4 1" [model_functions.cpp:369]   --->   Operation 93 'add' 'add_ln369' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln369 = br i1 %icmp_ln369, void %.split27, void %_Z12maxPool1_fixiiiPA3_A8_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA1_S3_i.exit" [model_functions.cpp:369]   --->   Operation 94 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln367 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [model_functions.cpp:367]   --->   Operation 95 'specloopname' 'specloopname_ln367' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.58ns)   --->   "%br_ln371 = br void" [model_functions.cpp:371]   --->   Operation 96 'br' 'br_ln371' <Predicate = (!icmp_ln369)> <Delay = 1.58>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%d_1 = alloca i32 1"   --->   Operation 97 'alloca' 'd_1' <Predicate = (icmp_ln369)> <Delay = 0.00>
ST_3 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln36 = call void @convolution2_fix, i36 %max1_V_0, i36 %conv2_0, i21 %secondBias_f_V, i20 %secondKernel_f_V_1, i20 %secondKernel_f_V_0, i21 %secondKernel_f_V_2, i21 %secondKernel_f_V_3" [master.cpp:36]   --->   Operation 98 'call' 'call_ln36' <Predicate = (icmp_ln369)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln390 = store i5 0, i5 %d_1" [model_functions.cpp:390]   --->   Operation 99 'store' 'store_ln390' <Predicate = (icmp_ln369)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.17>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln371, void, i8 0, void %.split27" [model_functions.cpp:371]   --->   Operation 100 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln379_1 = zext i8 %i" [model_functions.cpp:379]   --->   Operation 101 'zext' 'zext_ln379_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i, i2 0" [model_functions.cpp:379]   --->   Operation 102 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln379_2 = zext i10 %tmp_1" [model_functions.cpp:379]   --->   Operation 103 'zext' 'zext_ln379_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (1.73ns)   --->   "%sub_ln379 = sub i11 %zext_ln379_2, i11 %zext_ln379_1" [model_functions.cpp:379]   --->   Operation 104 'sub' 'sub_ln379' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln371 = zext i11 %sub_ln379" [model_functions.cpp:371]   --->   Operation 105 'zext' 'zext_ln371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.55ns)   --->   "%icmp_ln371 = icmp_eq  i8 %i, i8 128" [model_functions.cpp:371]   --->   Operation 106 'icmp' 'icmp_ln371' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 64"   --->   Operation 107 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.91ns)   --->   "%add_ln371 = add i8 %i, i8 1" [model_functions.cpp:371]   --->   Operation 108 'add' 'add_ln371' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln371 = br i1 %icmp_ln371, void %.split25, void %.loopexit.i" [model_functions.cpp:371]   --->   Operation 109 'br' 'br_ln371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln367 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [model_functions.cpp:367]   --->   Operation 110 'specloopname' 'specloopname_ln367' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%empty_46 = trunc i8 %i" [model_functions.cpp:371]   --->   Operation 111 'trunc' 'empty_46' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%i_cast_cast = zext i7 %empty_46" [model_functions.cpp:371]   --->   Operation 112 'zext' 'i_cast_cast' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%i_cast_cast8 = zext i7 %empty_46" [model_functions.cpp:371]   --->   Operation 113 'zext' 'i_cast_cast8' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (4.35ns)   --->   "%mul = mul i15 %i_cast_cast8, i15 171" [model_functions.cpp:371]   --->   Operation 114 'mul' 'mul' <Predicate = (!icmp_ln371)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.91ns)   --->   "%add_ln373 = add i8 %i_cast_cast, i8 130" [model_functions.cpp:373]   --->   Operation 115 'add' 'add_ln373' <Predicate = (!icmp_ln371)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.55ns)   --->   "%icmp_ln373 = icmp_ult  i8 %add_ln373, i8 3" [model_functions.cpp:373]   --->   Operation 116 'icmp' 'icmp_ln373' <Predicate = (!icmp_ln371)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln373 = br i1 %icmp_ln373, void, void %.loopexit.i" [model_functions.cpp:373]   --->   Operation 117 'br' 'br_ln373' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_4 : Operation 118 [11/11] (3.29ns)   --->   "%rem_i_urem = urem i7 %empty_46, i7 3" [model_functions.cpp:371]   --->   Operation 118 'urem' 'rem_i_urem' <Predicate = (!icmp_ln371 & !icmp_ln373)> <Delay = 3.29> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 3.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul, i32 9, i32 14" [model_functions.cpp:375]   --->   Operation 119 'partselect' 'tmp_4' <Predicate = (!icmp_ln371 & !icmp_ln373)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_13_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_4, i3 0" [model_functions.cpp:375]   --->   Operation 120 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln371 & !icmp_ln373)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.82ns)   --->   "%add_ln375 = add i9 %tmp_13_cast, i9 %zext_ln369_1" [model_functions.cpp:375]   --->   Operation 121 'add' 'add_ln375' <Predicate = (!icmp_ln371 & !icmp_ln373)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln369 = store i4 %add_ln369, i4 %d" [model_functions.cpp:369]   --->   Operation 122 'store' 'store_ln369' <Predicate = (icmp_ln373) | (icmp_ln371)> <Delay = 1.58>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 123 'br' 'br_ln0' <Predicate = (icmp_ln373) | (icmp_ln371)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.29>
ST_5 : Operation 124 [10/11] (3.29ns)   --->   "%rem_i_urem = urem i7 %empty_46, i7 3" [model_functions.cpp:371]   --->   Operation 124 'urem' 'rem_i_urem' <Predicate = true> <Delay = 3.29> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 3.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.29>
ST_6 : Operation 125 [9/11] (3.29ns)   --->   "%rem_i_urem = urem i7 %empty_46, i7 3" [model_functions.cpp:371]   --->   Operation 125 'urem' 'rem_i_urem' <Predicate = true> <Delay = 3.29> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 3.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.29>
ST_7 : Operation 126 [8/11] (3.29ns)   --->   "%rem_i_urem = urem i7 %empty_46, i7 3" [model_functions.cpp:371]   --->   Operation 126 'urem' 'rem_i_urem' <Predicate = true> <Delay = 3.29> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 3.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.29>
ST_8 : Operation 127 [7/11] (3.29ns)   --->   "%rem_i_urem = urem i7 %empty_46, i7 3" [model_functions.cpp:371]   --->   Operation 127 'urem' 'rem_i_urem' <Predicate = true> <Delay = 3.29> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 3.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.29>
ST_9 : Operation 128 [6/11] (3.29ns)   --->   "%rem_i_urem = urem i7 %empty_46, i7 3" [model_functions.cpp:371]   --->   Operation 128 'urem' 'rem_i_urem' <Predicate = true> <Delay = 3.29> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 3.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.29>
ST_10 : Operation 129 [5/11] (3.29ns)   --->   "%rem_i_urem = urem i7 %empty_46, i7 3" [model_functions.cpp:371]   --->   Operation 129 'urem' 'rem_i_urem' <Predicate = true> <Delay = 3.29> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 3.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.29>
ST_11 : Operation 130 [4/11] (3.29ns)   --->   "%rem_i_urem = urem i7 %empty_46, i7 3" [model_functions.cpp:371]   --->   Operation 130 'urem' 'rem_i_urem' <Predicate = true> <Delay = 3.29> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 3.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.29>
ST_12 : Operation 131 [3/11] (3.29ns)   --->   "%rem_i_urem = urem i7 %empty_46, i7 3" [model_functions.cpp:371]   --->   Operation 131 'urem' 'rem_i_urem' <Predicate = true> <Delay = 3.29> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 3.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.29>
ST_13 : Operation 132 [2/11] (3.29ns)   --->   "%rem_i_urem = urem i7 %empty_46, i7 3" [model_functions.cpp:371]   --->   Operation 132 'urem' 'rem_i_urem' <Predicate = true> <Delay = 3.29> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 3.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.50>
ST_14 : Operation 133 [1/11] (3.29ns)   --->   "%rem_i_urem = urem i7 %empty_46, i7 3" [model_functions.cpp:371]   --->   Operation 133 'urem' 'rem_i_urem' <Predicate = true> <Delay = 3.29> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 10> <II = 2> <Delay = 3.29> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln374 = trunc i2 %rem_i_urem" [model_functions.cpp:374]   --->   Operation 134 'trunc' 'trunc_ln374' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.95ns)   --->   "%icmp_ln374 = icmp_eq  i2 %trunc_ln374, i2 0" [model_functions.cpp:374]   --->   Operation 135 'icmp' 'icmp_ln374' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln375 = zext i9 %add_ln375" [model_functions.cpp:375]   --->   Operation 136 'zext' 'zext_ln375' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%max1_V_0_addr = getelementptr i36 %max1_V_0, i64 0, i64 %zext_ln375" [model_functions.cpp:375]   --->   Operation 137 'getelementptr' 'max1_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln374 = br i1 %icmp_ln374, void %._crit_edge, void %_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i" [model_functions.cpp:374]   --->   Operation 138 'br' 'br_ln374' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln375 = store i36 0, i9 %max1_V_0_addr" [model_functions.cpp:375]   --->   Operation 139 'store' 'store_ln375' <Predicate = (icmp_ln374)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln376 = br void %._crit_edge" [model_functions.cpp:376]   --->   Operation 140 'br' 'br_ln376' <Predicate = (icmp_ln374)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 141 [2/2] (3.25ns)   --->   "%max1_V_0_load = load i9 %max1_V_0_addr" [model_functions.cpp:380]   --->   Operation 141 'load' 'max1_V_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 142 [1/2] (3.25ns)   --->   "%max1_V_0_load = load i9 %max1_V_0_addr" [model_functions.cpp:380]   --->   Operation 142 'load' 'max1_V_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_16 : Operation 143 [1/1] (1.58ns)   --->   "%br_ln377 = br void" [model_functions.cpp:377]   --->   Operation 143 'br' 'br_ln377' <Predicate = true> <Delay = 1.58>

State 17 <SV = 16> <Delay = 6.44>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%empty_47 = phi i36 %zext_ln377, void %.split23, i36 %max1_V_0_load, void %._crit_edge" [model_functions.cpp:377]   --->   Operation 144 'phi' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln377, void %.split23, i2 0, void %._crit_edge" [model_functions.cpp:377]   --->   Operation 145 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln379_3 = zext i2 %j" [model_functions.cpp:379]   --->   Operation 146 'zext' 'zext_ln379_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (1.63ns)   --->   "%add_ln379 = add i12 %zext_ln371, i12 %zext_ln379_3" [model_functions.cpp:379]   --->   Operation 147 'add' 'add_ln379' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln379_1)   --->   "%shl_ln379 = shl i12 %add_ln379, i12 3" [model_functions.cpp:379]   --->   Operation 148 'shl' 'shl_ln379' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln379_1 = add i12 %shl_ln379, i12 %zext_ln369" [model_functions.cpp:379]   --->   Operation 149 'add' 'add_ln379_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln379_4 = zext i12 %add_ln379_1" [model_functions.cpp:379]   --->   Operation 150 'zext' 'zext_ln379_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%conv1_addr = getelementptr i35 %conv1, i64 0, i64 %zext_ln379_4" [model_functions.cpp:379]   --->   Operation 151 'getelementptr' 'conv1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (0.95ns)   --->   "%icmp_ln377 = icmp_eq  i2 %j, i2 3" [model_functions.cpp:377]   --->   Operation 152 'icmp' 'icmp_ln377' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 153 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (1.56ns)   --->   "%add_ln377 = add i2 %j, i2 1" [model_functions.cpp:377]   --->   Operation 154 'add' 'add_ln377' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %icmp_ln377, void %.split23, void" [model_functions.cpp:377]   --->   Operation 155 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [2/2] (3.25ns)   --->   "%tmp_10 = load i12 %conv1_addr" [model_functions.cpp:379]   --->   Operation 156 'load' 'tmp_10' <Predicate = (!icmp_ln377)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 3072> <RAM>
ST_17 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln380 = store i36 %empty_47, i9 %max1_V_0_addr" [model_functions.cpp:380]   --->   Operation 157 'store' 'store_ln380' <Predicate = (icmp_ln377)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 336> <RAM>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 158 'br' 'br_ln0' <Predicate = (icmp_ln377)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.77>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln367 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [model_functions.cpp:367]   --->   Operation 159 'specloopname' 'specloopname_ln367' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 160 [1/2] (3.25ns)   --->   "%tmp_10 = load i12 %conv1_addr" [model_functions.cpp:379]   --->   Operation 160 'load' 'tmp_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 3072> <RAM>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i35 %tmp_10" [model_functions.cpp:379]   --->   Operation 161 'zext' 'zext_ln379' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (2.50ns)   --->   "%icmp_ln1548_1 = icmp_slt  i36 %empty_47, i36 %zext_ln379"   --->   Operation 162 'icmp' 'icmp_ln1548_1' <Predicate = true> <Delay = 2.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln377 = trunc i36 %empty_47" [model_functions.cpp:377]   --->   Operation 163 'trunc' 'trunc_ln377' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (1.02ns)   --->   "%select_ln380 = select i1 %icmp_ln1548_1, i35 %tmp_10, i35 %trunc_ln377" [model_functions.cpp:380]   --->   Operation 164 'select' 'select_ln380' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln377 = zext i35 %select_ln380" [model_functions.cpp:377]   --->   Operation 165 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 166 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 3> <Delay = 0.00>
ST_19 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln36 = call void @convolution2_fix, i36 %max1_V_0, i36 %conv2_0, i21 %secondBias_f_V, i20 %secondKernel_f_V_1, i20 %secondKernel_f_V_0, i21 %secondKernel_f_V_2, i21 %secondKernel_f_V_3" [master.cpp:36]   --->   Operation 167 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln390 = br void" [model_functions.cpp:390]   --->   Operation 168 'br' 'br_ln390' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 2.95>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%d_5 = load i5 %d_1" [model_functions.cpp:390]   --->   Operation 169 'load' 'd_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln390 = zext i5 %d_5" [model_functions.cpp:390]   --->   Operation 170 'zext' 'zext_ln390' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln390_1 = zext i5 %d_5" [model_functions.cpp:390]   --->   Operation 171 'zext' 'zext_ln390_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (1.36ns)   --->   "%icmp_ln390 = icmp_eq  i5 %d_5, i5 16" [model_functions.cpp:390]   --->   Operation 172 'icmp' 'icmp_ln390' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 173 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (1.78ns)   --->   "%add_ln390 = add i5 %d_5, i5 1" [model_functions.cpp:390]   --->   Operation 174 'add' 'add_ln390' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln390 = br i1 %icmp_ln390, void %.split21, void %_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit.preheader" [model_functions.cpp:390]   --->   Operation 175 'br' 'br_ln390' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln388 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [model_functions.cpp:388]   --->   Operation 176 'specloopname' 'specloopname_ln388' <Predicate = (!icmp_ln390)> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (1.58ns)   --->   "%br_ln392 = br void" [model_functions.cpp:392]   --->   Operation 177 'br' 'br_ln392' <Predicate = (!icmp_ln390)> <Delay = 1.58>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%d_2 = alloca i32 1"   --->   Operation 178 'alloca' 'd_2' <Predicate = (icmp_ln390)> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (1.58ns)   --->   "%store_ln411 = store i5 0, i5 %d_2" [model_functions.cpp:411]   --->   Operation 179 'store' 'store_ln411' <Predicate = (icmp_ln390)> <Delay = 1.58>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln411 = br void %_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit" [model_functions.cpp:411]   --->   Operation 180 'br' 'br_ln411' <Predicate = (icmp_ln390)> <Delay = 0.00>

State 21 <SV = 5> <Delay = 5.16>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %add_ln392, void %._crit_edge15, i6 0, void %.split21" [model_functions.cpp:392]   --->   Operation 181 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 %next_mul, void %._crit_edge15, i12 0, void %.split21"   --->   Operation 182 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 183 [1/1] (0.00ns)   --->   "%phi_urem = phi i6 %select_ln400, void %._crit_edge15, i6 0, void %.split21" [model_functions.cpp:400]   --->   Operation 183 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %i_1, i4 0" [model_functions.cpp:400]   --->   Operation 184 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 185 [1/1] (1.73ns)   --->   "%add_ln400 = add i10 %tmp_3, i10 %zext_ln390_1" [model_functions.cpp:400]   --->   Operation 185 'add' 'add_ln400' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln400 = zext i10 %add_ln400" [model_functions.cpp:400]   --->   Operation 186 'zext' 'zext_ln400' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%conv2_0_addr = getelementptr i36 %conv2_0, i64 0, i64 %zext_ln400" [model_functions.cpp:400]   --->   Operation 187 'getelementptr' 'conv2_0_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (1.42ns)   --->   "%icmp_ln392 = icmp_eq  i6 %i_1, i6 42" [model_functions.cpp:392]   --->   Operation 188 'icmp' 'icmp_ln392' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 42, i64 42, i64 42"   --->   Operation 189 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (1.82ns)   --->   "%add_ln392 = add i6 %i_1, i6 1" [model_functions.cpp:392]   --->   Operation 190 'add' 'add_ln392' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln392 = br i1 %icmp_ln392, void %.split19, void %.loopexit.i70" [model_functions.cpp:392]   --->   Operation 191 'br' 'br_ln392' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln388 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [model_functions.cpp:388]   --->   Operation 192 'specloopname' 'specloopname_ln388' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (1.54ns)   --->   "%next_mul = add i12 %phi_mul, i12 86"   --->   Operation 193 'add' 'next_mul' <Predicate = (!icmp_ln392)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln395 = trunc i6 %phi_urem" [model_functions.cpp:395]   --->   Operation 194 'trunc' 'trunc_ln395' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.95ns)   --->   "%icmp_ln395 = icmp_eq  i2 %trunc_ln395, i2 0" [model_functions.cpp:395]   --->   Operation 195 'icmp' 'icmp_ln395' <Predicate = (!icmp_ln392)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %phi_mul, i32 8, i32 11" [model_functions.cpp:396]   --->   Operation 196 'partselect' 'tmp_6' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_15_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_6, i4 0" [model_functions.cpp:396]   --->   Operation 197 'bitconcatenate' 'tmp_15_cast' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (1.91ns)   --->   "%add_ln396 = add i8 %tmp_15_cast, i8 %zext_ln390" [model_functions.cpp:396]   --->   Operation 198 'add' 'add_ln396' <Predicate = (!icmp_ln392)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln396 = zext i8 %add_ln396" [model_functions.cpp:396]   --->   Operation 199 'zext' 'zext_ln396' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (0.00ns)   --->   "%max2_V_0_addr = getelementptr i36 %max2_V_0, i64 0, i64 %zext_ln396" [model_functions.cpp:396]   --->   Operation 200 'getelementptr' 'max2_V_0_addr' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln395 = br i1 %icmp_ln395, void %._crit_edge15, void %_ZN8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEC2Ei.exit.i56" [model_functions.cpp:395]   --->   Operation 201 'br' 'br_ln395' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (3.25ns)   --->   "%store_ln396 = store i36 0, i8 %max2_V_0_addr" [model_functions.cpp:396]   --->   Operation 202 'store' 'store_ln396' <Predicate = (!icmp_ln392 & icmp_ln395)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 224> <RAM>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln397 = br void %._crit_edge15" [model_functions.cpp:397]   --->   Operation 203 'br' 'br_ln397' <Predicate = (!icmp_ln392 & icmp_ln395)> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (1.82ns)   --->   "%add_ln400_1 = add i6 %phi_urem, i6 1" [model_functions.cpp:400]   --->   Operation 204 'add' 'add_ln400_1' <Predicate = (!icmp_ln392)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 205 [1/1] (1.42ns)   --->   "%icmp_ln400 = icmp_ult  i6 %add_ln400_1, i6 3" [model_functions.cpp:400]   --->   Operation 205 'icmp' 'icmp_ln400' <Predicate = (!icmp_ln392)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 206 [1/1] (1.18ns)   --->   "%select_ln400 = select i1 %icmp_ln400, i6 %add_ln400_1, i6 0" [model_functions.cpp:400]   --->   Operation 206 'select' 'select_ln400' <Predicate = (!icmp_ln392)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 207 [1/1] (1.58ns)   --->   "%store_ln390 = store i5 %add_ln390, i5 %d_1" [model_functions.cpp:390]   --->   Operation 207 'store' 'store_ln390' <Predicate = (icmp_ln392)> <Delay = 1.58>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 208 'br' 'br_ln0' <Predicate = (icmp_ln392)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 3.25>
ST_22 : Operation 209 [2/2] (3.25ns)   --->   "%tmp = load i10 %conv2_0_addr" [model_functions.cpp:400]   --->   Operation 209 'load' 'tmp' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 672> <RAM>
ST_22 : Operation 210 [2/2] (3.25ns)   --->   "%max2_V_0_load = load i8 %max2_V_0_addr"   --->   Operation 210 'load' 'max2_V_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 224> <RAM>

State 23 <SV = 7> <Delay = 6.88>
ST_23 : Operation 211 [1/2] (3.25ns)   --->   "%tmp = load i10 %conv2_0_addr" [model_functions.cpp:400]   --->   Operation 211 'load' 'tmp' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 672> <RAM>
ST_23 : Operation 212 [1/2] (3.25ns)   --->   "%max2_V_0_load = load i8 %max2_V_0_addr"   --->   Operation 212 'load' 'max2_V_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 224> <RAM>
ST_23 : Operation 213 [1/1] (2.50ns)   --->   "%icmp_ln1548 = icmp_slt  i36 %max2_V_0_load, i36 %tmp"   --->   Operation 213 'icmp' 'icmp_ln1548' <Predicate = true> <Delay = 2.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 214 [1/1] (1.12ns)   --->   "%select_ln401 = select i1 %icmp_ln1548, i36 %tmp, i36 %max2_V_0_load" [model_functions.cpp:401]   --->   Operation 214 'select' 'select_ln401' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 8> <Delay = 3.25>
ST_24 : Operation 215 [1/1] (3.25ns)   --->   "%store_ln401 = store i36 %select_ln401, i8 %max2_V_0_addr" [model_functions.cpp:401]   --->   Operation 215 'store' 'store_ln401' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 224> <RAM>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 216 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 25 <SV = 5> <Delay = 2.95>
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%d_6 = load i5 %d_2" [model_functions.cpp:411]   --->   Operation 217 'load' 'd_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln411 = zext i5 %d_6" [model_functions.cpp:411]   --->   Operation 218 'zext' 'zext_ln411' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln1171 = trunc i5 %d_6"   --->   Operation 219 'trunc' 'trunc_ln1171' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln1171, i4 0"   --->   Operation 220 'bitconcatenate' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %d_6, i1 0"   --->   Operation 221 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i6 %tmp_s"   --->   Operation 222 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 223 [1/1] (1.91ns)   --->   "%sub_ln1171 = sub i8 %tmp_4_cast, i8 %zext_ln1171"   --->   Operation 223 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 224 [1/1] (1.36ns)   --->   "%icmp_ln411 = icmp_eq  i5 %d_6, i5 16" [model_functions.cpp:411]   --->   Operation 224 'icmp' 'icmp_ln411' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 225 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 226 [1/1] (1.78ns)   --->   "%add_ln411 = add i5 %d_6, i5 1" [model_functions.cpp:411]   --->   Operation 226 'add' 'add_ln411' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln411 = br i1 %icmp_ln411, void %.split17, void %_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit.preheader" [model_functions.cpp:411]   --->   Operation 227 'br' 'br_ln411' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 228 [1/1] (0.00ns)   --->   "%thirdBias_f_V_addr = getelementptr i21 %thirdBias_f_V, i64 0, i64 %zext_ln411" [model_functions.cpp:413]   --->   Operation 228 'getelementptr' 'thirdBias_f_V_addr' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_25 : Operation 229 [1/1] (0.00ns)   --->   "%den1_V_0_addr = getelementptr i35 %den1_V_0, i64 0, i64 %zext_ln411" [model_functions.cpp:413]   --->   Operation 229 'getelementptr' 'den1_V_0_addr' <Predicate = (!icmp_ln411)> <Delay = 0.00>
ST_25 : Operation 230 [2/2] (2.32ns)   --->   "%thirdBias_f_V_load = load i4 %thirdBias_f_V_addr" [model_functions.cpp:413]   --->   Operation 230 'load' 'thirdBias_f_V_load' <Predicate = (!icmp_ln411)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_25 : Operation 231 [1/1] (0.00ns)   --->   "%d_3 = alloca i32 1"   --->   Operation 231 'alloca' 'd_3' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_25 : Operation 232 [1/1] (0.00ns)   --->   "%den2_V_0_3 = alloca i32 1"   --->   Operation 232 'alloca' 'den2_V_0_3' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_25 : Operation 233 [1/1] (0.00ns)   --->   "%den2_V_0_3_1 = alloca i32 1"   --->   Operation 233 'alloca' 'den2_V_0_3_1' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_25 : Operation 234 [1/1] (0.00ns)   --->   "%den2_V_0_3_2 = alloca i32 1"   --->   Operation 234 'alloca' 'den2_V_0_3_2' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_25 : Operation 235 [1/1] (0.00ns)   --->   "%den2_V_0_3_3 = alloca i32 1"   --->   Operation 235 'alloca' 'den2_V_0_3_3' <Predicate = (icmp_ln411)> <Delay = 0.00>
ST_25 : Operation 236 [1/1] (1.58ns)   --->   "%store_ln1171 = store i3 0, i3 %d_3"   --->   Operation 236 'store' 'store_ln1171' <Predicate = (icmp_ln411)> <Delay = 1.58>
ST_25 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln1171 = br void %_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit"   --->   Operation 237 'br' 'br_ln1171' <Predicate = (icmp_ln411)> <Delay = 0.00>

State 26 <SV = 6> <Delay = 2.32>
ST_26 : Operation 238 [1/1] (0.00ns)   --->   "%specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [model_functions.cpp:409]   --->   Operation 238 'specloopname' 'specloopname_ln409' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 239 [1/2] (2.32ns)   --->   "%thirdBias_f_V_load = load i4 %thirdBias_f_V_addr" [model_functions.cpp:413]   --->   Operation 239 'load' 'thirdBias_f_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 16> <ROM>
ST_26 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln414 = sext i21 %thirdBias_f_V_load" [model_functions.cpp:414]   --->   Operation 240 'sext' 'sext_ln414' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 241 [1/1] (1.58ns)   --->   "%br_ln414 = br void" [model_functions.cpp:414]   --->   Operation 241 'br' 'br_ln414' <Predicate = true> <Delay = 1.58>

State 27 <SV = 7> <Delay = 3.62>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%i_2 = phi i4 %add_ln414, void, i4 0, void %.split17" [model_functions.cpp:414]   --->   Operation 242 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%add_i_i_i_lcssa_lcssa7_i = phi i36 %lhs_2, void, i36 %sext_ln414, void %.split17"   --->   Operation 243 'phi' 'add_i_i_i_lcssa_lcssa7_i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i4 %i_2"   --->   Operation 244 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 245 [1/1] (1.91ns)   --->   "%add_ln1171 = add i8 %sub_ln1171, i8 %zext_ln1171_1"   --->   Operation 245 'add' 'add_ln1171' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_18_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln1171, i4 0"   --->   Operation 246 'bitconcatenate' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_2, i4 0"   --->   Operation 247 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 248 [1/1] (1.30ns)   --->   "%icmp_ln414 = icmp_eq  i4 %i_2, i4 14" [model_functions.cpp:414]   --->   Operation 248 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 249 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14"   --->   Operation 249 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 250 [1/1] (1.73ns)   --->   "%add_ln414 = add i4 %i_2, i4 1" [model_functions.cpp:414]   --->   Operation 250 'add' 'add_ln414' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln414 = br i1 %icmp_ln414, void %.split15, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i" [model_functions.cpp:414]   --->   Operation 251 'br' 'br_ln414' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [model_functions.cpp:409]   --->   Operation 252 'specloopname' 'specloopname_ln409' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_27 : Operation 253 [1/1] (1.58ns)   --->   "%br_ln418 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [model_functions.cpp:418]   --->   Operation 253 'br' 'br_ln418' <Predicate = (!icmp_ln414)> <Delay = 1.58>
ST_27 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i36 %add_i_i_i_lcssa_lcssa7_i" [model_functions.cpp:414]   --->   Operation 254 'trunc' 'trunc_ln414' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_27 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_i_i_i_lcssa_lcssa7_i, i32 35"   --->   Operation 255 'bitselect' 'tmp_9' <Predicate = (icmp_ln414)> <Delay = 0.00>
ST_27 : Operation 256 [1/1] (1.02ns)   --->   "%select_ln424 = select i1 %tmp_9, i35 0, i35 %trunc_ln414" [model_functions.cpp:424]   --->   Operation 256 'select' 'select_ln424' <Predicate = (icmp_ln414)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 257 [1/1] (2.32ns)   --->   "%store_ln424 = store i35 %select_ln424, i4 %den1_V_0_addr" [model_functions.cpp:424]   --->   Operation 257 'store' 'store_ln424' <Predicate = (icmp_ln414)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_27 : Operation 258 [1/1] (1.58ns)   --->   "%store_ln411 = store i5 %add_ln411, i5 %d_2" [model_functions.cpp:411]   --->   Operation 258 'store' 'store_ln411' <Predicate = (icmp_ln414)> <Delay = 1.58>
ST_27 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z12maxPool2_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiS5_i.exit"   --->   Operation 259 'br' 'br_ln0' <Predicate = (icmp_ln414)> <Delay = 0.00>

State 28 <SV = 8> <Delay = 5.16>
ST_28 : Operation 260 [1/1] (0.00ns)   --->   "%h = phi i5 %add_ln418, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i5 0, void %.split15" [model_functions.cpp:418]   --->   Operation 260 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 261 [1/1] (0.00ns)   --->   "%lhs_2 = phi i36 %add_ln415_1, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i36 %add_i_i_i_lcssa_lcssa7_i, void %.split15"   --->   Operation 261 'phi' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln1171_4 = zext i5 %h"   --->   Operation 262 'zext' 'zext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln1171_5 = zext i5 %h"   --->   Operation 263 'zext' 'zext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 264 [1/1] (1.54ns)   --->   "%add_ln1171_2 = add i12 %tmp_18_cast, i12 %zext_ln1171_5"   --->   Operation 264 'add' 'add_ln1171_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln1171_6 = zext i12 %add_ln1171_2"   --->   Operation 265 'zext' 'zext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 266 [1/1] (0.00ns)   --->   "%firstDense_f_V_addr = getelementptr i21 %firstDense_f_V, i64 0, i64 %zext_ln1171_6"   --->   Operation 266 'getelementptr' 'firstDense_f_V_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 267 [1/1] (1.91ns)   --->   "%add_ln1169 = add i8 %tmp_8, i8 %zext_ln1171_4"   --->   Operation 267 'add' 'add_ln1169' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln1169 = zext i8 %add_ln1169"   --->   Operation 268 'zext' 'zext_ln1169' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 269 [1/1] (0.00ns)   --->   "%max2_V_0_addr_1 = getelementptr i36 %max2_V_0, i64 0, i64 %zext_ln1169"   --->   Operation 269 'getelementptr' 'max2_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 270 [1/1] (1.36ns)   --->   "%icmp_ln418 = icmp_eq  i5 %h, i5 16" [model_functions.cpp:418]   --->   Operation 270 'icmp' 'icmp_ln418' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 271 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 271 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 272 [1/1] (1.78ns)   --->   "%add_ln418 = add i5 %h, i5 1" [model_functions.cpp:418]   --->   Operation 272 'add' 'add_ln418' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln418 = br i1 %icmp_ln418, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, void" [model_functions.cpp:418]   --->   Operation 273 'br' 'br_ln418' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 274 [2/2] (3.25ns)   --->   "%r_V_2 = load i8 %max2_V_0_addr_1"   --->   Operation 274 'load' 'r_V_2' <Predicate = (!icmp_ln418)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 224> <RAM>
ST_28 : Operation 275 [2/2] (3.25ns)   --->   "%firstDense_f_V_load = load i12 %firstDense_f_V_addr"   --->   Operation 275 'load' 'firstDense_f_V_load' <Predicate = (!icmp_ln418)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 3584> <ROM>
ST_28 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 276 'br' 'br_ln0' <Predicate = (icmp_ln418)> <Delay = 0.00>

State 29 <SV = 9> <Delay = 3.25>
ST_29 : Operation 277 [1/2] (3.25ns)   --->   "%r_V_2 = load i8 %max2_V_0_addr_1"   --->   Operation 277 'load' 'r_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 224> <RAM>
ST_29 : Operation 278 [1/2] (3.25ns)   --->   "%firstDense_f_V_load = load i12 %firstDense_f_V_addr"   --->   Operation 278 'load' 'firstDense_f_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 3584> <ROM>

State 30 <SV = 10> <Delay = 6.91>
ST_30 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i36 %r_V_2"   --->   Operation 279 'sext' 'sext_ln1168' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i21 %firstDense_f_V_load"   --->   Operation 280 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 281 [2/2] (6.91ns)   --->   "%r_V_4 = mul i55 %sext_ln1171_1, i55 %sext_ln1168"   --->   Operation 281 'mul' 'r_V_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 6.91>
ST_31 : Operation 282 [1/2] (6.91ns)   --->   "%r_V_4 = mul i55 %sext_ln1171_1, i55 %sext_ln1168"   --->   Operation 282 'mul' 'r_V_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i55 %r_V_4"   --->   Operation 283 'trunc' 'trunc_ln727_1' <Predicate = true> <Delay = 0.00>

State 32 <SV = 12> <Delay = 6.00>
ST_32 : Operation 284 [1/1] (0.00ns)   --->   "%specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [model_functions.cpp:409]   --->   Operation 284 'specloopname' 'specloopname_ln409' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 285 [1/1] (0.00ns)   --->   "%lhs_3 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %lhs_2, i19 0"   --->   Operation 285 'bitconcatenate' 'lhs_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 286 [1/1] (3.28ns)   --->   "%ret_V = add i55 %lhs_3, i55 %r_V_4"   --->   Operation 286 'add' 'ret_V' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%p_Val2_5 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V, i32 19, i32 54"   --->   Operation 287 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V, i32 19"   --->   Operation 288 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V, i32 18"   --->   Operation 289 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 290 [1/1] (2.43ns)   --->   "%r_1 = icmp_ne  i18 %trunc_ln727_1, i18 0"   --->   Operation 290 'icmp' 'r_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%or_ln412_1 = or i1 %p_Result_10, i1 %r_1"   --->   Operation 291 'or' 'or_ln412_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%and_ln412_1 = and i1 %or_ln412_1, i1 %p_Result_11"   --->   Operation 292 'and' 'and_ln412_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%zext_ln415_1 = zext i1 %and_ln412_1"   --->   Operation 293 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 294 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415_1 = add i36 %p_Val2_5, i36 %zext_ln415_1"   --->   Operation 294 'add' 'add_ln415_1' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 295 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 33 <SV = 6> <Delay = 6.80>
ST_33 : Operation 296 [1/1] (0.00ns)   --->   "%d_7 = load i3 %d_3"   --->   Operation 296 'load' 'd_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln1171_1 = trunc i3 %d_7"   --->   Operation 297 'trunc' 'trunc_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_16_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln1171_1, i4 0" [model_functions.cpp:432]   --->   Operation 298 'bitconcatenate' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 299 [1/1] (1.13ns)   --->   "%icmp_ln432 = icmp_eq  i3 %d_7, i3 4" [model_functions.cpp:432]   --->   Operation 299 'icmp' 'icmp_ln432' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 300 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 300 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 301 [1/1] (1.65ns)   --->   "%add_ln432 = add i3 %d_7, i3 1" [model_functions.cpp:432]   --->   Operation 301 'add' 'add_ln432' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln432 = br i1 %icmp_ln432, void %.split12, void %_Z10dense2_fixiPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit.preheader" [model_functions.cpp:432]   --->   Operation 302 'br' 'br_ln432' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 303 [1/1] (0.00ns)   --->   "%specloopname_ln430 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [model_functions.cpp:430]   --->   Operation 303 'specloopname' 'specloopname_ln430' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_33 : Operation 304 [1/1] (1.82ns)   --->   "%tmp_2 = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 68718728804, i36 571519, i36 68718843845, i36 68719379821, i2 %trunc_ln1171_1" [model_functions.cpp:434]   --->   Operation 304 'mux' 'tmp_2' <Predicate = (!icmp_ln432)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 305 [1/1] (1.58ns)   --->   "%br_ln435 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95" [model_functions.cpp:435]   --->   Operation 305 'br' 'br_ln435' <Predicate = (!icmp_ln432)> <Delay = 1.58>
ST_33 : Operation 306 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 306 'alloca' 'sum' <Predicate = (icmp_ln432)> <Delay = 0.00>
ST_33 : Operation 307 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 307 'alloca' 'i_3' <Predicate = (icmp_ln432)> <Delay = 0.00>
ST_33 : Operation 308 [1/1] (0.00ns)   --->   "%den2_V_0_3_load = load i36 %den2_V_0_3"   --->   Operation 308 'load' 'den2_V_0_3_load' <Predicate = (icmp_ln432)> <Delay = 0.00>
ST_33 : Operation 309 [1/1] (0.00ns)   --->   "%den2_V_0_3_1_load = load i36 %den2_V_0_3_1"   --->   Operation 309 'load' 'den2_V_0_3_1_load' <Predicate = (icmp_ln432)> <Delay = 0.00>
ST_33 : Operation 310 [1/1] (0.00ns)   --->   "%den2_V_0_3_2_load = load i36 %den2_V_0_3_2"   --->   Operation 310 'load' 'den2_V_0_3_2_load' <Predicate = (icmp_ln432)> <Delay = 0.00>
ST_33 : Operation 311 [1/1] (0.00ns)   --->   "%den2_V_0_3_3_load = load i36 %den2_V_0_3_3"   --->   Operation 311 'load' 'den2_V_0_3_3_load' <Predicate = (icmp_ln432)> <Delay = 0.00>
ST_33 : Operation 312 [2/2] (5.67ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_445_1, i36 %den2_V_0_3_load, i36 %den2_V_0_3_1_load, i36 %den2_V_0_3_2_load, i36 %den2_V_0_3_3_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc"   --->   Operation 312 'call' 'call_ln0' <Predicate = (icmp_ln432)> <Delay = 5.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 313 [1/1] (1.58ns)   --->   "%store_ln451 = store i3 0, i3 %i_3" [model_functions.cpp:451]   --->   Operation 313 'store' 'store_ln451' <Predicate = (icmp_ln432)> <Delay = 1.58>
ST_33 : Operation 314 [1/1] (1.58ns)   --->   "%store_ln451 = store i64 0, i64 %sum" [model_functions.cpp:451]   --->   Operation 314 'store' 'store_ln451' <Predicate = (icmp_ln432)> <Delay = 1.58>

State 34 <SV = 7> <Delay = 5.07>
ST_34 : Operation 315 [1/1] (0.00ns)   --->   "%i_4 = phi i5 %add_ln435, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split, i5 0, void %.split12" [model_functions.cpp:435]   --->   Operation 315 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 316 [1/1] (0.00ns)   --->   "%den2_V_0_0 = phi i36 %add_ln415, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split, i36 %tmp_2, void %.split12"   --->   Operation 316 'phi' 'den2_V_0_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln736 = zext i5 %i_4"   --->   Operation 317 'zext' 'zext_ln736' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i5 %i_4"   --->   Operation 318 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 319 [1/1] (1.82ns)   --->   "%add_ln1171_1 = add i6 %tmp_16_cast, i6 %zext_ln1171_2"   --->   Operation 319 'add' 'add_ln1171_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i6 %add_ln1171_1"   --->   Operation 320 'zext' 'zext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 321 [1/1] (0.00ns)   --->   "%secondDense_f_V_addr = getelementptr i19 %secondDense_f_V, i64 0, i64 %zext_ln1171_3"   --->   Operation 321 'getelementptr' 'secondDense_f_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 322 [1/1] (1.36ns)   --->   "%icmp_ln435 = icmp_eq  i5 %i_4, i5 16" [model_functions.cpp:435]   --->   Operation 322 'icmp' 'icmp_ln435' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 323 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 323 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 324 [1/1] (1.78ns)   --->   "%add_ln435 = add i5 %i_4, i5 1" [model_functions.cpp:435]   --->   Operation 324 'add' 'add_ln435' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln435 = br i1 %icmp_ln435, void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95.split, void" [model_functions.cpp:435]   --->   Operation 325 'br' 'br_ln435' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 326 [1/1] (0.00ns)   --->   "%den1_V_0_addr_1 = getelementptr i35 %den1_V_0, i64 0, i64 %zext_ln736"   --->   Operation 326 'getelementptr' 'den1_V_0_addr_1' <Predicate = (!icmp_ln435)> <Delay = 0.00>
ST_34 : Operation 327 [2/2] (2.32ns)   --->   "%r_V = load i4 %den1_V_0_addr_1"   --->   Operation 327 'load' 'r_V' <Predicate = (!icmp_ln435)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_34 : Operation 328 [2/2] (3.25ns)   --->   "%secondDense_f_V_load = load i6 %secondDense_f_V_addr"   --->   Operation 328 'load' 'secondDense_f_V_load' <Predicate = (!icmp_ln435)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 64> <ROM>
ST_34 : Operation 329 [1/1] (1.30ns)   --->   "%switch_ln736 = switch i2 %trunc_ln1171_1, void %branch7, i2 0, void %.branch4_crit_edge, i2 1, void %branch5, i2 2, void %branch6"   --->   Operation 329 'switch' 'switch_ln736' <Predicate = (icmp_ln435)> <Delay = 1.30>
ST_34 : Operation 330 [1/1] (0.00ns)   --->   "%store_ln736 = store i36 %den2_V_0_0, i36 %den2_V_0_3_2"   --->   Operation 330 'store' 'store_ln736' <Predicate = (icmp_ln435 & trunc_ln1171_1 == 2)> <Delay = 0.00>
ST_34 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln736 = br void %branch4"   --->   Operation 331 'br' 'br_ln736' <Predicate = (icmp_ln435 & trunc_ln1171_1 == 2)> <Delay = 0.00>
ST_34 : Operation 332 [1/1] (0.00ns)   --->   "%store_ln736 = store i36 %den2_V_0_0, i36 %den2_V_0_3_1"   --->   Operation 332 'store' 'store_ln736' <Predicate = (icmp_ln435 & trunc_ln1171_1 == 1)> <Delay = 0.00>
ST_34 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln736 = br void %branch4"   --->   Operation 333 'br' 'br_ln736' <Predicate = (icmp_ln435 & trunc_ln1171_1 == 1)> <Delay = 0.00>
ST_34 : Operation 334 [1/1] (0.00ns)   --->   "%store_ln736 = store i36 %den2_V_0_0, i36 %den2_V_0_3"   --->   Operation 334 'store' 'store_ln736' <Predicate = (icmp_ln435 & trunc_ln1171_1 == 0)> <Delay = 0.00>
ST_34 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln736 = br void %branch4"   --->   Operation 335 'br' 'br_ln736' <Predicate = (icmp_ln435 & trunc_ln1171_1 == 0)> <Delay = 0.00>
ST_34 : Operation 336 [1/1] (0.00ns)   --->   "%store_ln736 = store i36 %den2_V_0_0, i36 %den2_V_0_3_3"   --->   Operation 336 'store' 'store_ln736' <Predicate = (icmp_ln435 & trunc_ln1171_1 == 3)> <Delay = 0.00>
ST_34 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln736 = br void %branch4"   --->   Operation 337 'br' 'br_ln736' <Predicate = (icmp_ln435 & trunc_ln1171_1 == 3)> <Delay = 0.00>
ST_34 : Operation 338 [1/1] (1.58ns)   --->   "%store_ln432 = store i3 %add_ln432, i3 %d_3" [model_functions.cpp:432]   --->   Operation 338 'store' 'store_ln432' <Predicate = (icmp_ln435)> <Delay = 1.58>
ST_34 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense1_fixiiiPA1_A16_8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA14_S3_PS2_S8_.exit"   --->   Operation 339 'br' 'br_ln0' <Predicate = (icmp_ln435)> <Delay = 0.00>

State 35 <SV = 8> <Delay = 3.25>
ST_35 : Operation 340 [1/2] (2.32ns)   --->   "%r_V = load i4 %den1_V_0_addr_1"   --->   Operation 340 'load' 'r_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_35 : Operation 341 [1/2] (3.25ns)   --->   "%secondDense_f_V_load = load i6 %secondDense_f_V_addr"   --->   Operation 341 'load' 'secondDense_f_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 64> <ROM>

State 36 <SV = 9> <Delay = 6.91>
ST_36 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i35 %r_V"   --->   Operation 342 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i19 %secondDense_f_V_load"   --->   Operation 343 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 344 [2/2] (6.91ns)   --->   "%r_V_5 = mul i54 %sext_ln1171, i54 %zext_ln1168"   --->   Operation 344 'mul' 'r_V_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 10> <Delay = 6.91>
ST_37 : Operation 345 [1/2] (6.91ns)   --->   "%r_V_5 = mul i54 %sext_ln1171, i54 %zext_ln1168"   --->   Operation 345 'mul' 'r_V_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i54 %r_V_5"   --->   Operation 346 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>

State 38 <SV = 11> <Delay = 6.00>
ST_38 : Operation 347 [1/1] (0.00ns)   --->   "%specloopname_ln430 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [model_functions.cpp:430]   --->   Operation 347 'specloopname' 'specloopname_ln430' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 348 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %den2_V_0_0, i19 0"   --->   Operation 348 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i54 %r_V_5"   --->   Operation 349 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 350 [1/1] (3.28ns)   --->   "%ret_V_2 = add i55 %lhs_1, i55 %sext_ln1245"   --->   Operation 350 'add' 'ret_V_2' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Val2_3 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V_2, i32 19, i32 54"   --->   Operation 351 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V_2, i32 19"   --->   Operation 352 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %r_V_5, i32 18"   --->   Operation 353 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 354 [1/1] (2.43ns)   --->   "%r = icmp_ne  i18 %trunc_ln727, i18 0"   --->   Operation 354 'icmp' 'r' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %p_Result_s, i1 %r"   --->   Operation 355 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln412 = and i1 %or_ln412, i1 %p_Result_12"   --->   Operation 356 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 357 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 358 [1/1] (2.71ns) (out node of the LUT)   --->   "%add_ln415 = add i36 %p_Val2_3, i36 %zext_ln415"   --->   Operation 358 'add' 'add_ln415' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i95"   --->   Operation 359 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 39 <SV = 7> <Delay = 0.00>
ST_39 : Operation 360 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_445_1, i36 %den2_V_0_3_load, i36 %den2_V_0_3_1_load, i36 %den2_V_0_3_2_load, i36 %den2_V_0_3_3_load, i64 %m_3_04_loc, i64 %m_2_03_loc, i64 %m_3_7_loc, i64 %m_3_10_loc"   --->   Operation 360 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 8> <Delay = 0.00>
ST_40 : Operation 361 [1/1] (0.00ns)   --->   "%m_3_04_loc_load = load i64 %m_3_04_loc"   --->   Operation 361 'load' 'm_3_04_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 362 [1/1] (0.00ns)   --->   "%m_2_03_loc_load = load i64 %m_2_03_loc"   --->   Operation 362 'load' 'm_2_03_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 363 [1/1] (0.00ns)   --->   "%m_3_7_loc_load = load i64 %m_3_7_loc"   --->   Operation 363 'load' 'm_3_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 364 [1/1] (0.00ns)   --->   "%m_3_10_loc_load = load i64 %m_3_10_loc"   --->   Operation 364 'load' 'm_3_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln451 = br void %.preheader8" [model_functions.cpp:451]   --->   Operation 365 'br' 'br_ln451' <Predicate = true> <Delay = 0.00>

State 41 <SV = 9> <Delay = 3.23>
ST_41 : Operation 366 [1/1] (0.00ns)   --->   "%i_5 = load i3 %i_3" [model_functions.cpp:453]   --->   Operation 366 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 367 [1/1] (1.13ns)   --->   "%icmp_ln451 = icmp_eq  i3 %i_5, i3 4" [model_functions.cpp:451]   --->   Operation 367 'icmp' 'icmp_ln451' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 368 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 368 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 369 [1/1] (1.65ns)   --->   "%add_ln451 = add i3 %i_5, i3 1" [model_functions.cpp:451]   --->   Operation 369 'add' 'add_ln451' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln451 = br i1 %icmp_ln451, void %.split7, void %.preheader.preheader" [model_functions.cpp:451]   --->   Operation 370 'br' 'br_ln451' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln453 = trunc i3 %i_5" [model_functions.cpp:453]   --->   Operation 371 'trunc' 'trunc_ln453' <Predicate = (!icmp_ln451)> <Delay = 0.00>
ST_41 : Operation 372 [1/1] (1.82ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.4double.i2, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i2 %trunc_ln453" [model_functions.cpp:453]   --->   Operation 372 'mux' 'tmp_5' <Predicate = (!icmp_ln451)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 373 [1/1] (1.58ns)   --->   "%store_ln451 = store i3 %add_ln451, i3 %i_3" [model_functions.cpp:451]   --->   Operation 373 'store' 'store_ln451' <Predicate = (!icmp_ln451)> <Delay = 1.58>
ST_41 : Operation 374 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 374 'load' 'sum_load_1' <Predicate = (icmp_ln451)> <Delay = 0.00>
ST_41 : Operation 375 [2/2] (1.82ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_456_3, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r"   --->   Operation 375 'call' 'call_ln0' <Predicate = (icmp_ln451)> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 10> <Delay = 7.32>
ST_42 : Operation 376 [18/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 376 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 11> <Delay = 7.32>
ST_43 : Operation 377 [17/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 377 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 12> <Delay = 7.32>
ST_44 : Operation 378 [16/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 378 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 13> <Delay = 7.32>
ST_45 : Operation 379 [15/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 379 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 14> <Delay = 7.32>
ST_46 : Operation 380 [14/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 380 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 15> <Delay = 7.32>
ST_47 : Operation 381 [13/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 381 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 16> <Delay = 7.32>
ST_48 : Operation 382 [12/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 382 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 17> <Delay = 7.32>
ST_49 : Operation 383 [11/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 383 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 18> <Delay = 7.32>
ST_50 : Operation 384 [10/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 384 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 19> <Delay = 7.32>
ST_51 : Operation 385 [9/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 385 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 20> <Delay = 7.32>
ST_52 : Operation 386 [8/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 386 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 21> <Delay = 7.32>
ST_53 : Operation 387 [7/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 387 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 22> <Delay = 7.32>
ST_54 : Operation 388 [6/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 388 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 23> <Delay = 7.32>
ST_55 : Operation 389 [5/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 389 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 24> <Delay = 7.32>
ST_56 : Operation 390 [4/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 390 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 25> <Delay = 7.32>
ST_57 : Operation 391 [3/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 391 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 26> <Delay = 7.32>
ST_58 : Operation 392 [2/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 392 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 27> <Delay = 7.32>
ST_59 : Operation 393 [1/18] (7.32ns)   --->   "%tmp_7 = dexp i64 @llvm.exp.f64, i64 %tmp_5" [model_functions.cpp:453]   --->   Operation 393 'dexp' 'tmp_7' <Predicate = true> <Delay = 7.32> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 17> <II = 1> <Delay = 7.32> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 28> <Delay = 7.29>
ST_60 : Operation 394 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [model_functions.cpp:453]   --->   Operation 394 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 395 [7/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_7" [model_functions.cpp:453]   --->   Operation 395 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 29> <Delay = 7.29>
ST_61 : Operation 396 [6/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_7" [model_functions.cpp:453]   --->   Operation 396 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 30> <Delay = 7.29>
ST_62 : Operation 397 [5/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_7" [model_functions.cpp:453]   --->   Operation 397 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 31> <Delay = 7.29>
ST_63 : Operation 398 [4/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_7" [model_functions.cpp:453]   --->   Operation 398 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 32> <Delay = 7.29>
ST_64 : Operation 399 [3/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_7" [model_functions.cpp:453]   --->   Operation 399 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 33> <Delay = 7.29>
ST_65 : Operation 400 [2/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_7" [model_functions.cpp:453]   --->   Operation 400 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 34> <Delay = 7.29>
ST_66 : Operation 401 [1/7] (7.29ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp_7" [model_functions.cpp:453]   --->   Operation 401 'dadd' 'sum_1' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 35> <Delay = 1.58>
ST_67 : Operation 402 [1/1] (0.00ns)   --->   "%specloopname_ln444 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [model_functions.cpp:444]   --->   Operation 402 'specloopname' 'specloopname_ln444' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 403 [1/1] (1.58ns)   --->   "%store_ln453 = store i64 %sum_1, i64 %sum" [model_functions.cpp:453]   --->   Operation 403 'store' 'store_ln453' <Predicate = true> <Delay = 1.58>
ST_67 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 404 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 68 <SV = 10> <Delay = 0.00>
ST_68 : Operation 405 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_fix_Pipeline_VITIS_LOOP_456_3, i64 %m_3_10_loc_load, i64 %m_3_7_loc_load, i64 %m_2_03_loc_load, i64 %m_3_04_loc_load, i64 %sum_load_1, i32 %out_r"   --->   Operation 405 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 406 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [master.cpp:42]   --->   Operation 406 'ret' 'ret_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.5ns, clock uncertainty: 2.84ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('d') [24]  (0 ns)
	'store' operation ('store_ln369', model_functions.cpp:369) of constant 0 on local variable 'd' [40]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 2.89ns
The critical path consists of the following:
	'load' operation ('d', model_functions.cpp:369) on local variable 'd' [43]  (0 ns)
	'add' operation ('add_ln369', model_functions.cpp:369) [48]  (1.74 ns)
	blocking operation 1.16 ns on control path)

 <State 4>: 6.17ns
The critical path consists of the following:
	'phi' operation ('i', model_functions.cpp:371) with incoming values : ('add_ln371', model_functions.cpp:371) [54]  (0 ns)
	'mul' operation ('mul', model_functions.cpp:371) [69]  (4.35 ns)
	'add' operation ('add_ln375', model_functions.cpp:375) [79]  (1.82 ns)

 <State 5>: 3.29ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:371) [74]  (3.29 ns)

 <State 6>: 3.29ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:371) [74]  (3.29 ns)

 <State 7>: 3.29ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:371) [74]  (3.29 ns)

 <State 8>: 3.29ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:371) [74]  (3.29 ns)

 <State 9>: 3.29ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:371) [74]  (3.29 ns)

 <State 10>: 3.29ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:371) [74]  (3.29 ns)

 <State 11>: 3.29ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:371) [74]  (3.29 ns)

 <State 12>: 3.29ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:371) [74]  (3.29 ns)

 <State 13>: 3.29ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:371) [74]  (3.29 ns)

 <State 14>: 7.51ns
The critical path consists of the following:
	'urem' operation ('rem_i_urem', model_functions.cpp:371) [74]  (3.29 ns)
	'icmp' operation ('icmp_ln374', model_functions.cpp:374) [76]  (0.959 ns)
	blocking operation 3.25 ns on control path)

 <State 15>: 3.25ns
The critical path consists of the following:
	'load' operation ('max1_V_0_load', model_functions.cpp:380) on array 'max1_V_0' [87]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'load' operation ('max1_V_0_load', model_functions.cpp:380) on array 'max1_V_0' [87]  (3.25 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'phi' operation ('j', model_functions.cpp:377) with incoming values : ('add_ln377', model_functions.cpp:377) [91]  (0 ns)
	'add' operation ('add_ln379', model_functions.cpp:379) [93]  (1.64 ns)
	'shl' operation ('shl_ln379', model_functions.cpp:379) [94]  (0 ns)
	'add' operation ('add_ln379_1', model_functions.cpp:379) [95]  (1.55 ns)
	'getelementptr' operation ('conv1_addr', model_functions.cpp:379) [97]  (0 ns)
	'load' operation ('tmp', model_functions.cpp:379) on array 'conv1' [104]  (3.25 ns)

 <State 18>: 6.78ns
The critical path consists of the following:
	'load' operation ('tmp', model_functions.cpp:379) on array 'conv1' [104]  (3.25 ns)
	'icmp' operation ('icmp_ln1548_1') [106]  (2.5 ns)
	'select' operation ('select_ln380', model_functions.cpp:380) [108]  (1.02 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 2.95ns
The critical path consists of the following:
	'load' operation ('d', model_functions.cpp:390) on local variable 'd' [123]  (0 ns)
	'add' operation ('add_ln390', model_functions.cpp:390) [128]  (1.78 ns)
	blocking operation 1.17 ns on control path)

 <State 21>: 5.17ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [135]  (0 ns)
	'add' operation ('add_ln396', model_functions.cpp:396) [152]  (1.92 ns)
	'getelementptr' operation ('max2_V_0_addr', model_functions.cpp:396) [154]  (0 ns)
	'store' operation ('store_ln396', model_functions.cpp:396) of constant 0 on array 'max2_V_0' [157]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmp', model_functions.cpp:400) on array 'conv2_0' [163]  (3.25 ns)

 <State 23>: 6.89ns
The critical path consists of the following:
	'load' operation ('tmp', model_functions.cpp:400) on array 'conv2_0' [163]  (3.25 ns)
	'icmp' operation ('icmp_ln1548') [165]  (2.5 ns)
	'select' operation ('select_ln401', model_functions.cpp:401) [166]  (1.13 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln401', model_functions.cpp:401) of variable 'select_ln401', model_functions.cpp:401 on array 'max2_V_0' [167]  (3.25 ns)

 <State 25>: 2.95ns
The critical path consists of the following:
	'load' operation ('d', model_functions.cpp:411) on local variable 'd' [177]  (0 ns)
	'getelementptr' operation ('thirdBias_f_V_addr', model_functions.cpp:413) [190]  (0 ns)
	'load' operation ('thirdBias_f_V_load', model_functions.cpp:413) on array 'thirdBias_f_V' [192]  (2.32 ns)
	blocking operation 0.63 ns on control path)

 <State 26>: 2.32ns
The critical path consists of the following:
	'load' operation ('thirdBias_f_V_load', model_functions.cpp:413) on array 'thirdBias_f_V' [192]  (2.32 ns)

 <State 27>: 3.62ns
The critical path consists of the following:
	'phi' operation ('lhs') with incoming values : ('sext_ln414', model_functions.cpp:414) ('add_ln415_1') [197]  (0 ns)
	'select' operation ('select_ln424', model_functions.cpp:424) [248]  (1.02 ns)
	'store' operation ('store_ln424', model_functions.cpp:424) of variable 'select_ln424', model_functions.cpp:424 on array 'den1.V[0]', master.cpp:31 [249]  (2.32 ns)
	blocking operation 0.28 ns on control path)

 <State 28>: 5.17ns
The critical path consists of the following:
	'phi' operation ('h', model_functions.cpp:418) with incoming values : ('add_ln418', model_functions.cpp:418) [210]  (0 ns)
	'add' operation ('add_ln1169') [217]  (1.92 ns)
	'getelementptr' operation ('max2_V_0_addr_1') [219]  (0 ns)
	'load' operation ('r.V') on array 'max2_V_0' [226]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'max2_V_0' [226]  (3.25 ns)

 <State 30>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [230]  (6.91 ns)

 <State 31>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [230]  (6.91 ns)

 <State 32>: 6ns
The critical path consists of the following:
	'add' operation ('ret.V') [232]  (3.29 ns)
	'add' operation ('add_ln415_1') [241]  (2.71 ns)

 <State 33>: 6.8ns
The critical path consists of the following:
	'load' operation ('den2_V_0_3_load') on local variable 'den2.V[0][3]' [325]  (0 ns)
	'call' operation ('call_ln0') to 'master_fix_Pipeline_VITIS_LOOP_445_1' [329]  (5.67 ns)
	blocking operation 1.13 ns on control path)

 <State 34>: 5.08ns
The critical path consists of the following:
	'phi' operation ('i', model_functions.cpp:435) with incoming values : ('add_ln435', model_functions.cpp:435) [273]  (0 ns)
	'add' operation ('add_ln1171_1') [277]  (1.83 ns)
	'getelementptr' operation ('secondDense_f_V_addr') [279]  (0 ns)
	'load' operation ('secondDense_f_V_load') on array 'secondDense_f_V' [289]  (3.25 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'load' operation ('secondDense_f_V_load') on array 'secondDense_f_V' [289]  (3.25 ns)

 <State 36>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [291]  (6.91 ns)

 <State 37>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [291]  (6.91 ns)

 <State 38>: 6ns
The critical path consists of the following:
	'add' operation ('ret.V') [294]  (3.29 ns)
	'add' operation ('add_ln415') [303]  (2.71 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 3.24ns
The critical path consists of the following:
	'load' operation ('i', model_functions.cpp:453) on local variable 'i' [338]  (0 ns)
	'add' operation ('add_ln451', model_functions.cpp:451) [341]  (1.65 ns)
	'store' operation ('store_ln451', model_functions.cpp:451) of variable 'add_ln451', model_functions.cpp:451 on local variable 'i' [350]  (1.59 ns)

 <State 42>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 43>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 44>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 45>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 46>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 47>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 48>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 49>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 50>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 51>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 52>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 53>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 54>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 55>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 56>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 57>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 58>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 59>: 7.32ns
The critical path consists of the following:
	'dexp' operation ('tmp_7', model_functions.cpp:453) [348]  (7.32 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	'load' operation ('sum_load', model_functions.cpp:453) on local variable 'sum' [344]  (0 ns)
	'dadd' operation ('sum', model_functions.cpp:453) [349]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:453) [349]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:453) [349]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:453) [349]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:453) [349]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:453) [349]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	'dadd' operation ('sum', model_functions.cpp:453) [349]  (7.3 ns)

 <State 67>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln453', model_functions.cpp:453) of variable 'sum', model_functions.cpp:453 on local variable 'sum' [351]  (1.59 ns)

 <State 68>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
