#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Feb 14 18:22:19 2020
# Process ID: 4472
# Current directory: C:/Users/fuhu/Desktop/bridge
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15336 C:\Users\fuhu\Desktop\bridge\bridge.xpr
# Log file: C:/Users/fuhu/Desktop/bridge/vivado.log
# Journal file: C:/Users/fuhu/Desktop/bridge\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fuhu/Desktop/bridge/bridge.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 866.750 ; gain = 217.555
update_compile_order -fileset sources_1
file mkdir C:/Users/fuhu/Desktop/bridge/bridge.srcs/constrs_1
file mkdir C:/Users/fuhu/Desktop/bridge/bridge.srcs/constrs_1/new
close [ open C:/Users/fuhu/Desktop/bridge/bridge.srcs/constrs_1/new/constr.xdc w ]
add_files -fileset constrs_1 C:/Users/fuhu/Desktop/bridge/bridge.srcs/constrs_1/new/constr.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 14 18:38:57 2020] Launched synth_1...
Run output will be captured here: C:/Users/fuhu/Desktop/bridge/bridge.runs/synth_1/runme.log
[Fri Feb 14 18:38:57 2020] Launched impl_1...
Run output will be captured here: C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 933.773 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
set_property PROGRAM.FILE {C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/bridge_top.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a15t_0] 0] [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property CFGMEM_PART {n25q32-3.3v-spi-x1_x2_x4} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 14 18:45:23 2020] Launched impl_1...
Run output will be captured here: C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/runme.log
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 14 18:47:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2514.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 3194.395 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 3194.395 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3194.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3337.668 ; gain = 1045.184
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/bridge_top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a15t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a15t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a15t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a15t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 16   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 3373.832 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
ERROR: [Labtools 27-2312] Device xc7a15t_0 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/bridge_top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a15t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a15t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a15t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a15t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 16   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:03 ; elapsed = 00:01:08 . Memory (MB): peak = 3388.590 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtools 27-2302] Device xc7a15t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/bridge_top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a15t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a15t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a15t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a15t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 16   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 3391.707 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210328AB8084A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/bridge_top.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210328AB7DC1A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB7DC1A
set_property PROGRAM.FILE {C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/bridge_top.bit} [get_hw_devices xc7a15t_0_1]
current_hw_device [get_hw_devices xc7a15t_0_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0_1] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a15t_0_1] 0] [lindex [get_cfgmem_parts {n25q32-3.3v-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0_1] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0_1] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0_1] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0_1] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0_1] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a15t_0_1] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0_1] 0]]
set_property PROGRAM.FILES [list "C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/bridge_top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0_1] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0_1] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0_1] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0_1] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0_1] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0_1] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0_1] 0]]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB7DC1A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 14 19:17:02 2020] Launched impl_1...
Run output will be captured here: C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/runme.log
set_property target_constrs_file C:/Users/fuhu/Desktop/bridge/bridge.srcs/constrs_1/new/constr.xdc [current_fileset -constrset]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
reset_run impl_1
launch_runs impl_1 -jobs 4
[Fri Feb 14 19:19:16 2020] Launched impl_1...
Run output will be captured here: C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4316.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 4316.578 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 4316.578 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.250
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
startgroup
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [get_designs impl_1]
endgroup
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 14 19:25:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/runme.log
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/bridge_top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a15t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a15t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a15t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a15t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 16   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:02 ; elapsed = 00:01:08 . Memory (MB): peak = 4316.578 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
ERROR: [Labtools 27-2312] Device xc7a15t_0 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
close_hw_manager
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 14 19:47:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/fuhu/Desktop/bridge/bridge.runs/synth_1/runme.log
[Fri Feb 14 19:47:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 4316.578 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
set_property PROGRAM.FILE {C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/bridge_top.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a15t_0] -mem_dev [lindex [get_cfgmem_parts {n25q32-3.3v-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/bridge_top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a15t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a15t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a15t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a15t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 16   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:04 ; elapsed = 00:01:09 . Memory (MB): peak = 4316.578 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB8084A
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB8084A
close_project
****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/fuhu/Desktop/bridge/bridge.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/fuhu/Desktop/bridge/bridge.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri Feb 14 20:35:03 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 14 20:35:03 2020...
open_project C:/Users/fuhu/Desktop/bridge/bridge.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim/xsim.dir/bridge_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim/xsim.dir/bridge_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 14 20:35:38 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 14 20:35:38 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
current_wave_config {bridge_tb_behav.wcfg}
bridge_tb_behav.wcfg
add_wave {{/bridge_tb/b0/buff/edge_wr}} {{/bridge_tb/b0/buff/edge_rd}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
save_wave_config {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
current_wave_config {bridge_tb_behav.wcfg}
bridge_tb_behav.wcfg
add_wave {{/bridge_tb/b0/buff/clk_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
save_wave_config {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
ERROR: Index 17 out of bound 0 to 16
Time: 2109 ns  Iteration: 1  Process: /bridge_tb/b0/buff/PROC_WRITE
  File: C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl

HDL Line: C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl:108
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'bridge_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj bridge_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_buffer.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/fuhu/Desktop/bridge/bridge_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bridge_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
"xelab -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7cfeeb501efe49fe9ff9f40469ca71ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bridge_tb_behav xil_defaultlib.bridge_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_enc [bridge_fake_enc_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_buffer [bridge_buffer_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_fake_rob [bridge_fake_rob_default]
Compiling architecture rtl of entity xil_defaultlib.bridge_top [bridge_top_default]
Compiling architecture behav of entity xil_defaultlib.bridge_tb
Built simulation snapshot bridge_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fuhu/Desktop/bridge/bridge.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bridge_tb_behav -key {Behavioral:sim_1:Functional:bridge_tb} -tclbatch {bridge_tb.tcl} -view {C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/fuhu/Desktop/bridge/bridge_tb_behav.wcfg
source bridge_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bridge_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4316.578 ; gain = 0.000
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/fuhu/Desktop/bridge/bridge.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 14 22:03:31 2020] Launched synth_1...
Run output will be captured here: C:/Users/fuhu/Desktop/bridge/bridge.runs/synth_1/runme.log
[Fri Feb 14 22:03:31 2020] Launched impl_1...
Run output will be captured here: C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-00:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 4316.578 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB7DC1A
set_property PROGRAM.FILE {C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/bridge_top.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a15t_0] -mem_dev [lindex [get_cfgmem_parts {n25q32-3.3v-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/bridge_top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a15t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a15t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a15t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a15t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 16   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 4316.578 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB7DC1A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB7DC1A
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB7DC1A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB7DC1A
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB7DC1A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB7DC1A
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4316.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 4316.578 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 4316.578 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4316.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances

startgroup
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [get_designs impl_1]
endgroup
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/bridge_top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a15t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a15t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a15t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a15t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 16   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:04 ; elapsed = 00:01:09 . Memory (MB): peak = 4316.578 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB7DC1A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB7DC1A
INFO: [Labtools 27-1435] Device xc7a15t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Feb 14 22:11:17 2020] Launched impl_1...
Run output will be captured here: C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/runme.log
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.FILES [list "C:/Users/fuhu/Desktop/bridge/bridge.runs/impl_1/bridge_top.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a15t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a15t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a15t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a15t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a15t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 16   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:05 ; elapsed = 00:01:09 . Memory (MB): peak = 4316.578 ; gain = 0.000
endgroup
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210328AB7DC1A
