--- 
project: 
  description: "A test-wafer for testing standard cells generated by LibreSilicon StdCellLib for SKY130."
  foundry: "SkyWater"
  git_url: "https://github.com/thesourcerer8/caravel-stdcelllib-padcells.git"
  organization: "LibreSilicon"
  organization_url: "http://libresilicon.com"
  owner: "Philipp GÃ¼hring"
  process: "SKY130"
  project_name: "StdCellLibSky130"
  tags: 
    - "Open MPW"
    - "Test Harness"
  category: "Test Harness"
  top_level_netlist: "verilog/gl/caravel.v"
  user_level_netlist: "verilog/gl/user_project_wrapper.v"
  version: "1.00"
  cover_image: "doc/ciic_harness.png"
