Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date              : Tue Jan 24 23:02:01 2017
| Host              : verratnix.zmk.uni-kl.de running 64-bit CentOS release 6.7 (Final)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file zed_wrapper_timing_summary_routed.rpt -rpx zed_wrapper_timing_summary_routed.rpx
| Design            : zed_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.310       -4.179                     22                68971        0.017        0.000                      0                68971        3.750        0.000                       0                 28338  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.000}        6.000           166.667         
clk_fpga_1  {0.000 3.500}        7.000           142.857         
clk_fpga_2  {0.000 5.000}        10.000          100.000         
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_2         -0.310       -4.179                     22                68125        0.017        0.000                      0                68125        3.750        0.000                       0                 28338  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_2         clk_fpga_2               2.035        0.000                      0                  846        0.266        0.000                      0                  846  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           22  Failing Endpoints,  Worst Slack       -0.310ns,  Total Violation       -4.179ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.428ns  (logic 2.204ns (23.377%)  route 7.224ns (76.623%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.663     2.957    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X40Y14                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.419     3.376 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.779     4.155    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/Q[3]
    SLICE_X39Y16         LUT3 (Prop_lut3_I1_O)        0.299     4.454 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.903     5.357    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O3
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.481 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_4_reg_1673[2]_i_1/O
                         net (fo=7, routed)           0.621     6.102    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O2[1]
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.569     6.795    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X38Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.315 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.315    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.432    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.549    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.821     8.487    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/CO[0]
    SLICE_X37Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.611 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          1.081     9.692    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/p_81_in
    SLICE_X52Y6          LUT4 (Prop_lut4_I1_O)        0.124     9.816 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         1.602    11.418    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X67Y6          LUT4 (Prop_lut4_I3_O)        0.119    11.537 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.848    12.385    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X67Y2          FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.558    12.738    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X67Y2                                                       r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
                         clock pessimism              0.129    12.866    
                         clock uncertainty           -0.154    12.712    
    SLICE_X67Y2          FDRE (Setup_fdre_C_R)       -0.637    12.075    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.428ns  (logic 2.204ns (23.377%)  route 7.224ns (76.623%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.663     2.957    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X40Y14                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.419     3.376 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.779     4.155    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/Q[3]
    SLICE_X39Y16         LUT3 (Prop_lut3_I1_O)        0.299     4.454 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.903     5.357    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O3
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.481 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_4_reg_1673[2]_i_1/O
                         net (fo=7, routed)           0.621     6.102    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O2[1]
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.569     6.795    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X38Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.315 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.315    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.432    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.549    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.821     8.487    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/CO[0]
    SLICE_X37Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.611 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          1.081     9.692    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/p_81_in
    SLICE_X52Y6          LUT4 (Prop_lut4_I1_O)        0.124     9.816 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         1.602    11.418    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X67Y6          LUT4 (Prop_lut4_I3_O)        0.119    11.537 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.848    12.385    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X67Y2          FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.558    12.738    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X67Y2                                                       r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
                         clock pessimism              0.129    12.866    
                         clock uncertainty           -0.154    12.712    
    SLICE_X67Y2          FDRE (Setup_fdre_C_R)       -0.637    12.075    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.428ns  (logic 2.204ns (23.377%)  route 7.224ns (76.623%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.663     2.957    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X40Y14                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.419     3.376 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.779     4.155    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/Q[3]
    SLICE_X39Y16         LUT3 (Prop_lut3_I1_O)        0.299     4.454 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.903     5.357    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O3
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.481 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_4_reg_1673[2]_i_1/O
                         net (fo=7, routed)           0.621     6.102    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O2[1]
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.569     6.795    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X38Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.315 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.315    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.432    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.549    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.821     8.487    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/CO[0]
    SLICE_X37Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.611 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          1.081     9.692    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/p_81_in
    SLICE_X52Y6          LUT4 (Prop_lut4_I1_O)        0.124     9.816 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         1.602    11.418    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X67Y6          LUT4 (Prop_lut4_I3_O)        0.119    11.537 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.848    12.385    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X67Y2          FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.558    12.738    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X67Y2                                                       r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/C
                         clock pessimism              0.129    12.866    
                         clock uncertainty           -0.154    12.712    
    SLICE_X67Y2          FDRE (Setup_fdre_C_R)       -0.637    12.075    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (VIOLATED) :        -0.236ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 2.204ns (23.559%)  route 7.151ns (76.441%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.739 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.663     2.957    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X40Y14                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.419     3.376 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.779     4.155    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/Q[3]
    SLICE_X39Y16         LUT3 (Prop_lut3_I1_O)        0.299     4.454 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.903     5.357    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O3
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.481 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_4_reg_1673[2]_i_1/O
                         net (fo=7, routed)           0.621     6.102    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O2[1]
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.569     6.795    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X38Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.315 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.315    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.432    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.549    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.821     8.487    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/CO[0]
    SLICE_X37Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.611 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          1.081     9.692    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/p_81_in
    SLICE_X52Y6          LUT4 (Prop_lut4_I1_O)        0.124     9.816 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         1.602    11.418    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X67Y6          LUT4 (Prop_lut4_I3_O)        0.119    11.537 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.775    12.312    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X68Y2          FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.559    12.739    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X68Y2                                                       r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/C
                         clock pessimism              0.129    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X68Y2          FDRE (Setup_fdre_C_R)       -0.637    12.076    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]
  -------------------------------------------------------------------
                         required time                         12.076    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.236ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 2.204ns (23.559%)  route 7.151ns (76.441%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.739 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.663     2.957    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X40Y14                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.419     3.376 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.779     4.155    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/Q[3]
    SLICE_X39Y16         LUT3 (Prop_lut3_I1_O)        0.299     4.454 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.903     5.357    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O3
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.481 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_4_reg_1673[2]_i_1/O
                         net (fo=7, routed)           0.621     6.102    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O2[1]
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.569     6.795    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X38Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.315 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.315    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.432    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.549    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.821     8.487    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/CO[0]
    SLICE_X37Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.611 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          1.081     9.692    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/p_81_in
    SLICE_X52Y6          LUT4 (Prop_lut4_I1_O)        0.124     9.816 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         1.602    11.418    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X67Y6          LUT4 (Prop_lut4_I3_O)        0.119    11.537 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.775    12.312    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X68Y2          FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.559    12.739    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X68Y2                                                       r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/C
                         clock pessimism              0.129    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X68Y2          FDRE (Setup_fdre_C_R)       -0.637    12.076    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]
  -------------------------------------------------------------------
                         required time                         12.076    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 2.204ns (23.568%)  route 7.148ns (76.432%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.663     2.957    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X40Y14                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.419     3.376 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.779     4.155    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/Q[3]
    SLICE_X39Y16         LUT3 (Prop_lut3_I1_O)        0.299     4.454 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.903     5.357    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O3
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.481 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_4_reg_1673[2]_i_1/O
                         net (fo=7, routed)           0.621     6.102    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O2[1]
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.569     6.795    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X38Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.315 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.315    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.432    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.549    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.821     8.487    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/CO[0]
    SLICE_X37Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.611 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          1.081     9.692    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/p_81_in
    SLICE_X52Y6          LUT4 (Prop_lut4_I1_O)        0.124     9.816 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         1.602    11.418    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X67Y6          LUT4 (Prop_lut4_I3_O)        0.119    11.537 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.772    12.309    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X68Y3          FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.558    12.738    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X68Y3                                                       r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/C
                         clock pessimism              0.129    12.866    
                         clock uncertainty           -0.154    12.712    
    SLICE_X68Y3          FDRE (Setup_fdre_C_R)       -0.637    12.075    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 2.204ns (23.568%)  route 7.148ns (76.432%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.663     2.957    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X40Y14                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.419     3.376 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.779     4.155    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/Q[3]
    SLICE_X39Y16         LUT3 (Prop_lut3_I1_O)        0.299     4.454 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.903     5.357    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O3
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.481 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_4_reg_1673[2]_i_1/O
                         net (fo=7, routed)           0.621     6.102    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O2[1]
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.569     6.795    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X38Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.315 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.315    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.432    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.549    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.821     8.487    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/CO[0]
    SLICE_X37Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.611 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          1.081     9.692    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/p_81_in
    SLICE_X52Y6          LUT4 (Prop_lut4_I1_O)        0.124     9.816 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         1.602    11.418    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X67Y6          LUT4 (Prop_lut4_I3_O)        0.119    11.537 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.772    12.309    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X68Y3          FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.558    12.738    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X68Y3                                                       r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/C
                         clock pessimism              0.129    12.866    
                         clock uncertainty           -0.154    12.712    
    SLICE_X68Y3          FDRE (Setup_fdre_C_R)       -0.637    12.075    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 2.204ns (23.568%)  route 7.148ns (76.432%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.663     2.957    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X40Y14                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.419     3.376 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.779     4.155    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/Q[3]
    SLICE_X39Y16         LUT3 (Prop_lut3_I1_O)        0.299     4.454 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.903     5.357    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O3
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.481 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_4_reg_1673[2]_i_1/O
                         net (fo=7, routed)           0.621     6.102    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O2[1]
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.569     6.795    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X38Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.315 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.315    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.432    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.549    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.821     8.487    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/CO[0]
    SLICE_X37Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.611 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          1.081     9.692    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/p_81_in
    SLICE_X52Y6          LUT4 (Prop_lut4_I1_O)        0.124     9.816 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         1.602    11.418    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X67Y6          LUT4 (Prop_lut4_I3_O)        0.119    11.537 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.772    12.309    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X68Y3          FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.558    12.738    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X68Y3                                                       r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/C
                         clock pessimism              0.129    12.866    
                         clock uncertainty           -0.154    12.712    
    SLICE_X68Y3          FDRE (Setup_fdre_C_R)       -0.637    12.075    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 2.204ns (23.568%)  route 7.148ns (76.432%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.663     2.957    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X40Y14                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.419     3.376 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.779     4.155    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/Q[3]
    SLICE_X39Y16         LUT3 (Prop_lut3_I1_O)        0.299     4.454 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.903     5.357    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O3
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.481 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_4_reg_1673[2]_i_1/O
                         net (fo=7, routed)           0.621     6.102    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O2[1]
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.569     6.795    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X38Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.315 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.315    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.432    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.549    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.821     8.487    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/CO[0]
    SLICE_X37Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.611 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          1.081     9.692    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/p_81_in
    SLICE_X52Y6          LUT4 (Prop_lut4_I1_O)        0.124     9.816 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         1.602    11.418    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X67Y6          LUT4 (Prop_lut4_I3_O)        0.119    11.537 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.772    12.309    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X68Y3          FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.558    12.738    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X68Y3                                                       r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
                         clock pessimism              0.129    12.866    
                         clock uncertainty           -0.154    12.712    
    SLICE_X68Y3          FDRE (Setup_fdre_C_R)       -0.637    12.075    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.223ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.341ns  (logic 2.204ns (23.594%)  route 7.137ns (76.406%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.663     2.957    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_clk
    SLICE_X40Y14                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.419     3.376 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/ap_CS_fsm_reg[26]/Q
                         net (fo=118, routed)         0.779     4.155    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/Q[3]
    SLICE_X39Y16         LUT3 (Prop_lut3_I1_O)        0.299     4.454 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/dividend0[31]_i_6/O
                         net (fo=73, routed)          0.903     5.357    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O3
    SLICE_X41Y12         LUT3 (Prop_lut3_I1_O)        0.124     5.481 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_4_reg_1673[2]_i_1/O
                         net (fo=7, routed)           0.621     6.102    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/O2[1]
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.226 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669[0]_i_32/O
                         net (fo=1, routed)           0.569     6.795    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669[0]_i_32
    SLICE_X38Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.315 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.315    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_21
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.432 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.432    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_12
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.549 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.549    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/n_6_tmp_31_i_reg_1669_reg[0]_i_3
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.666 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/acc_weight_returnA_returnB_U/correlation_accel_v3_frontEnd_acc_weight_returnA_returnB_ram_U/tmp_31_i_reg_1669_reg[0]_i_2/CO[3]
                         net (fo=58, routed)          0.821     8.487    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/CO[0]
    SLICE_X37Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.611 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9/correlation_accel_v3_ap_fmul_2_max_dsp_32_u/tmp_31_i_reg_1669[0]_i_1/O
                         net (fo=19, routed)          1.081     9.692    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/p_81_in
    SLICE_X52Y6          LUT4 (Prop_lut4_I1_O)        0.124     9.816 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0_i_1__2/O
                         net (fo=770, routed)         1.602    11.418    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclken
    SLICE_X67Y6          LUT4 (Prop_lut4_I3_O)        0.119    11.537 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.761    12.298    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/p_2_out
    SLICE_X68Y4          FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.558    12.738    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X68Y4                                                       r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
                         clock pessimism              0.129    12.866    
                         clock uncertainty           -0.154    12.712    
    SLICE_X68Y4          FDRE (Setup_fdre_C_R)       -0.637    12.075    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_frontEnd_U0/correlation_accel_v3_fdiv_32ns_32ns_32_16_U10/correlation_accel_v3_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -12.298    
  -------------------------------------------------------------------
                         slack                                 -0.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/ap_reg_ppstg_tmp_29_i_reg_555_pp0_it47_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/din1_buf1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.193%)  route 0.210ns (59.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.591     0.926    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/ap_clk
    SLICE_X88Y49                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/ap_reg_ppstg_tmp_29_i_reg_555_pp0_it47_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/ap_reg_ppstg_tmp_29_i_reg_555_pp0_it47_reg[3]/Q
                         net (fo=1, routed)           0.210     1.277    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/I1[3]
    SLICE_X88Y50         FDRE                                         r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/din1_buf1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.854     1.220    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/ap_clk
    SLICE_X88Y50                                                      r  zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/din1_buf1_reg[3]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X88Y50         FDRE (Hold_fdre_C_D)         0.070     1.260    zed_i/correlation_accel_v3_0/inst/correlation_accel_v3_backEnd_U0/correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U43/din1_buf1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/rd_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_M_AXI_GP0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.586%)  route 0.159ns (55.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.638     0.974    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/s_axi_aclk
    SLICE_X49Y102                                                     r  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/rd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/AXI_LITE_IF_I/rd_data_reg[3]/Q
                         net (fo=1, routed)           0.159     1.261    zed_i/axi_interconnect_M_AXI_GP0/m00_couplers/m00_regslice/inst/r_pipe/D[3]
    SLICE_X50Y103        FDRE                                         r  zed_i/axi_interconnect_M_AXI_GP0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.906     1.272    zed_i/axi_interconnect_M_AXI_GP0/m00_couplers/m00_regslice/inst/r_pipe/aclk
    SLICE_X50Y103                                                     r  zed_i/axi_interconnect_M_AXI_GP0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.009     1.242    zed_i/axi_interconnect_M_AXI_GP0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[1].ACTIVE_GEN.FIFO_I/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0/inst/number_of_indices14_channel_U/U_FIFO_correlation_accel_v3_number_of_indices14_channel_ram/SRL_SIG_reg[1][27]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.644%)  route 0.221ns (57.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.550     0.885    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[1].ACTIVE_GEN.FIFO_I/aclk
    SLICE_X46Y26                                                      r  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[1].ACTIVE_GEN.FIFO_I/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDCE (Prop_fdce_C_Q)         0.164     1.049 r  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/IN_ACTIVE_GEN2.XD_INPUT_SCALARS_I/INPUT_SCALARS_GEN[1].ACTIVE_GEN.FIFO_I/dout_reg[27]/Q
                         net (fo=3, routed)           0.221     1.270    zed_i/correlation_accel_v3_0/inst/number_of_indices14_channel_U/U_FIFO_correlation_accel_v3_number_of_indices14_channel_ram/number_of_indices[27]
    SLICE_X50Y26         SRL16E                                       r  zed_i/correlation_accel_v3_0/inst/number_of_indices14_channel_U/U_FIFO_correlation_accel_v3_number_of_indices14_channel_ram/SRL_SIG_reg[1][27]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.810     1.176    zed_i/correlation_accel_v3_0/inst/number_of_indices14_channel_U/U_FIFO_correlation_accel_v3_number_of_indices14_channel_ram/ap_clk
    SLICE_X50Y26                                                      r  zed_i/correlation_accel_v3_0/inst/number_of_indices14_channel_U/U_FIFO_correlation_accel_v3_number_of_indices14_channel_ram/SRL_SIG_reg[1][27]_srl2/CLK
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.249    zed_i/correlation_accel_v3_0/inst/number_of_indices14_channel_U/U_FIFO_correlation_accel_v3_number_of_indices14_channel_ram/SRL_SIG_reg[1][27]_srl2
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.974%)  route 0.163ns (56.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.633     0.969    zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X48Y113                                                     r  zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y113        FDRE (Prop_fdre_C_Q)         0.128     1.097 r  zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6]/Q
                         net (fo=1, routed)           0.163     1.260    zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i[6]
    SLICE_X50Y113        FDRE                                         r  zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.901     1.267    zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y113                                                     r  zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[6]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X50Y113        FDRE (Hold_fdre_C_D)         0.010     1.238    zed_i/datamover_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_M_AXI_GP0/m01_couplers/m01_regslice/inst/w_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.666%)  route 0.214ns (60.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.553     0.889    zed_i/axi_interconnect_M_AXI_GP0/m01_couplers/m01_regslice/inst/w_pipe/aclk
    SLICE_X52Y98                                                      r  zed_i/axi_interconnect_M_AXI_GP0/m01_couplers/m01_regslice/inst/w_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  zed_i/axi_interconnect_M_AXI_GP0/m01_couplers/m01_regslice/inst/w_pipe/m_payload_i_reg[13]/Q
                         net (fo=4, routed)           0.214     1.244    zed_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_wdata[10]
    SLICE_X49Y99         FDRE                                         r  zed_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.825     1.191    zed_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/m_axi_sg_aclk
    SLICE_X49Y99                                                      r  zed_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[13]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.066     1.222    zed_i/datamover_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.448%)  route 0.216ns (60.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.550     0.886    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y88                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[46]/Q
                         net (fo=1, routed)           0.216     1.243    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/D[46]
    SLICE_X45Y86         FDRE                                         r  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.819     1.185    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/s_aclk
    SLICE_X45Y86                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[46]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X45Y86         FDRE (Hold_fdre_C_D)         0.070     1.220    zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.583     0.919    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_axi_s2mm_aclk
    SLICE_X83Y96                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.206     1.266    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X82Y96         RAMD32                                       r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.852     1.218    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/WCLK
    SLICE_X82Y96                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.286     0.932    
    SLICE_X82Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.242    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.583     0.919    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_axi_s2mm_aclk
    SLICE_X83Y96                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.206     1.266    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X82Y96         RAMD32                                       r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.852     1.218    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/WCLK
    SLICE_X82Y96                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.286     0.932    
    SLICE_X82Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.242    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.583     0.919    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_axi_s2mm_aclk
    SLICE_X83Y96                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.206     1.266    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X82Y96         RAMD32                                       r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.852     1.218    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/WCLK
    SLICE_X82Y96                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.286     0.932    
    SLICE_X82Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.242    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.583     0.919    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_axi_s2mm_aclk
    SLICE_X83Y96                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=18, routed)          0.206     1.266    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/ADDRD0
    SLICE_X82Y96         RAMD32                                       r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.852     1.218    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/WCLK
    SLICE_X82Y96                                                      r  zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.286     0.932    
    SLICE_X82Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.242    zed_i/datamover_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { zed_i/ps7/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                                                                                                                                                                              
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y10  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y10  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y30  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y30  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y14  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y14  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X3Y11  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X3Y11  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X4Y32  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X4Y32  zed_i/axi_interconnect_S_AXI_HP0/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X34Y82  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK                                                                                                                                                   
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X34Y82  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK                                                                                                                                                
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X34Y82  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB/CLK                                                                                                                                                   
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X34Y82  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK                                                                                                                                                
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X34Y82  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC/CLK                                                                                                                                                   
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X34Y82  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK                                                                                                                                                
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X34Y82  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD/CLK                                                                                                                                                   
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X34Y82  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD_D1/CLK                                                                                                                                                
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y78  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMA/CLK                                                                                                                                                   
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y78  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMA_D1/CLK                                                                                                                                                
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X32Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK                                                                                                               
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X32Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X32Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK                                                                                                               
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X32Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X32Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK                                                                                                               
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X32Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK                                                                                                            
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X32Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK                                                                                                               
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X32Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X42Y60  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK                                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X42Y60  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK                                                                                                                                                   



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        2.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 0.608ns (8.722%)  route 6.363ns (91.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 12.761 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.895     3.189    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X55Y116                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_fdre_C_Q)         0.456     3.645 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.436     8.081    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.152     8.233 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=339, routed)         1.927    10.160    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y48         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.582    12.762    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y48                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X10Y48         FDPE (Recov_fdpe_C_PRE)     -0.527    12.195    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 0.608ns (8.978%)  route 6.164ns (91.022%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.895     3.189    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X55Y116                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_fdre_C_Q)         0.456     3.645 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.436     8.081    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X31Y62         LUT1 (Prop_lut1_I0_O)        0.152     8.233 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[1]_i_1/O
                         net (fo=339, routed)         1.728     9.961    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y45         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.581    12.760    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y45                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X10Y45         FDPE (Recov_fdpe_C_PRE)     -0.527    12.194    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 0.580ns (8.655%)  route 6.121ns (91.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.895     3.189    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X55Y116                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_fdre_C_Q)         0.456     3.645 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.232     7.877    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.001 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.889     9.890    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]
    SLICE_X39Y53         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.479    12.658    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X39Y53                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X39Y53         FDPE (Recov_fdpe_C_PRE)     -0.359    12.274    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 0.580ns (8.658%)  route 6.119ns (91.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.895     3.189    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X55Y116                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_fdre_C_Q)         0.456     3.645 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.232     7.877    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.001 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.886     9.888    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]
    SLICE_X36Y54         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.479    12.658    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X36Y54                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X36Y54         FDPE (Recov_fdpe_C_PRE)     -0.319    12.314    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 0.580ns (8.528%)  route 6.221ns (91.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.895     3.189    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X55Y116                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_fdre_C_Q)         0.456     3.645 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.232     7.877    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.001 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.988     9.990    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]
    SLICE_X5Y47          FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.659    12.839    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X5Y47                                                       r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X5Y47          FDPE (Recov_fdpe_C_PRE)     -0.359    12.440    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 0.580ns (8.929%)  route 5.916ns (91.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.895     3.189    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X55Y116                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_fdre_C_Q)         0.456     3.645 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.232     7.877    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.001 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.684     9.685    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X37Y58         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.478    12.657    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X37Y58                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X37Y58         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[0]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 0.580ns (8.929%)  route 5.916ns (91.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.895     3.189    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X55Y116                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_fdre_C_Q)         0.456     3.645 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.232     7.877    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.001 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.684     9.685    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X37Y58         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.478    12.657    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X37Y58                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X37Y58         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[1]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 0.580ns (8.929%)  route 5.916ns (91.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.895     3.189    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X55Y116                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_fdre_C_Q)         0.456     3.645 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.232     7.877    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.001 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.684     9.685    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X37Y58         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.478    12.657    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X37Y58                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X37Y58         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[2]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 0.580ns (8.929%)  route 5.916ns (91.071%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.895     3.189    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X55Y116                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_fdre_C_Q)         0.456     3.645 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.232     7.877    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.001 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.684     9.685    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X37Y58         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.478    12.657    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X37Y58                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X37Y58         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[3]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.895     3.189    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X55Y116                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_fdre_C_Q)         0.456     3.645 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=45, routed)          4.232     7.877    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X28Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.001 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.543     9.544    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X37Y59         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       1.477    12.656    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X37Y59                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.226    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  2.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (32.003%)  route 0.300ns (67.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.553     0.889    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X53Y52                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.300     1.329    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I5[0]
    SLICE_X49Y54         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.824     1.190    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X49Y54                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_rd_cnt_reg[4]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.347%)  route 0.324ns (69.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.555     0.891    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X48Y56                                                      r  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1001, routed)        0.324     1.355    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/AR[0]
    SLICE_X50Y52         FDPE                                         f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_rd_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.821     1.187    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/aclk
    SLICE_X50Y52                                                      r  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_rd_cnt_reg[4]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y52         FDPE (Remov_fdpe_C_PRE)     -0.071     1.081    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/next_rd_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[4]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.347%)  route 0.324ns (69.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.555     0.891    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X48Y56                                                      r  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1001, routed)        0.324     1.355    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/AR[0]
    SLICE_X50Y52         FDPE                                         f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.821     1.187    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/aclk
    SLICE_X50Y52                                                      r  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[4]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y52         FDPE (Remov_fdpe_C_PRE)     -0.071     1.081    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/prev_rd_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_cnt_reg[4]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.347%)  route 0.324ns (69.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.555     0.891    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/aclk
    SLICE_X48Y56                                                      r  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_RESET_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1001, routed)        0.324     1.355    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/AR[0]
    SLICE_X50Y52         FDPE                                         f  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.821     1.187    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/aclk
    SLICE_X50Y52                                                      r  zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_cnt_reg[4]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y52         FDPE (Remov_fdpe_C_PRE)     -0.071     1.081    zed_i/correlation_accel_v3_0_if/U0/XD_ADAPTER_CORE_I/XD_SYNC_I/COMMAND_FIFO/rd_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.176%)  route 0.124ns (46.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.553     0.889    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X39Y62                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.124     1.154    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X36Y62         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.820     1.186    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X36Y62                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.282     0.904    
    SLICE_X36Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.837    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.176%)  route 0.124ns (46.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.553     0.889    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X39Y62                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.124     1.154    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X36Y62         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.820     1.186    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X36Y62                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.282     0.904    
    SLICE_X36Y62         FDPE (Remov_fdpe_C_PRE)     -0.071     0.833    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.176%)  route 0.124ns (46.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.553     0.889    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X39Y62                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.030 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.124     1.154    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X36Y62         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.820     1.186    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/s_aclk
    SLICE_X36Y62                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.282     0.904    
    SLICE_X36Y62         FDPE (Remov_fdpe_C_PRE)     -0.071     0.833    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.242%)  route 0.396ns (73.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.556     0.892    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X37Y53                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.033 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.396     1.429    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I5[0]
    SLICE_X32Y49         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.831     1.197    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X32Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.242%)  route 0.396ns (73.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.556     0.892    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X37Y53                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.033 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.396     1.429    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I5[0]
    SLICE_X32Y49         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.831     1.197    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X32Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.141ns (26.242%)  route 0.396ns (73.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.556     0.892    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X37Y53                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.033 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=23, routed)          0.396     1.429    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I5[0]
    SLICE_X32Y49         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=28386, routed)       0.831     1.197    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X32Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.329    





