//============================================================================================
//				INCLUDES
//============================================================================================
#include "preprocess.h"
#include "logic_types.h"
#include "vqm_common.h"
#include "lut_stats.h"
#include "vtr_memory.h"
#include "vtr_util.h"
#include "vtr_assert.h"
#include "vqm2blif_util.h"
#include "physical_types.h"


//============================================================================================
//			INTERNAL FUNCTION DECLARATIONS
//============================================================================================

//Functions to identify and decompose inout pins
void decompose_inout_pins(t_module* module, t_arch* arch, string device);

LogicalModelId find_model_in_architecture(const LogicalModels& arch_models, t_node* node, string device);

t_model_ports* find_port_in_architecture_model(const t_model& arch_model, t_node_port_association* node_port);

char* prefix_string(const char* prefix, const char* base);

t_split_inout_pin create_decomposed_pins(t_module* module, t_pin_def* pin);

int fix_netlist_connectivity_for_inout_pins(t_split_inout_pin* new_input_pin,
                                            t_assign_vec* pin_assignment_sources,
                                            t_assign_vec* pin_assignment_sinks, 
                                            t_port_vec* pin_node_sources,
                                            t_port_vec* pin_node_sinks           );

void expand_ram_clocks(t_module* module, string device);
void expand_dsp_clocks(t_module* module);

//Functions to remove global constants
void remove_constant_nets(t_module *module);
void remove_node_port(t_node* node, int port_index);
void remove_assignment(t_module* module, int assign_index);
void remove_pin(t_module* module, int pin_index);

//Functions to remove additional clocks
void remove_extra_primitive_clocks(t_module *module);

//Functions to handle mlabs acting as ROM
void identify_mlab_acting_as_rom(t_module* module);

//Functions to decompose carry chain logic and arithmetic
void decompose_carry_chains(t_module* module);
bool is_arithmetic_port(t_node_port_association* node_port);

//Functions to fix connections between clock nets and non-clock ports
void check_and_fix_clock_to_normal_port_connections(t_module* module, t_arch* arch, t_logical_block_type* arch_types, int num_types, string device);
t_pin_def* find_associated_clock_net(t_node* node, t_pin_def* clock_net, t_global_nets clock_nets);

//Functions to identify dual-clock RAMs and split them into seperate blocks
void decompose_multiclock_blocks(t_module* module, t_arch* arch, t_logical_block_type* arch_types, int num_types);

void duplicate_and_split_multiclock_blocks(t_module* module, vector<t_node*>& multiclock_blocks);

map<t_node_port_association*, t_node*> map_ports_to_split_blocks(t_node* orig_node, t_node* split_node_a, t_node* split_node_b);

void dump_node_ports(t_node* node);

t_node_parameter* find_node_param(t_node* node, const char* param_name);

t_node* duplicate_node(t_node* orig_node);
t_node_parameter* duplicate_param(t_node_parameter* orig_param);
t_node_port_association* duplicate_port(t_node_port_association* orig_port);

//Functions to identify global nets
void add_global_to_nonglobal_buffers(t_module* module, t_arch* arch, t_logical_block_type* arch_types, int num_types, string device);

t_global_ports identify_primitive_global_pins(t_arch* arch, t_logical_block_type* arch_types, int num_types, bool clock_only);

t_global_nets identify_global_nets(t_module* module, t_global_ports global_port_vec);

t_net_driver_map identify_net_drivers(t_module* module, t_arch* arch, t_global_ports global_ports, t_global_nets global_nets, string device);
 
t_assign_vec_pair identify_global_local_assignments(t_module* module, t_global_nets global_nets, t_net_driver_map net_driver_map);

t_node_port_vec_pair identify_global_local_pins(t_module* module, t_arch* arch, t_global_ports global_ports,
                                                t_global_nets global_nets, t_net_driver_map net_driver_map);
    
int insert_fake_global_buffer_cells(t_module* module, t_assign_vec_pair global_local_assign, t_node_port_vec_pair global_local_pins);

bool is_node_port_global(t_node* node, t_node_port_association* node_port, t_global_ports global_ports);

bool is_net_global(t_pin_def* net, t_global_nets global_nets);

t_pin_def* add_new_input_buffer(t_module* module, t_pin_def* global_src_net, t_buffer_type buffer_type, int num_buffers_inserted);

char* extract_primitive_name(char* pb_type_blif_model);

t_pin_def* duplicate_pin(t_module* module, const char* name_prefix, const char* name_base, t_pin_def* src_pin, t_pin_def_type pin_type);
t_pin_def* add_pin(t_module* module);
t_node* add_buffer(t_module* module, t_buffer_type buffer_type, int num_buffers_inserted);

void print_map(t_global_ports global_ports);

int find_vqm_port_index(const t_node* node, std::string name);
vector<int> find_vqm_port_indices(const t_node* node, std::string name);
void add_port(int idx, t_node* node, const t_node_port_association* base_port, const std::string new_name);
int get_next_port_idx(const t_node* node, std::set<int>& existing_idxs);

//============================================================================================
//============================================================================================
void preprocess_netlist(t_module* module, t_arch* arch, t_logical_block_type* arch_types, int num_types, 
                        t_boolean fix_global_nets, t_boolean elaborate_ram_clocks, t_boolean single_clock_primitives,
                        t_boolean split_carry_chain_logic, t_boolean remove_const_nets, string device){
    /*
     * Put all netlist pre-processing function calls here
     */

    //Clean up 'inout' pins by replacing them with
    // seperate 'input' and 'output' pins
    cout << "\t>> Preprocessing Netlist to decompose inout pins" << endl;
    decompose_inout_pins(module, arch, device);
    cout << endl;

    cout << "\t>> Preprocessing Netlist to identify LUTRAM/MLAB acting as ROM" << endl;
    identify_mlab_acting_as_rom(module);
    cout << endl;

    if (remove_const_nets) {
        cout << "\t>> Preprocessing Netlist to remove constant nets" << endl;
        remove_constant_nets(module);
        cout << endl;
    }

    if(split_carry_chain_logic) {
        cout << "\t>> Preprocessing Netlist to decompose carry chain logic" << endl;
        decompose_carry_chains(module);
        cout << endl;
    }

    if(single_clock_primitives && elaborate_ram_clocks) {
        cout << "ERROR: Can not force single clocks while splitting multiclock blocks!" << endl;
    } else {

        if(single_clock_primitives) {
            cout << "\t>> Preprocessing Netlist to remove extra clocks from blocks" << endl;
            remove_extra_primitive_clocks(module);
        }

        if(elaborate_ram_clocks) {
            cout << "\t>> Preprocessing Netlist to elaborate ram clocks" << endl;
            expand_ram_clocks(module, device);
        }
    }
    cout << endl;
    expand_dsp_clocks(module);
    if(single_clock_primitives) {
        cout << "\t>> Preprocessing Netlist to remove false clock nets" << endl;
        //VPR may falsely identify nets connected to clock pins, but not driven by clock
        //ports as clock nets, and then error out if they connected to non-clock pins.
        //This works around the issue by removing connections to clock pins for such nets.
        check_and_fix_clock_to_normal_port_connections(module, arch, arch_types, num_types, device);
    }

    if(fix_global_nets) {
        //Add fake_gbuf cells to allow global signals (e.g. clocks & resets) to be
        // routed on 'global' networks, but still drive non-global signals (e.g. LUT
        // inputs, output pins etc.).
        cout << "\t>> Preprocessing Netlist to insert global to non-global buffers" << endl;
        add_global_to_nonglobal_buffers(module, arch, arch_types, num_types, device);
    }
    cout << endl;
}

//============================================================================================
//============================================================================================
void decompose_inout_pins(t_module* module, t_arch* arch, string device){
    /*
     * Example inout pin connectivity:
     *
     *       --------------------------------
     *       |                              |
     *       |            -------------     |
     *       |            |           |     |
     *   inout_pin ---> child_input   |     |
     *       |  ^         |           |     |
     *       |  |         -------------     |
     *       |  |                           |
     *       |  |         ------------      |
     *       |  |         |          |      |
     *       |  |----- child_output  |      |
     *       |            |          |      |
     *       |            ------------      |
     *       |                              |
     *       --------------------------------
     * 
     * Here the inout pin 'inout_pin' drives the child input pin
     * 'child_input', and is driven by the child output pin
     * 'child_output'
     *
     *
     * Example Final Connectivity:
     *       -----------------------------------
     *       |                                 |
     *       |               -------------     |
     *       |               |           |     |
     * new_input_pin ---> child_input    |     |
     *       |               |           |     |
     *       |               -------------     |
     *       |                                 |
     *       |               ------------      |
     *       |               |          |      |
     * new_output_pin <-- child_output  |      |
     *       |               |          |      |
     *       |               ------------      |
     *       |                                 |
     *       -----------------------------------
     *
     * After processing, 'inout_pin' has been split into two
     * different pins 'new_input_pin' and 'new_output_pin'. 
     * As thier names imply, 'new_input_pin' and 'new_output_pin' 
     * respectively handle the input and output duties of the 
     * original inout pin
     *
     */

    //Counters
    int i,j,k,p;

    //Stats
    int number_of_inout_pins_found = 0;
    int number_of_nets_moved = 0;

    //The number of pins in the module may change as we process the netlist
    // therefore use only the initial number of pins.
    // This is valid since any new pins will be added onto the END of the
    // module->number_of_pins array.
    int initial_number_of_pins =  module->number_of_pins;

    //Look through all pins in the design
    for (i = 0; i < initial_number_of_pins; i++) {
        //The pin of interest
        t_pin_def* pin = module->array_of_pins[i];

        /*  
         *  Declare vectors to track source and sinks of pin
         */
        t_assign_vec pin_assignment_sources;
        t_assign_vec pin_assignment_sinks;
        t_port_vec   pin_node_sources;
        t_port_vec   pin_node_sinks;

        //Find inout pins
        if (pin->type == PIN_INOUT) {
            //Stats
            number_of_inout_pins_found++;
            
            if (verbose_mode) {
                cout << "\t   inout pin : " << pin->name << "\n";
            }

            /*
             *  Need to check two places to find sources and sinks
             *  of this pin:
             *    1) Assign statements
             *    2) Blackbox instantiations (nodes)
             */

            // 1) Check assignments (i.e. verilog assign statments) for driven 
            //    by and driving pins
            for(j = 0; j < module->number_of_assignments; j++) {

                t_assign* assign_stmt = module->array_of_assignments[j];

                if (pin == assign_stmt->target) {
                    //If pin is the target it is being driven by source
                    if (verbose_mode) {
                        cout << "\t    source   : " << assign_stmt->source->name << "\n";
                    }
                    pin_assignment_sources.push_back(assign_stmt);

                } else if (pin == assign_stmt->source) {
                    //If pin is the source it is driving target (target is a sink)
                    if (verbose_mode) {
                        cout << "\t    sink     : " << assign_stmt->target->name << "\n";
                    }
                    pin_assignment_sinks.push_back(assign_stmt);
                }
            }

            // 2) Check nodes (i.e. sub-modules) for driven by and driving pins
            for (k = 0; k < module->number_of_nodes; k++) {
                
                t_node* node = module->array_of_nodes[k];
               
                //Check ports of each node
                for(p = 0; p < node->number_of_ports; p++) {

                    t_node_port_association* node_port = node->array_of_ports[p];

                    //Is the pin attached to this black box node?
                    if (pin == node_port->associated_net) {
                        /*
                         *  Since these VQM nodes are blackboxes
                         *  we do not know whether the node_port
                         *  is an input or an output.
                         *
                         *  We must know this to ensure the port
                         *  is connected to the correct pin once
                         *  the inout pin is split into seperate
                         *  input and output pins.
                         *
                         *  This can be determined by querying the
                         *  architecture file.
                         */

                        //Architecture pointers
                        t_model_ports* arch_model_port;

                        //Find the model
                        LogicalModelId arch_model_id = find_model_in_architecture(arch->models, node, device);
                        const t_model& arch_model = arch->models.get_model(arch_model_id);

                        //Find the architecure model port
                        arch_model_port = find_port_in_architecture_model(arch_model, node_port);

                        if (arch_model_port->dir == IN_PORT) {
                            //It is an input, meaning a sink for node_port
                            if (verbose_mode) {
                                cout << "\t    sink: " << node->name << "." << node_port->port_name << " (" << node->type << " inport)\n";
                            }
                            pin_node_sinks.push_back(node_port);

                        } else if (arch_model_port->dir == OUT_PORT) {
                            //It is an output, meaning a source for pin
                            if (verbose_mode) {
                                cout << "\t    source   : " << node->name << "." << node_port->port_name << " (" << node->type << " outport)\n";
                            }
                            pin_node_sources.push_back(node_port);

                        } else {
                            cout << "Error: invalid port type for port'" << node_port->port_name << "' on model '" << node->type << "' in architecture file\n";
                            exit(1);
                        }

                    } //pin matches associated net (BB prim port)
                } //Node port
            } //Node



            /*
             * Create the new input and output pins that replace the inout
             * pin
             */
            t_split_inout_pin split_pin = create_decomposed_pins(module, pin);

            /*
             * Fix the connectivity of modules and assign statements to reflect
             * the new input and output pins
             */
            number_of_nets_moved += fix_netlist_connectivity_for_inout_pins(&split_pin,
                                                                            &pin_assignment_sources,
                                                                            &pin_assignment_sinks, 
                                                                            &pin_node_sources,
                                                                            &pin_node_sinks           );

        } //is PIN_INOUT

    } //module pins

    //Stats
    cout << "\t>> Decomposed " << number_of_inout_pins_found << " 'inout' pin(s), moving " << number_of_nets_moved << " net(s)" << endl;
}

LogicalModelId find_model_in_architecture(const LogicalModels& arch_models, t_node* node, string device) {
    /*
     * Finds the archtecture module corresponding to the node type
     *
     *  arch_models: the head of the linked list of architecture models
     *  node       : the VQM node to match
     *
     * Returns: A pointer to the corresponding model
     */

    //The VQM name may not match the architecture name if the architecture contians elaborated modes
    //  So generate the elaborated mode name for this node
    string elaborated_name = generate_opname(node, arch_models, device);

    //Find the correct model, by name matching
    LogicalModelId arch_model_id = arch_models.get_model_by_name(elaborated_name);

    //The model must be in the arch file
    if (!arch_model_id.is_valid()) {
        cout << "Error: could not find model in architecture file for '" << node->type << "'\n";
        exit(1);
    }

    return arch_model_id;
}

char* prefix_string(const char* prefix, const char* base) {

    //Number of characters (including terminator)
    size_t new_string_size = (strlen(prefix) + strlen(base) + 1)*sizeof(char);

    char* new_string = (char*) vtr::malloc(new_string_size);

    //Checks for overflow
    snprintf(new_string, new_string_size, "%s%s", prefix, base);

    return new_string;
}

t_model_ports* find_port_in_architecture_model(const t_model& arch_model, t_node_port_association* node_port) {
    /*
     * Finds the module port corresponding to the port name 
     *
     *  arch_model: the architecture model matching node
     *  node_port : the port to match
     *
     * Returns: A pointer to the corresponding port
     */


    /*
     *  First chech the input linked list, if port name is not
     *  there, try the output linked list.  It is an error
     *  if port name is not in either list.
     */

    //Check inputs
    //Find the correct port, by name matching
    t_model_ports* arch_model_port = arch_model.inputs;

    //Until NULL or a matching port name
    while ((arch_model_port) && (strcmp(arch_model_port->name, node_port->port_name) != 0)) {
        //Must be an input if in the inputs linked list
        VTR_ASSERT(arch_model_port->dir == IN_PORT); 

        //Move to the next arch_model_port
        arch_model_port = arch_model_port->next;
    }

    //arch_model_port is either null or an input
    if (arch_model_port == NULL) {
        //Not an input should be an output

        //Check outputs
        arch_model_port = arch_model.outputs;

        //Until NULL or a matching port name
        while ((arch_model_port) && (strcmp(arch_model_port->name, node_port->port_name) != 0)) {
            //Must be an output if in the output linked list
            VTR_ASSERT(arch_model_port->dir == OUT_PORT); 

            //Move to the next arch_model_port
            arch_model_port = arch_model_port->next;
        }

        //arch_model_port must be either an input or an output, 
        // hence it should never be NULL at this point
        if (arch_model_port == NULL) {
            cout << "Error: could not find port '" << node_port->port_name << "' on model '" << arch_model.name << "' in architecture file\n";
            exit(1);
        }
    }

    VTR_ASSERT(arch_model_port != NULL);

    return arch_model_port;
}


t_split_inout_pin create_decomposed_pins(t_module* module, t_pin_def* inout_pin) {
    /*
     *  Declare new pins to replace the inout pin
     *    We will replace the inout pin with it's decomposed 'input'
     *    and create the decomposed 'output' pin at the end of the
     *    module->array_of_pins
     */

    //Only need one additional pin, since we re-use the already
    // allocated 'inout' pin
    module->number_of_pins++;

    /*
     *  OUTPUT PIN
     */

    //Reallocate space
    module->array_of_pins = (t_pin_def**) vtr::realloc(module->array_of_pins, module->number_of_pins*sizeof(t_pin_def*));

    //The new output pin is at the end of the array, and must be
    // allocated
    module->array_of_pins[module->number_of_pins-1] = (t_pin_def*) vtr::malloc(sizeof(t_pin_def));

    //Pointer to the new output pin
    t_pin_def* new_output_pin = module->array_of_pins[module->number_of_pins-1];

    //Save the pointer to the original pin name
    char* pin_name_ptr = inout_pin->name;

    //Create the pin name
    new_output_pin->name = prefix_string(INOUT_OUTPUT_PREFIX, inout_pin->name);

    //Set the pin type
    new_output_pin->type = PIN_OUTPUT;

    //Copy other values
    new_output_pin->left = inout_pin->left;
    new_output_pin->right = inout_pin->right;
    new_output_pin->indexed = inout_pin->indexed;

    /*
     *  INPUT PIN
     */

    //The new input pin is the old inout pin
    // The old values of the pin are overwritten
    t_pin_def* new_input_pin = inout_pin;

    //Update the pin name
    new_input_pin->name = prefix_string(INOUT_INPUT_PREFIX, pin_name_ptr);

    //Update the pin type
    // All other attributes of the t_pin_def can remain the same as the
    // original inout pin
    new_input_pin->type = PIN_INPUT;

    //Use a struct to return the two new pin pointers
    t_split_inout_pin split_inout_pin;
    split_inout_pin.in = new_input_pin;
    split_inout_pin.out = new_output_pin;

    //Remove the old name, it is no longer needed
    free(pin_name_ptr);

    return split_inout_pin;
}

int fix_netlist_connectivity_for_inout_pins(t_split_inout_pin* split_inout_pin,
                                            t_assign_vec* pin_assignment_sources,
                                            t_assign_vec* pin_assignment_sinks, 
                                            t_port_vec* pin_node_sources,
                                            t_port_vec* pin_node_sinks           ){
    /*
     *  Correct the netlist connectivity so that the appropriate signals
     *   drive/are driven by the newly split inout pin.
     *
     *   There are four cases to consider:
     *     1) Assignments with the original inout pin as a source
     *     2) Assignments with the original inout pin as a sink
     *     3) Nodes with the original inout pin as a source
     *     4) Nodes with the original inout pin as a sink
     */
    size_t cnt;
    int number_of_nets_moved = 0;

    /* 
     *  Fix the connectivity for the assignments
     */
    //Sources for the original inout pin
    for (cnt = 0; cnt < pin_assignment_sources->size(); cnt++) {
        t_assign* assign_stmt = pin_assignment_sources->at(cnt);

        /*
         * Sources of the original pin should now map to thier targets
         * (outputs) to  the new output pin
         *  e.g.
         *       assign target_inout = source;
         *               
         *               becomes
         * 
         *       assign target_new_out = source;
         */
        
        assign_stmt->target = split_inout_pin->out;
        number_of_nets_moved++;
    }

    //Sinks for the original inout pin
    for (cnt = 0; cnt < pin_assignment_sinks->size(); cnt++) {
        t_assign* assign_stmt = pin_assignment_sinks->at(cnt);

        /*
         * Sinks of the original pin should now map to thier sources
         * (inputs) to the new input pin
         *  e.g.
         *       assign target = source_inout;
         *               
         *               becomes
         * 
         *       assign target = source_new_in;
         */
        
        assign_stmt->source = split_inout_pin->in;
        number_of_nets_moved++;
    }

    /* 
     *  Fix the connectivity for the nodes
     */
    //Sources for the original inout pin
    for (cnt = 0; cnt < pin_node_sources->size(); cnt++) {
        t_node_port_association* node_port = pin_node_sources->at(cnt);

        /*
         * Sources of the original pin should now map to thier outputs
         * to the new output pin
         *  e.g.
         *       inout pin1;
         * 
         *       buffer buf1 (
         *           .o (pin1) //buffer output
         *           .i ()
         *       )
         *               
         *               becomes
         * 
         *       output pin1_new_out;
         * 
         *       buffer buf1 (
         *           .o (pin1_new_out) //buffer output
         *           .i ()
         *       )
         */
        
        node_port->associated_net = split_inout_pin->out;
        number_of_nets_moved++;
    }

    //Sinks for the original inout pin
    for (cnt = 0; cnt < pin_node_sinks->size(); cnt++) {
        t_node_port_association* node_port = pin_node_sinks->at(cnt);

        /*
         * Sinks of the original pin should now map to thier inputs
         * to the new input pin
         *  e.g.
         *       inout pin1;
         * 
         *       buffer buf1 (
         *           .o ()
         *           .i (pin1) //buffer input
         *       )
         *               
         *               becomes
         * 
         *       input pin1_new_in;
         * 
         *       buffer buf1 (
         *           .o () 
         *           .i (pin1_new_in) //buffer input
         *       )
         */
        
        node_port->associated_net = split_inout_pin->in;
        number_of_nets_moved++;
    }

    return number_of_nets_moved;
}

//============================================================================================
//============================================================================================
void identify_mlab_acting_as_rom(t_module* module) {
    //For some reason the MLAB does not have an operating mode like the other
    //ram like primitives.  In the case it is acting as a ROM the clock port
    //is just connected to a constant net (e.g. gnd)
    //
    //This causes us problems later in VPR, since we expect the MLAB to have
    //a clock port (used in non-ROM modes) but it is connected to a constant
    //net when in ROM mode.  Specifically, VPR does not allow clock ports on
    //primitives to be disconnected or attached to constant nets.
    //
    //The solution implemented here is to identify ROM mode MLABs, and
    //manually add an 'operation_mode' parameter which will allow us to
    //diferentiate these two cases later in VPR.  Note that this operation_mode
    //does not exist in the actual VQM, but is manually added by us here.
    int converted_mlab_count = 0;
    for(int i = 0; i < module->number_of_nodes; i++) {
        t_node* node = module->array_of_nodes[i];

        if(strcmp(node->type, "stratixiv_mlab_cell") == 0) {
            //It is an MLAB

            for(int j = 0; j < node->number_of_ports; j++) {
                t_node_port_association* node_port = node->array_of_ports[j];

                if(strcmp(node_port->port_name, "clk0") == 0) {
                    //This is the clock port
                    t_pin_def* clock_net = node_port->associated_net;

                    //The MLAB acts as a ROM when it's clock port is 
                    //attached to a constant.  Here we check for vcc and gnd
                    if(strcmp(clock_net->name, "vcc") == 0 || strcmp(clock_net->name, "gnd") == 0) {
                        //It is a ROM, create an operation mode
                        t_node_parameter* new_op_mode = (t_node_parameter*) vtr::malloc(sizeof(t_node_parameter));

                        const char* param_name = "operation_mode";
                        const char* param_value = "ROM";

                        //Param name
                        new_op_mode->name = (char*) vtr::malloc(sizeof(char)*(strlen(param_name) + 1));
                        strncpy(new_op_mode->name, param_name, strlen(param_name) + 1);

                        //Param value type
                        new_op_mode->type = NODE_PARAMETER_STRING;

                        //Param value
                        new_op_mode->value.string_value = (char*) vtr::malloc(sizeof(char)*(strlen(param_value) + 1));
                        strncpy(new_op_mode->value.string_value, param_value, strlen(param_value) + 1);

                        //Add the operation mode to the list of parameters
                        node->array_of_params = (t_node_parameter**) vtr::realloc(node->array_of_params, sizeof(t_node_parameter*) * ++node->number_of_params);
                        node->array_of_params[node->number_of_params-1] = new_op_mode;

                        converted_mlab_count++;
                    }
                    break; //Don't need to keep searching, only one clock port
                }
            }

        }
    }

    cout << "\t>> Converted " << converted_mlab_count << " MLAB(s) to have operation mode 'ROM'" << endl;
}

//============================================================================================
//============================================================================================
void remove_constant_nets(t_module *module) {
    size_t num_const_port_connections_removed = 0;

    //Identify and save the constant nets by looking at
    //assignment statements
    vector<t_pin_def*> constant_nets;
    for(int i = 0; i < module->number_of_assignments; i++) {
        t_assign* assignment = module->array_of_assignments[i];

        t_pin_def* source_net = assignment->source;
        t_pin_def* target_net = assignment->target;

        //Constant assignments have no source_net
        if(!source_net) {
            if(verbose_mode) {
                cout << "\t\tConst Assignment: source '";
                cout << assignment->value << "' (const)";
                cout << " target '" << target_net->name << "'" << endl;
            }

            constant_nets.push_back(target_net);
        }
    }

    //Look at all the nodes and remove connections to the constant nets
    for(int i = 0; i < module->number_of_nodes; i++) {
        t_node* node = module->array_of_nodes[i];

        for(int j = 0; j < node->number_of_ports; j++) {
            t_node_port_association* node_port = node->array_of_ports[j];
            
            for(vector<t_pin_def*>::iterator pin_def_iter = constant_nets.begin(); 
                pin_def_iter != constant_nets.end(); pin_def_iter++) {
                t_pin_def* const_net = *pin_def_iter;

                if(node_port->associated_net == const_net) {
                    if(verbose_mode) {
                        cout << "Constant port connection: " << node->name << " (" << node->type << ") ";
                        cout << node_port->port_name << " to " << const_net->name <<  endl;
                    }

                    //Delete the connection, by removing the port (unconnected ports are non-existant in VQM)
                    remove_node_port(node, j);

                    //In-case the element copied over was also connected to a constant
                    //net, we need to re-check the current index on the next loop iteration
                    j--;

                    //Keep track of how many ports were removed
                    num_const_port_connections_removed++;

                }
            }
        }
    }

    cout << "\t>> Removed " << num_const_port_connections_removed << " connection(s) to " << constant_nets.size() << " constant net(s)" << endl;
    
}

void remove_node_port(t_node* node, int port_index) {
    //Copy the last element over the element to be deleted to save CPU time,
    // since we don't care about ordering
    if(node->number_of_ports > 1 && port_index < node->number_of_ports - 1) {
        node->array_of_ports[port_index] = node->array_of_ports[node->number_of_ports-1];
    }

    //Change the array bounds
    node->number_of_ports--;
}

void remove_assignment(t_module* module, int assign_index) {
    //Copy the last element over the element to be deleted to save CPU time,
    // since we don't care about ordering
    if(module->number_of_assignments > 1 && assign_index < module->number_of_assignments - 1) {
        module->array_of_assignments[assign_index] = module->array_of_assignments[module->number_of_assignments-1];
    }

    //Change the array bounds
    module->number_of_assignments--;

}

void remove_pin(t_module* module, int pin_index) {
    //Copy the last element over the element to be deleted to save CPU time,
    // since we don't care about ordering
    if(module->number_of_pins > 1 && pin_index < module->number_of_pins - 1) {
        module->array_of_pins[pin_index] = module->array_of_pins[module->number_of_pins-1];
    }

    //Change the array bounds
    module->number_of_assignments--;

}

//============================================================================================
//============================================================================================
void decompose_carry_chains(t_module* module) {
    int net_count = 0;

    vector<t_node*> carry_lcells; //Stores all the lcells to be converted
    for(int i = 0; i < module->number_of_nodes; ++i) {
        t_node* node = module->array_of_nodes[i];

        //First element indicates it is a carry lut,
        //Second element indicates it is the start of a chain
        std::pair<bool, bool> lut_info = is_carry_chain_lut(node);

        if(lut_info.first) {
            VTR_ASSERT(strcmp(node->type, "stratixiv_lcell_comb") == 0);

            carry_lcells.push_back(node);
        }
    }

    for(vector<t_node*>::iterator node_iter = carry_lcells.begin(); node_iter != carry_lcells.end();
            node_iter++) {

        //This is a carry lut, split apart the carry logic
        // 
        // We do this by duplicating logic cell to create two
        // 'logic' versions and 'arithmetic' version.
        // The 'logic' versions include the original logic signals and
        // are connected to the 'arithmetic' version, which keeps the
        // share/carry/sumout signals from the original lcell
        //
        // Two logic versions are required since we get only one logic
        // output (combout) from each lcell, hence to drive the two
        // input adder we must have two lcells


        t_node* logic_lcell_0 = *node_iter;
        cout << "Found carry logic cell: " << logic_lcell_0->name << endl;
        
        //Make the copies
        t_node* logic_lcell_1 = duplicate_node(logic_lcell_0);
        t_node* arith_lcell = duplicate_node(logic_lcell_0);
        
        //Insert the duplicate logic_lcell_1 node
        module->number_of_nodes++;
        module->array_of_nodes = (t_node**) vtr::realloc(module->array_of_nodes, sizeof(t_node*)*module->number_of_nodes);
        module->array_of_nodes[module->number_of_nodes-1] = logic_lcell_1;

        //Insert the duplicate arith_lcell node
        module->number_of_nodes++;
        module->array_of_nodes = (t_node**) vtr::realloc(module->array_of_nodes, sizeof(t_node*)*module->number_of_nodes);
        module->array_of_nodes[module->number_of_nodes-1] = arith_lcell;

        //Disconnect the non-logic ports from the logic_lcell_0
        for(int j = 0; j < logic_lcell_0->number_of_ports; j++) {
            t_node_port_association* node_port = logic_lcell_0->array_of_ports[j];

            cout << "logic lcell 0 port #" << j+1 << "/" << logic_lcell_0->number_of_ports << ": " << node_port->port_name << endl;

            if(is_arithmetic_port(node_port)) {
                cout << "  removed!" << endl;
                remove_node_port(logic_lcell_0, j);
                j--; //So we don't skip the last port!
            }

        }

        //Disconnect the non-logic ports from the logic_lcell_1
        for(int j = 0; j < logic_lcell_1->number_of_ports; j++) {
            t_node_port_association* node_port = logic_lcell_1->array_of_ports[j];

            if(is_arithmetic_port(node_port)) {
                remove_node_port(logic_lcell_1, j);
                j--; //So we don't skip the last port!
            }

        }
        
        //Disconnect the non-arithmetic ports from the arith_lcell
        for(int j = 0; j < arith_lcell->number_of_ports; j++) {
            t_node_port_association* node_port = arith_lcell->array_of_ports[j];
            if(!is_arithmetic_port(node_port)) {
                remove_node_port(arith_lcell, j);
                j--; //So we don't skip the last port!
            }

        }

        //Add the connections from the logic_lcell outputs to arith_lcell input
        //  TODO: We do not update the LUTMASKs of the logic_lcell_0 or logic_lcell_1, so they
        //        are configured to route the LUT's logic output to the embedded
        //        adder.  To do this properly the LUTMASK will need to be updated!
        //  TODO: We do not update the LUTMASK of the arith_lcell to pass through the datad
        //        and dataf inputs to the embeded adder. To do this properly the LUTMASK will
        //        need to be updated!
        char buf[50]; //Buffer for net names

        //Allocate the logic lcell output nets
        t_pin_def* logic_lcell_0_combout_net = (t_pin_def*) vtr::malloc(sizeof(t_pin_def));
        snprintf(buf, sizeof(buf), "__split_carry_lcell_combout_%d__", net_count);
        logic_lcell_0_combout_net->name = vtr::strdup(buf);
        logic_lcell_0_combout_net->left = 0;
        logic_lcell_0_combout_net->right = 0;
        logic_lcell_0_combout_net->indexed = T_FALSE;
        logic_lcell_0_combout_net->type = PIN_WIRE;
        net_count++;

        t_pin_def* logic_lcell_1_combout_net = (t_pin_def*) vtr::malloc(sizeof(t_pin_def));
        snprintf(buf, sizeof(buf), "__split_carry_lcell_combout_%d__", net_count);
        logic_lcell_1_combout_net->name = vtr::strdup(buf);
        logic_lcell_1_combout_net->left = 0;
        logic_lcell_1_combout_net->right = 0;
        logic_lcell_1_combout_net->indexed = T_FALSE;
        logic_lcell_1_combout_net->type = PIN_WIRE;
        net_count++;

        //Insert the nets in the global net array
        module->number_of_pins += 2;
        module->array_of_pins = (t_pin_def**) vtr::realloc(module->array_of_pins, sizeof(t_pin_def*)*module->number_of_pins);
        module->array_of_pins[module->number_of_pins-2] = logic_lcell_0_combout_net;
        module->array_of_pins[module->number_of_pins-1] = logic_lcell_1_combout_net;

        //
        // Create the output combout ports on the two logic_lcells
        //

        //Create the combout port on the logic_lcell_0
        t_node_port_association* logic_lcell_0_combout_port = (t_node_port_association*) vtr::malloc(sizeof(t_node_port_association));
        snprintf(buf, sizeof(buf), "combout");
        logic_lcell_0_combout_port->port_name = vtr::strdup(buf);
        logic_lcell_0_combout_port->port_index = 0;
        logic_lcell_0_combout_port->associated_net = logic_lcell_0_combout_net;
        logic_lcell_0_combout_port->wire_index = 0;
        
        //Insert the port
        logic_lcell_0->number_of_ports++;
        logic_lcell_0->array_of_ports = (t_node_port_association**) vtr::realloc(logic_lcell_0->array_of_ports, sizeof(t_node_port_association*)*logic_lcell_0->number_of_ports);
        logic_lcell_0->array_of_ports[logic_lcell_0->number_of_ports-1] = logic_lcell_0_combout_port;

        //Create the combout port on the logic_lcell_1
        t_node_port_association* logic_lcell_1_combout_port = (t_node_port_association*) vtr::malloc(sizeof(t_node_port_association));
        snprintf(buf, sizeof(buf), "combout");
        logic_lcell_1_combout_port->port_name = vtr::strdup(buf);
        logic_lcell_1_combout_port->port_index = 0;
        logic_lcell_1_combout_port->associated_net = logic_lcell_1_combout_net;
        logic_lcell_1_combout_port->wire_index = 0;
        
        //Insert the port
        logic_lcell_1->number_of_ports++;
        logic_lcell_1->array_of_ports = (t_node_port_association**) vtr::realloc(logic_lcell_1->array_of_ports, sizeof(t_node_port_association*)*logic_lcell_1->number_of_ports);
        logic_lcell_1->array_of_ports[logic_lcell_1->number_of_ports-1] = logic_lcell_1_combout_port;




        //Connect the logic_lcells comb_out nets to the arith_lcell
        //  Create the arith_lcell datad, and dataf ports
        //  and then connect the associated nets to the logi_lcell
        //  outputs.

        //datad port first
        t_node_port_association* arith_lcell_datad_port = (t_node_port_association*) vtr::malloc(sizeof(t_node_port_association));
        snprintf(buf, sizeof(buf), "datad");
        arith_lcell_datad_port->port_name = vtr::strdup(buf);
        arith_lcell_datad_port->port_index = 0;
        arith_lcell_datad_port->associated_net = logic_lcell_0_combout_net;
        arith_lcell_datad_port->wire_index = 0;
        
        //dataf port second
        t_node_port_association* arith_lcell_dataf_port = (t_node_port_association*) vtr::malloc(sizeof(t_node_port_association));
        snprintf(buf, sizeof(buf), "dataf");
        arith_lcell_dataf_port->port_name = vtr::strdup(buf);
        arith_lcell_dataf_port->port_index = 0;
        arith_lcell_dataf_port->associated_net = logic_lcell_1_combout_net;
        arith_lcell_dataf_port->wire_index = 0;
        
        //Insert the ports
        arith_lcell->number_of_ports += 2;
        arith_lcell->array_of_ports = (t_node_port_association**) vtr::realloc(arith_lcell->array_of_ports, sizeof(t_node_port_association*)*arith_lcell->number_of_ports);
        arith_lcell->array_of_ports[arith_lcell->number_of_ports-2] = arith_lcell_datad_port;
        arith_lcell->array_of_ports[arith_lcell->number_of_ports-1] = arith_lcell_dataf_port;

    }
    
}

bool is_arithmetic_port(t_node_port_association* node_port) {
    if(strcmp(node_port->port_name, "cin") == 0 ||
        strcmp(node_port->port_name, "cout") == 0 ||
        strcmp(node_port->port_name, "sharein") == 0 ||
        strcmp(node_port->port_name, "shareout") == 0 ||
        strcmp(node_port->port_name, "sumout") == 0) {
        return true;
    }

    return false;
}

//============================================================================================
//============================================================================================
void remove_extra_primitive_clocks(t_module *module) {
    int num_multiclock_nodes = 0;
    int num_clock_ports_removed = 0;


    for(int i = 0; i < module->number_of_nodes; ++i) {
        vector<char*> clock_ports_to_remove;

        t_node* node = module->array_of_nodes[i];

        for(int j = 0; j < node->number_of_ports; j++) {
            t_node_port_association* node_port = node->array_of_ports[j];

            //Check if the port name starts with clock
            // strstr() returns a pointer the the place in port_name
            // which contains 'clk', and NULL if it isn't found
            char* find_ptr = strstr(node_port->port_name, "clk");

            if(find_ptr != NULL && find_ptr == node_port->port_name) {
                //The port_name starts with 'clk' 

                if(strcmp(node_port->port_name, "clk0") != 0 && strcmp(node_port->port_name, "clk") != 0 &&
                   strcmp(node_port->port_name, "clkhi") != 0) {
                    //The port name is not 'clk0' and hence it is added 
                    //to the list to be removed
                    //
                    //'clk' is what most blocks name thier clocks
                    //'clkhi' is the single clock we care about on DDIO primitives
                    clock_ports_to_remove.push_back(node_port->port_name);
                }
            }

        }

        //Remove the extra clock ports if we have multiple
        if(clock_ports_to_remove.size() > 0) {
            //We have mulitple clock ports
            num_multiclock_nodes++;

            if(verbose_mode)
                cout << "\t\tMulti clock port netlist primitive: " << node->name << " (" << node->type << ")" << endl;

            for(vector<char*>::iterator port_name_iter = clock_ports_to_remove.begin(); 
                port_name_iter != clock_ports_to_remove.end(); port_name_iter++) {
                char* target_port_name = *port_name_iter;

                for(int j = 0; j < node->number_of_ports; j++) {
                    t_node_port_association* node_port = node->array_of_ports[j];

                    if(strcmp(node_port->port_name, target_port_name) == 0) {
                        //It is a clock port to remove
                        if(verbose_mode)
                            cout << "\t\t  Removed port: " << node_port->port_name << endl;

                        remove_node_port(node, j);
                        num_clock_ports_removed++;
                    }
                }
            }
        }
    }

    cout << "\t>> Removed " << num_clock_ports_removed << " clock port(s) from " << num_multiclock_nodes << " netlist primitives(s)." << endl;

}

vector<int> find_vqm_port_indices(const t_node* node, std::string name) {
    vector<int> index;
    for (int i = 0; i < node->number_of_ports; ++i) {
        if (node->array_of_ports[i]->port_name == name) {
            index.push_back(i);
        }
    }

    return index;
}

int find_vqm_port_index(const t_node* node, std::string name) {
    for (int i = 0; i < node->number_of_ports; ++i) {
        if (node->array_of_ports[i]->port_name == name) {
            return i;
        }
    }

    return -1;
}

void add_port(int idx, t_node* node, const t_node_port_association* base_port, const std::string new_name) {
    if(idx > node->number_of_ports - 1) {
        VTR_ASSERT(idx == node->number_of_ports);
        node->array_of_ports = (t_node_port_association**) realloc(node->array_of_ports, ++node->number_of_ports*sizeof(t_node_port_association*));
    }

    //Make a copy of the base port
    t_node_port_association* new_port = (t_node_port_association*) malloc(sizeof(t_node_port_association));
    memcpy(new_port, base_port, sizeof(t_node_port_association));

    //Update the name
    new_port->port_name = vtr::strdup(new_name.c_str());

    //Insert it
    node->array_of_ports[idx] = new_port;
}

//Return an existing index from existing_idxs (which is then removed) or the
//current number of ports
int get_next_port_idx(const t_node* node, std::set<int>& existing_idxs) {
    int idx = node->number_of_ports;
    if(!existing_idxs.empty()) {
        idx = *existing_idxs.begin();
        existing_idxs.erase(idx);
    }
    return idx;
}

void expand_ram_clocks(t_module* module, string device) {
    int num_ram_blocks_processed = 0;
    int num_clocks_added = 0;
    for (int i = 0; i < module->number_of_nodes; ++i) {
        t_node* node = module->array_of_nodes[i];

        if (strcmp(node->type, "stratixiv_ram_block") == 0 || strcmp(node->type, "fourteennm_ram_block") == 0) {
            ++num_ram_blocks_processed;
            RamInfo ram_info = get_ram_info(node, device);

            //Stratix IV and 10 ram blocks use clk0 and clk1 to specify the clocks, and use params
            //to define which clock controls what port
            //
            //To simply things in down stream tools (since BLIF doesn't support params) we replace the 
            //VQM clocks with the following ports:
            //   
            //   * clk_portain    //Clock capturing input data to port a
            //   * clk_portaout   //Clock launching output data from port a
            //   * clk_portbin    //Clock capturing input data for port b
            //   * clk_portbout   //Clock launching output data for port b
            //
            //We set these to the appropriate net based on the data set in VQM params

            //Find and record the existing clk ports
            // We do this so we can overwrite them
            std::set<int> existing_clk_idxs;

            int clk0_idx = find_vqm_port_index(node, "clk0");
            if (clk0_idx >= 0) existing_clk_idxs.insert(clk0_idx);

            int clk1_idx = find_vqm_port_index(node, "clk1");
            if (clk1_idx >= 0) existing_clk_idxs.insert(clk1_idx);

            //Specify the port A input clock
            VTR_ASSERT_MSG(ram_info.port_a_input_clock, "Always a port a input clock");
            add_port(get_next_port_idx(node, existing_clk_idxs), node, ram_info.port_a_input_clock, "clk_portain");
            ++num_clocks_added;

            //Specify the port A output clock
            if (ram_info.port_a_output_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, ram_info.port_a_output_clock, "clk_portaout");
                ++num_clocks_added;
            }

            //Specify the port B input clock
            if(ram_info.port_b_input_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, ram_info.port_b_input_clock, "clk_portbin");
                ++num_clocks_added;
            }

            if(ram_info.port_b_output_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, ram_info.port_b_output_clock, "clk_portbout");
                ++num_clocks_added;
            }

            VTR_ASSERT(existing_clk_idxs.empty());
            VTR_ASSERT(find_vqm_port_index(node, "clk0") < 0);
            VTR_ASSERT(find_vqm_port_index(node, "clk1") < 0);

            if (strcmp(node->type, "fourteennm_ram_block") == 0) {

                //Stratix 10 ram blocks use ena0 and ena1 to specify the clock enables, and use params
                //to define which clock enable controls what register
                //
                //To simply things in down stream tools (since BLIF doesn't support params) we replace the 
                //VQM clocks enables with the following ports:
                //   
                //   * ena_portain    //Clock capturing input data to port a
                //   * ena_portaout   //Clock launching output data from port a
                //   * ena_portbin    //Clock capturing input data for port b
                //   * ena_portbout   //Clock launching output data for port b
                //
                //We set these to the appropriate net based on the data set in VQM params

                //Find and record the existing clk enable ports
                // We do this so we can overwrite them
                std::set<int> existing_clkena_idxs;

                int ena0_idx = find_vqm_port_index(node, "ena0");
                if (ena0_idx >= 0) existing_clkena_idxs.insert(ena0_idx);

                int ena1_idx = find_vqm_port_index(node, "ena1");
                if (ena1_idx >= 0) existing_clkena_idxs.insert(ena1_idx);

                //Specify the port A input clock enable
                if (ram_info.port_a_input_ena) {
                    add_port(get_next_port_idx(node, existing_clkena_idxs), node, ram_info.port_a_input_ena, "ena_portain");
                }
                //Specify the port A output clock enable
                if (ram_info.port_a_output_ena) {
                    add_port(get_next_port_idx(node, existing_clkena_idxs), node, ram_info.port_a_output_ena, "ena_portaout");
                }
                //Specify the port B input clock enable
                if(ram_info.port_b_input_ena) {
                    add_port(get_next_port_idx(node, existing_clkena_idxs), node, ram_info.port_b_input_ena, "ena_portbin");
                }
                //Specify the port B output clock enable
                if(ram_info.port_b_output_ena) {
                    add_port(get_next_port_idx(node, existing_clkena_idxs), node, ram_info.port_b_output_ena, "ena_portbout");
                }

                //if there is a possibility that user instantiates 
                //the primitive directly, hooking up the enable
                // ports while setting the related parameters such that the enables are 
                //not driving any of the clkena ports of the registers
                //then this assertion will not hold and should be removed
                VTR_ASSERT(existing_clkena_idxs.empty());
                VTR_ASSERT(find_vqm_port_index(node, "ena0") < 0);
                VTR_ASSERT(find_vqm_port_index(node, "ena1") < 0);


                //Stratix 10 ram blocks use aclr and sclr to specify the clear signals, and use params
                //to determine what type of clear each register uses
                //
                //The clear signals are used for the output registers only
                //
                //To simplify things in down stream tools (since BLIF doesn't support params) we replace the 
                //VQM clears with the following ports:
                //   
                //   * ena_portain    //Clock capturing input data to port a
                //   * ena_portaout   //Clock launching output data from port a
                //   * ena_portbin    //Clock capturing input data for port b
                //   * ena_portbout   //Clock launching output data for port b
                //
                //We set these to the appropriate net based on the data set in VQM params

                //Find and record the existing clk enable ports
                // We do this so we can overwrite them
                std::set<int> existing_clr_idxs;

                int aclr_idx = find_vqm_port_index(node, "aclr");
                if (aclr_idx >= 0) existing_clr_idxs.insert(aclr_idx);

                int sclr_idx = find_vqm_port_index(node, "sclr");
                if (sclr_idx >= 0) existing_clr_idxs.insert(sclr_idx);

                //Specify the port A input clock enable
                if (ram_info.port_a_dataout_aclr) {
                    add_port(get_next_port_idx(node, existing_clr_idxs), node, ram_info.port_a_dataout_aclr, "porta_dataout_aclr");
                }
                //Specify the port A output clock enable
                if (ram_info.port_a_dataout_sclr) {
                    add_port(get_next_port_idx(node, existing_clr_idxs), node, ram_info.port_a_dataout_sclr, "porta_dataout_sclr");
                }
                //Specify the port B input clock enable
                if(ram_info.port_b_dataout_aclr) {
                    add_port(get_next_port_idx(node, existing_clr_idxs), node, ram_info.port_b_dataout_aclr, "portb_dataout_aclr");
                }
                //Specify the port B output clock enable
                if(ram_info.port_b_dataout_sclr) {
                    add_port(get_next_port_idx(node, existing_clr_idxs), node, ram_info.port_b_dataout_sclr, "portb_dataout_sclr");
                }

                //if there is a possibility that user instantiates 
                //the primitive directly, hooking up the clear
                // ports while setting the related parameters such that the clears are 
                //not driving any of the clear ports of the registers
                //then this assertion will not hold and should be removed
                VTR_ASSERT(existing_clr_idxs.empty());
                VTR_ASSERT(find_vqm_port_index(node, "sclr") < 0);
                VTR_ASSERT(find_vqm_port_index(node, "aclr") < 0);
            }
        }


    }

    cout << "\t>> Elaborated " << num_clocks_added << " clocks accross " << num_ram_blocks_processed << " ram blocks" << endl;

}

void expand_dsp_clocks(t_module* module) {
    int num_ram_blocks_processed = 0;
    int num_clocks_added = 0;
    for (int i = 0; i < module->number_of_nodes; ++i) {
        t_node* node = module->array_of_nodes[i];

        if (strcmp(node->type, "fourteennm_mac") == 0 || strcmp(node->type, "fourteennm_fp_mac") == 0) {
            ++num_ram_blocks_processed;
            DSPInfo dsp_info = get_dsp_info(node);

            //Stratix  10 dsp blocks use a 3-bit wide clock port to specify the clocks, and use params
            //to define which clock controls what port
            //
            //To simplify things in down stream tools (since BLIF doesn't support params) we replace the 
            //VQM clocks with the following ports:
            //   
            //   * clock_ax     //Clock capturing input data to port ax
            //   * clock_ay     //Clock capturing input data to port ay
            //   * clock_az     //Clock capturing input data to port az
            //   * clock_bx     //Clock capturing input data to port bx
            //   * clock_by     //Clock capturing input data to port by
            //   * clock_bz     //Clock capturing input data to port bz
            //   * clock_coef_sel_a     //Clock capturing input data to port coef_sel_a
            //   * clock_coef_sel_b     //Clock capturing input data to port coef_sel_b
            //   * clock_ay_scan_in     //Clock capturing input data to port ay_scan_in
            //   * clock_accumulate     //Clock capturing input data to port accumulate
            //   * clock_load_const     //Clock capturing input data to port load_const
            //   * clock_negate     //Clock capturing input data to port negate
            //   * clock_sub     //Clock capturing input data to port sub
            //   * clock_chainout     //Clock capturing input data to port chainout
            //   * clock_output     //Clock capturing input data to port output
            //
            //We set these to the appropriate net based on the data set in VQM params

            //Find and record the existing clk ports
            // We do this so we can overwrite them
            vector<int> existing_clk_idxs_vec = find_vqm_port_indices(node, "clk");
            
            std::set<int> existing_clk_idxs(existing_clk_idxs_vec.begin(), existing_clk_idxs_vec.end());
  

            if (dsp_info.port_ax_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, dsp_info.port_ax_clock, "ax_clk");
                ++num_clocks_added;
            }
            if (dsp_info.port_ay_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, dsp_info.port_ay_clock, "ay_clk");
                ++num_clocks_added;
            }
            if (dsp_info.port_az_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, dsp_info.port_az_clock, "az_clk");
                ++num_clocks_added;
            }
            if (dsp_info.port_bx_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, dsp_info.port_bx_clock, "bx_clk");
                ++num_clocks_added;
            }
            if (dsp_info.port_by_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, dsp_info.port_by_clock, "by_clk");
                ++num_clocks_added;
            }
            if (dsp_info.port_bz_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, dsp_info.port_bz_clock, "bz_clk");
                ++num_clocks_added;
            }
            if (dsp_info.port_coef_sel_a_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, dsp_info.port_coef_sel_a_clock, "coef_sel_a_clk");
                ++num_clocks_added;
            }
            if (dsp_info.port_coef_sel_b_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, dsp_info.port_coef_sel_b_clock, "coef_sel_b_clk");
                ++num_clocks_added;
            }
            if (dsp_info.port_ay_scan_in_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, dsp_info.port_ay_scan_in_clock, "ay_scan_in_clk");
                ++num_clocks_added;
            }
            if (dsp_info.port_accumulate_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, dsp_info.port_accumulate_clock, "accumulate_clk");
                ++num_clocks_added;
            }
            if (dsp_info.port_load_const_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, dsp_info.port_load_const_clock, "loadconst_clk");
                ++num_clocks_added;
            }
            if (dsp_info.port_negate_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, dsp_info.port_negate_clock, "negate_clk");
                ++num_clocks_added;
            }
            if (dsp_info.port_sub_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, dsp_info.port_sub_clock, "sub_clk");
                ++num_clocks_added;
            }
            if (dsp_info.port_chainout_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, dsp_info.port_chainout_clock, "chainout_clk");
                ++num_clocks_added;
            }
            if (dsp_info.port_output_clock) {
                add_port(get_next_port_idx(node, existing_clk_idxs), node, dsp_info.port_output_clock, "output_clk");
                ++num_clocks_added;
            }

            set<int>::iterator itr;
   
            for (itr = existing_clk_idxs.begin(); itr != existing_clk_idxs.end(); itr++){
                remove_node_port(node, *itr);
            }

            VTR_ASSERT(find_vqm_port_index(node, "clk") < 0);

 
        }


    }

    cout << "\t>> Elaborated " << num_clocks_added << " clocks accross " << num_ram_blocks_processed << " ram blocks" << endl;

}

void check_and_fix_clock_to_normal_port_connections(t_module* module, t_arch* arch, t_logical_block_type* arch_types, int num_types, string device) {
    //Removes connections to clock ports if the net is not driven by a clock port.
    //VPR does not allow clock nets (anything that touches a clock pin) to connect
    //to non-clock pins.
    //
    // However, this can occur with some blocks, notably the PLL.
    //
    //   In the PLL case, the PLL 'locked' output is synchronized by feeding it
    //   to a DFF and LUT. However, the 'locked' signal is used as the DFF clock:
    //
    //                              ----------                -------------
    //                              |   DFF  |                |   LUT     |
    //                              |        |                |           |
    //   --------|            ------|clk    d|----------------|dataa      |
    //     PLL   |            |     |        |                |           |
    //           |            |     |        |                |       comb|-----> locked_sync
    //           |            |     |        |                |           |
    //     locked|------------|     ----------          ------|datab      |
    //           |            |                         |     |           |
    //   --------|            |-------------------------|     -------------
    //
    // The solution we implement here is to to cut the connection from 'locked' to
    // the DFF clk.  While this is of course not functionally correct, it should
    // have minimal impact on timing as the longer combinational path from the PLL
    // to LUT exists. 
    //
    // However, VPR also requires that any primitive with a clock port must have a
    // clock connection, so we pick a valid clock (basically at random) and connect it
    // up to the clock port recently disconnected DFF.clk port.  
    //
    // TODO: Come-up with a better way to figure out what clock to hook-up
    int num_clock_pin_connections_removed = 0;

    //Identify architecture block pins which are clocks
    t_global_ports clock_ports = identify_primitive_global_pins(arch, arch_types, num_types, true);

    //Identify nets which are clock signals since they are
    // connected to clock pins
    t_global_nets clock_nets = identify_global_nets(module, clock_ports);


    if(clock_nets.size() > 0) {

        //Identify the clock nets that are not really clock nets (they are driven
        // by a non-clock port)
        t_global_nets false_clock_nets;
        map<t_pin_def*, t_pin_def*> associated_clock; //From a clock net to a node pin
        for(int i = 0; i < module->number_of_nodes; ++i) {
            t_node* node = module->array_of_nodes[i];

            for(int j = 0; j < node->number_of_ports; j++) {
                t_node_port_association* node_port = node->array_of_ports[j];

                for(t_global_nets::iterator clock_net_iter = clock_nets.begin(); clock_net_iter != clock_nets.end(); clock_net_iter++) {
                    t_pin_def* clock_net = *clock_net_iter;

                    if(node_port->associated_net == clock_net) {
                        //node_port connects to a clock net
                        //check whether it is the driver

                        //Find the model
                        LogicalModelId arch_model_id = find_model_in_architecture(arch->models, node, device);
                        const t_model& arch_model = arch->models.get_model(arch_model_id);

                        //Look-up the arch model port
                        t_model_ports* arch_model_port = find_port_in_architecture_model(arch_model, node_port);

                        if(arch_model_port->dir == OUT_PORT) {
                            //This is the driver
                            
                            if(!is_node_port_global(node, node_port, clock_ports)) {
                                //Non clock driving clock net, we need to remove clock ports
                                //connecting to this net

                                //Hardcode for Stratix IV PLLs, assume that if 'clk' appears in the port name 
                                //than it is a legitimate clock (such as those produced by a PLL)
                                //
                                //Need to come up with a better way to figure this out
                                if(strstr(node_port->port_name, "clk") == NULL) {
                                    //Didn't find "clk" in the port name, not the PLL special case
                                    if(verbose_mode) {
                                        cout << "\t\tIdentified false clock net " << clock_net->name << " driven by " << node->type << "." << node_port->port_name << endl;
                                    }
                                    false_clock_nets.insert(clock_net);

                                    t_pin_def* associated_clock_net = find_associated_clock_net(node, clock_net, clock_nets);

                                    if(associated_clock_net != NULL) {
                                        associated_clock[clock_net] = associated_clock_net;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }

        //Identify any clocks generated by inverting assignments from false clocks
        // We mark these as false clocks as well, since the inverters are removed
        // later when we write out the blif
        for(int i = 0; i < module->number_of_assignments; i++) {
            t_assign* assign = module->array_of_assignments[i];

            if(assign->inversion == T_TRUE && false_clock_nets.count(assign->source) > 0) {
                VTR_ASSERT(clock_nets.count(assign->target) > 0); //Target should have been identified as a clock

                if(verbose_mode) {
                    cout << "\t\tIdentified inverted false clock net " << assign->target->name << " driven by assignment from " << assign->source->name << endl;
                }

                false_clock_nets.insert(assign->target); //Mark as false
            }
        }

        //Identify a valid clock to replace false clock connections with
        //We must do this, since VPR does not allow primitives with clock ports
        //to not have any clock connections
        VTR_ASSERT(false_clock_nets.size() <= clock_nets.size());

        t_pin_def* valid_clock_net = NULL;
        for(t_global_nets::iterator clock_net_iter = clock_nets.begin(); clock_net_iter != clock_nets.end(); clock_net_iter++) {
            t_pin_def* clock_net = *clock_net_iter;
            if(false_clock_nets.count(clock_net)) {
                continue; //It is a false clock
            } else if (clock_net->type == PIN_WIRE || clock_net->type == PIN_INPUT) {
                valid_clock_net = clock_net;
                break;
            }
        }
        VTR_ASSERT(valid_clock_net != NULL);
        
        //Remove clock port connections to all false clock nets
        for(int i = 0; i < module->number_of_nodes; ++i) {
            t_node* node = module->array_of_nodes[i];

            for(int j = 0; j < node->number_of_ports; j++) {
                t_node_port_association* node_port = node->array_of_ports[j];

                for(t_global_nets::iterator false_clock_net_iter = false_clock_nets.begin(); false_clock_net_iter != false_clock_nets.end(); false_clock_net_iter++) {
                    t_pin_def* false_clock_net = *false_clock_net_iter;

                    if(node_port->associated_net == false_clock_net) {
                        if(is_node_port_global(node, node_port, clock_ports)) {
                            //This is a clock port connecting to a false clock net
                            //  We will change this connection to avoid errors in VPR

                            //Reverse look-up of a potential clock associated with the one we are
                            //disconnecting
                            t_pin_def* associated_clock_net = valid_clock_net; //Default
                            if(associated_clock.count(false_clock_net) > 0 && false_clock_nets.count(associated_clock[false_clock_net]) == 0) {
                                associated_clock_net = associated_clock[false_clock_net];
                            }
                            VTR_ASSERT(associated_clock_net != NULL);


                            if(verbose_mode) {
                                cout << "\t\tRemoving connection from " << node->type << "." << node_port->port_name << " '" << node->name << "' to net " << false_clock_net->name;
                                cout << " and replacing it with a connection to net " << associated_clock_net->name << endl;
                            }
                            node->array_of_ports[j]->associated_net = associated_clock_net;

                            //Check if the net has any other driver, if it doesn't
                            //then add the pin as a global input
                            num_clock_pin_connections_removed++;
                        }
                    }
                }
            }
        }
        cout << "\t>> Removed " << num_clock_pin_connections_removed << " connetions from false clock nets to clock pins" << endl;

        //Re-determine clock nets and remove any remaining data/clock connections
        clock_nets = identify_global_nets(module, clock_ports);

        //Remove connections from (valid) clock nets to data pins
        int num_data_pin_clock_connections_removed = 0;
        for(int i = 0; i < module->number_of_nodes; ++i) {
            t_node* node = module->array_of_nodes[i];

            for(int j = 0; j < node->number_of_ports; j++) {
                t_node_port_association* node_port = node->array_of_ports[j];

                //Find the model
                LogicalModelId arch_model_id = find_model_in_architecture(arch->models, node, device);
                const t_model& arch_model = arch->models.get_model(arch_model_id);

                //Look-up the arch model port
                t_model_ports* arch_model_port = find_port_in_architecture_model(arch_model, node_port);

                if(!arch_model_port->is_clock && arch_model_port->dir == IN_PORT &&
                   clock_nets.count(node_port->associated_net)) {
                    //Not a clock port, but an input port connected to a real clock net => must disconnect it!
                    // Note: VPR allows regular ports to drive clock nets, but not be driven by them
                    remove_node_port(node, j);
                    if(verbose_mode) {
                        cout << "\t\tRemoving clock to data pin connection from " << node->type << "." << node_port->port_name;
                        cout << " to net " << node_port->associated_net->name << endl;
                    }
                    num_data_pin_clock_connections_removed++;
                }
            }
        }

        //Remove connections from (valid) clock nets to assignments, since VPR treats assignments as LUTs
        //they can not be driven by clocks
        for(int i = 0; i < module->number_of_assignments; i++) {
            t_assign* assign = module->array_of_assignments[i];

            if(clock_nets.count(assign->source)) {
                //This assignment is driven by a valid clock => must disconnect it

                if(verbose_mode) {
                    cout << "\t\tRemoving clock to assignment connection from " << assign->source->name << " to " << assign->target->name << endl;

                }

                //Set the assignment to a constant value
                assign->source = NULL;
                assign->value = 1;

                num_data_pin_clock_connections_removed++;
            }
        }

        cout << "\t>> Removed " << num_data_pin_clock_connections_removed << " connections from clock nets to data pins" << endl;
    } else {
        cout << "\t>> No clock nets found." << endl;
    }
}

t_pin_def* find_associated_clock_net(t_node* node, t_pin_def* clock_net, t_global_nets clock_nets) {
    for(int j = 0; j < node->number_of_ports; j++) {
        t_node_port_association* node_port = node->array_of_ports[j];

        if(clock_nets.count(node_port->associated_net) && node_port->associated_net != clock_net) {
            return node_port->associated_net;
        }
    }
    return NULL;
}

//============================================================================================
//============================================================================================
void decompose_multiclock_blocks(t_module* module, t_arch* /*arch*/, t_logical_block_type* /*arch_types*/, int /*num_types*/) {
    //Identify netlist multi-clock primitives
    vector<t_node*> multiclock_blocks;
    for(int i = 0; i < module->number_of_nodes; ++i) {

        t_node* node = module->array_of_nodes[i];

        if(strcmp(node->type, "stratixiv_ram_block") == 0) {

            int clock_count = 0;
            for(int j = 0; j < node->number_of_ports; j++) {
                t_node_port_association* node_port = node->array_of_ports[j];

                //TODO: don't hard code this, ideally somehow the arch file should describe which
                //      block types can have multiple clocks
                if(strstr(node_port->port_name, "clk") != NULL) {
                    clock_count++;
                }
            }

            if(clock_count >= 2) {
                cout << "\t\t>> Found " << node->type << " with " << clock_count << " clocks." << endl;
                multiclock_blocks.push_back(node);
            }
        }
    }

    cout << "\t\t>> Found "<< multiclock_blocks.size() << " multiclock blocks in total" << endl;
    cout << endl;


    //Split the netlist primitives into two types
    duplicate_and_split_multiclock_blocks(module, multiclock_blocks);
    
}

void duplicate_and_split_multiclock_blocks(t_module* module, vector<t_node*>& multiclock_blocks) {
    /*
     *  We must split multi-clock blocks into several primitive blocks since VPR
     *  currently only supports primitives with a single clock.
     *
     *  The key idea is to duplicate the ram node, with one primitive for each clock.
     *
     *  We also add an extra 'dummy' connection between them which is later used
     *  by the VPR packer (using molecules) to ensure that these are always packed
     *  together.
     *
     *  For example:
     *
     *     Given a simple dual port, dual clock ram block in the VQM netlist:
     *
     *                    --------------------
     *                    |     orig_ram     |
     *                    |                  |
     *           -------->|data_a      data_b|-------->
     *                    |                  | 
     *           -------->|addr_a      addr_b|<--------
     *                    |                  |
     *           -------->|clk_a        clk_b|<--------
     *                    |                  |
     *                    --------------------
     *
     *     We will transform it to:
     *
     *                    --------------------
     *                    | split_orig_ram_a |
     *                    |                  |
     *           -------->|data_a      data_b|
     *                    |                  | 
     *           -------->|addr_a      addr_b|
     *                    |                  |
     *           -------->|clk_a        clk_b|
     *                    |                  |
     *                    |             dummy|---|
     *                    |                  |   |
     *                    --------------------   |
     *                                           |
     *               ----------------------------|
     *               |
     *               |    --------------------
     *               |    | split_orig_ram_b |
     *               |    |                  |
     *               |    |data_a      data_b|------->
     *               |    |                  | 
     *               |    |addr_a      addr_b|<-------
     *               |    |                  |
     *               |    |clk_a        clk_b|<-------
     *               |    |                  |
     *               |--->|dummy             |
     *                    |                  |
     *                    --------------------
     *
     *
     * Breaking things down the following work must be done:
     *   1) Duplicate orig_ram to create split_orig_ram_b
     *   2) Rename the block names and types
     *   3) Disconnect port b related singals on split_orig_ram_a
     *   4) Disconnect port a related singals on split_orig_ram_b
     *   5) Add dummy output to split_orig_ram_a
     *   6) Add dummy input to split_orig_ram_b
     */

    int dummy_net_count = 0;
    for(vector<t_node*>::iterator iter = multiclock_blocks.begin(); iter != multiclock_blocks.end(); ++iter) {
        t_node* orig_node = *iter;

        //cout << "Node " << orig_node->name << " (" << orig_node->type << ")" << endl;
        //dump_node_ports(orig_node);

        size_t new_len = 0;

        //1) Duplicate the original block and insert the new copy
        t_node* split_node_b = duplicate_node(orig_node);

        module->number_of_nodes++;
        module->array_of_nodes = (t_node**) vtr::realloc(module->array_of_nodes, sizeof(t_node*)*module->number_of_nodes);
        module->array_of_nodes[module->number_of_nodes-1] = split_node_b;

        //2) Rename the block names and types
        t_node* split_node_a = orig_node; //Overwrite the original


        //Give 'A' a unique type
        new_len = strlen(split_node_a->type);
        new_len += strlen(SPLIT_A_POSTFIX);
        char* old_type = split_node_a->type;
        split_node_a->type = (char*) vtr::malloc(sizeof(*split_node_a->type)*(new_len+1));
        snprintf(split_node_a->type, new_len+1, "%s%s", old_type, SPLIT_A_POSTFIX);
        free(old_type);

        //Give 'A' a unique name 
        new_len = strlen(split_node_a->name);
        new_len += strlen(SPLIT_A_POSTFIX);
        char* old_name = split_node_a->name;
        split_node_a->name = (char*) vtr::malloc(sizeof(*split_node_a->name)*(new_len+1));
        snprintf(split_node_a->name, new_len+1, "%s%s", old_name, SPLIT_A_POSTFIX);
        free(old_name);

        //Give 'B' a unique type
        new_len = strlen(split_node_b->type);
        new_len += strlen(SPLIT_B_POSTFIX);
        old_type = split_node_b->type;
        split_node_b->type = (char*) vtr::malloc(sizeof(*split_node_b->type)*(new_len+1));
        snprintf(split_node_b->type, new_len+1, "%s%s", old_type, SPLIT_B_POSTFIX);
        free(old_type);

        //Give 'B' a unique name 
        new_len = strlen(split_node_b->name);
        new_len += strlen(SPLIT_B_POSTFIX);
        old_name = split_node_b->name;
        split_node_b->name = (char*) vtr::malloc(sizeof(*split_node_b->name)*(new_len+1));
        snprintf(split_node_b->name, new_len+1, "%s%s", old_name, SPLIT_B_POSTFIX);
        free(old_name);

        //3) Determine on which entity each port should be connected
        map<t_node_port_association*, t_node*> node_a_port_to_node_map = map_ports_to_split_blocks(split_node_a, split_node_a, split_node_b);
        map<t_node_port_association*, t_node*> node_b_port_to_node_map = map_ports_to_split_blocks(split_node_b, split_node_a, split_node_b);

        //4) Disconnect port signals on 'A'
        size_t num_ports_removed = 0;
        for(int i = 0; i < split_node_a->number_of_ports; i++) {
            t_node_port_association* node_port = split_node_a->array_of_ports[i];

            VTR_ASSERT(node_a_port_to_node_map.count(node_port));

            if(node_a_port_to_node_map[node_port] != split_node_a) {
                //Disconnect this port
                num_ports_removed++;
                free_port_association(split_node_a->array_of_ports[i]);
                split_node_a->array_of_ports[i] = NULL;
            }
        }
        
        //Reallocate
        t_node_port_association** new_port_array = (t_node_port_association**) vtr::malloc(sizeof(t_node_port_association*)*(split_node_a->number_of_ports - num_ports_removed));
        size_t index = 0;
        for(int i = 0; i < split_node_a->number_of_ports; i++) {
            t_node_port_association* node_port = split_node_a->array_of_ports[i];

            if(node_port != NULL) {
                VTR_ASSERT(index < split_node_a->number_of_ports - num_ports_removed);
                new_port_array[index] = node_port;
                index++;
            }
        }
        //Replace the old array
        free(split_node_a->array_of_ports);
        split_node_a->array_of_ports = new_port_array;
        split_node_a->number_of_ports = split_node_a->number_of_ports - num_ports_removed;
        
        //cout << "Split node a: " << split_node_a->type << endl;
        //dump_node_ports(split_node_a);


        //4) Disconnect port signals on 'B'
        num_ports_removed = 0;
        for(int i = 0; i < split_node_b->number_of_ports; i++) {
            t_node_port_association* node_port = split_node_b->array_of_ports[i];
            
            VTR_ASSERT(node_b_port_to_node_map.count(node_port));

            if(node_b_port_to_node_map[node_port] != split_node_b) {
                //Disconnect this port
                num_ports_removed++;
                free_port_association(split_node_b->array_of_ports[i]);
                split_node_b->array_of_ports[i] = NULL;
            }
        }
        
        new_port_array = (t_node_port_association**) vtr::malloc(sizeof(t_node_port_association*)*(split_node_b->number_of_ports - num_ports_removed));
        index = 0;
        for(int i = 0; i < split_node_b->number_of_ports; i++) {
            t_node_port_association* node_port = split_node_b->array_of_ports[i];

            if(node_port != NULL) {
                VTR_ASSERT(index < split_node_b->number_of_ports - num_ports_removed);
                new_port_array[index] = node_port;
                index++;
            }
        }
        //Replace the old array
        free(split_node_b->array_of_ports);
        split_node_b->array_of_ports = new_port_array;
        split_node_b->number_of_ports = split_node_b->number_of_ports - num_ports_removed;

        //cout << "Split node b: " << split_node_b->type << endl;
        //dump_node_ports(split_node_b);

        //5) Create dummy net to connect 'A' to 'B', used by packer molecules to always place these together
        module->number_of_pins++;
        module->array_of_pins = (t_pin_def**) vtr::realloc(module->array_of_pins, sizeof(t_pin_def*)*module->number_of_pins);

        //Create the new net
        t_pin_def* new_net = (t_pin_def*) vtr::malloc(sizeof(t_pin_def));

        char buf[50];
        snprintf(buf, sizeof(char)*50, DUMMY_NET_NAME_FORMAT, dummy_net_count);
        size_t new_net_name_length = strlen(buf) + 1;
        new_net->name = (char*) vtr::malloc(new_net_name_length * sizeof(char));
        strncpy(new_net->name, buf, new_net_name_length);
        new_net->left = 0;
        new_net->right = 0;
        new_net->indexed = T_FALSE;
        new_net->type = PIN_WIRE;

        //Insert the new net
        module->array_of_pins[module->number_of_pins-1] = new_net;
        dummy_net_count++;

        //5) Add dummy signal to 'A'
        split_node_a->number_of_ports++;
        split_node_a->array_of_ports = (t_node_port_association**) vtr::realloc(split_node_a->array_of_ports, split_node_a->number_of_ports*sizeof(t_node_port_association*));

        t_node_port_association* new_port_a = (t_node_port_association*) vtr::malloc(sizeof(t_node_port_association));
        new_port_a->port_name = (char*) vtr::malloc(sizeof(char)*strlen(DUMMY_A_PORT_NAME)+1);
        snprintf(new_port_a->port_name, strlen(DUMMY_A_PORT_NAME)+1, "%s", DUMMY_A_PORT_NAME);
        new_port_a->port_index = -1;
        new_port_a->associated_net = new_net;
        new_port_a->wire_index = 0;

        split_node_a->array_of_ports[split_node_a->number_of_ports-1] = new_port_a;

        //6) Add dummy signal to 'B'
        split_node_b->number_of_ports++;
        split_node_b->array_of_ports = (t_node_port_association**) vtr::realloc(split_node_b->array_of_ports, split_node_b->number_of_ports*sizeof(t_node_port_association*));

        t_node_port_association* new_port_b = (t_node_port_association*) vtr::malloc(sizeof(t_node_port_association));
        new_port_b->port_name = (char*) vtr::malloc(sizeof(char)*strlen(DUMMY_B_PORT_NAME)+1);
        snprintf(new_port_b->port_name, strlen(DUMMY_B_PORT_NAME)+1, "%s", DUMMY_B_PORT_NAME);
        new_port_b->port_index = -1;
        new_port_b->associated_net = new_net;
        new_port_b->wire_index = 0;

        split_node_b->array_of_ports[split_node_b->number_of_ports-1] = new_port_b;

    }
}

void dump_node_ports(t_node* node) {
    for(int i = 0; i < node->number_of_ports; i++) {
        t_node_port_association* node_port = node->array_of_ports[i];

        cout << "\t" << node_port->port_name << " (" << node_port->associated_net->name << ")" << endl;
    }
}

t_node_parameter* find_node_param(t_node* node, const char* param_name) {
    for(int i = 0; i < node->number_of_params; i++) {
        t_node_parameter* param = node->array_of_params[i];

        if(strcmp(param->name, param_name) == 0) {
            return param;
        }
    }
    return NULL;
}

t_node* duplicate_node(t_node* orig_node) {
    t_node* new_node = (t_node*) vtr::malloc(sizeof(t_node));
    
    //Copy each field
    new_node->type = strdup(orig_node->type);
    new_node->name = strdup(orig_node->name);

    new_node->number_of_params = orig_node->number_of_params;
    new_node->array_of_params = (t_node_parameter**) vtr::malloc(sizeof(t_node_parameter*)*orig_node->number_of_params);
    for(int i = 0; i < orig_node->number_of_params; i++) {
        new_node->array_of_params[i] = duplicate_param(orig_node->array_of_params[i]);
    }
    
    new_node->number_of_ports = orig_node->number_of_ports;
    new_node->array_of_ports = (t_node_port_association**) vtr::malloc(sizeof(t_node_port_association*)*orig_node->number_of_ports);
    for(int i = 0; i < orig_node->number_of_ports; i++) {
        new_node->array_of_ports[i] = duplicate_port(orig_node->array_of_ports[i]);
    }

    return new_node;
}

t_node_parameter* duplicate_param(t_node_parameter* orig_param) {
    t_node_parameter* new_param = (t_node_parameter*) vtr::malloc(sizeof(t_node_parameter));
    
    new_param->name = strdup(orig_param->name);
    new_param->type = orig_param->type;
    new_param->value = orig_param->value;

    return new_param;
}

t_node_port_association* duplicate_port(t_node_port_association* orig_port) {
    t_node_port_association* new_port = (t_node_port_association*) vtr::malloc(sizeof(t_node_port_association));

    new_port->port_name = strdup(orig_port->port_name);
    new_port->port_index = orig_port->port_index;
    new_port->associated_net = orig_port->associated_net;
    new_port->wire_index = orig_port->wire_index;

    return new_port;
}

map<t_node_port_association*, t_node*> map_ports_to_split_blocks(t_node* orig_node, t_node* split_node_a, t_node* split_node_b) {
    //This map is used to connect/disconnect the appropriate ports
    // for each of the two split instances.
    // The key is the pointer to the node port, the value
    // is a pointer to split node it is associated with
    map<t_node_port_association*, t_node*> port_to_node_map; 
    
    //Initially split_node_a has all ports connected
    for(int i = 0; i < orig_node->number_of_ports; i++) {
        t_node_port_association* node_port = orig_node->array_of_ports[i];

        //This section based on the QUIP WYSWIG documentation for Stratix III (same as Stratix IV)
        // see 'stratixiii_ram_wys_eda.pdf'
        //
        // From that document: 
        //     "An important note here is that although the port B inputs can choose between clk0
        //      and clk1, the inputs on the same port do not allow the use of different clocks. 
        //      They must be synchronous to the same clock. So if port B data in uses clk0, port B 
        //      addresses can’t use clk1."
        //
        //
        // By the above logic we need to check only a subset of parameters.  Specifically we can
        // conclude:
        //    1) portadataout clock is determined by the 'port_a_data_out_clock' parameter, and may be
        //       none if unregistered
        //    2) portbdataout clock is determined by the 'port_b_data_out_clock' parameter, and may be
        //       none if unregistered
        //    3) Any 'porta*' INPUT signal must be clocked by clk0
        //    4) Any 'portb*' INPUT signal must be clocked by the clock specified by the
        //       'port_b_address_clock' (or any of the other port_b input clock parameters, since they
        //       must be the same)
        //
        // Additionally the following conclusions can also be drawn (see document for details): 
        //    5) ena0 and ena2 are associated with clk0
        //    6) ena1 and ena3 are associated with clk1
        //    7) eccstatus clock is determined by the 'eccstatus_clock' parameter, and may be none if
        //       unregistered
        //    8) The clr0/clr1 signals associated clocks are determined by the parameters: 
        //          'eccstatus_clear' (and by extension 'eccstatus_clock'),
        //          'port_a_data_out_clear', and ''port_b_data_out_clear
        //     
        if (strcmp(node_port->port_name, "portadataout") == 0) {
            //Check the port_a_data_out_clock parameter
            t_node_parameter* node_param = find_node_param(orig_node, "port_a_data_out_clock");
            if(node_param == NULL) {
                //Unspecified, assume none and map to node a
                port_to_node_map[node_port] = split_node_a;
                
            } else {
                VTR_ASSERT(node_param->type == NODE_PARAMETER_STRING);

                if(strcmp(node_param->value.string_value, "clock0") == 0) {
                    port_to_node_map[node_port] = split_node_a;
                } else if (strcmp(node_param->value.string_value, "clock1") == 0) {
                    port_to_node_map[node_port] = split_node_b;
                } else {
                    port_to_node_map[node_port] = split_node_a;
                }

            }
            
        } else if (strcmp(node_port->port_name, "portbdataout") == 0) {
            //Check the port_b_data_out_clock parameter
            t_node_parameter* node_param = find_node_param(orig_node, "port_b_data_out_clock");
            VTR_ASSERT(node_param != NULL);
            if(node_param == NULL) {
                //Unspecified, assume none and map to node b
                port_to_node_map[node_port] = split_node_b;
                
            } else {
                VTR_ASSERT(node_param->type == NODE_PARAMETER_STRING);

                if(strcmp(node_param->value.string_value, "clock0") == 0) {
                    port_to_node_map[node_port] = split_node_a;
                } else if (strcmp(node_param->value.string_value, "clock1") == 0) {
                    port_to_node_map[node_port] = split_node_b;
                } else {
                    port_to_node_map[node_port] = split_node_b;
                }
            }

        } else if (strcmp(node_port->port_name, "clk0") == 0 || strstr(node_port->port_name, "porta") != NULL ||
                   strcmp(node_port->port_name, "ena0") == 0 || strcmp(node_port->port_name, "ena2") == 0) {
            //All remaining 'porta*', ena0 and ena2 ports are clocked by clk0
            port_to_node_map[node_port] = split_node_a;
            
        } else if (strcmp(node_port->port_name, "clk1") == 0 || strstr(node_port->port_name, "portb") != NULL ||
                   strcmp(node_port->port_name, "ena1") == 0 || strcmp(node_port->port_name, "ena3") == 0) {
            //Check the port_b_address_clock parameter, must be defined if port b is used.
            // Port B must be used since this block has multiple clocks
            t_node_parameter* node_param = find_node_param(orig_node, "port_b_address_clock");
            VTR_ASSERT(node_param != NULL);
            VTR_ASSERT(node_param->type == NODE_PARAMETER_STRING);

            if(strcmp(node_param->value.string_value, "clock0") == 0) {
                port_to_node_map[node_port] = split_node_a;
            } else if (strcmp(node_param->value.string_value, "clock1") == 0) {
                port_to_node_map[node_port] = split_node_b;
            } else {
                VTR_ASSERT(0);
            }
            
        
        } else if (strcmp(node_port->port_name, "eccstatus") == 0) {
            //Check the eccstatus_clock parameters
            t_node_parameter* node_param = find_node_param(orig_node, "eccstatus_clock");
            VTR_ASSERT(node_param != NULL);
            VTR_ASSERT(node_param->type == NODE_PARAMETER_STRING);

            if(strcmp(node_param->value.string_value, "clock0") == 0) {
                port_to_node_map[node_port] = split_node_a;
            } else if (strcmp(node_param->value.string_value, "clock1") == 0) {
                port_to_node_map[node_port] = split_node_b;
            } else {
                VTR_ASSERT(0);
            }
           
        } else if (strstr(node_port->port_name, "clr0") != NULL) {
            //Check the port_a_data_out_clear, port_b_data_out_clear, and eccstatus_clear parameters
            t_node_parameter* node_param = find_node_param(orig_node, "port_a_data_out_clear");
            if(node_param != NULL) {
                VTR_ASSERT(node_param->type == NODE_PARAMETER_STRING);
                if(strcmp(node_param->value.string_value, "clear0") == 0) {
                    port_to_node_map[node_port] = split_node_a;
                    continue;
                }
            }
            node_param = find_node_param(orig_node, "port_b_data_out_clear");
            if(node_param != NULL) {
                VTR_ASSERT(node_param->type == NODE_PARAMETER_STRING);
                if(strcmp(node_param->value.string_value, "clear0") == 0) {
                    port_to_node_map[node_port] = split_node_b;
                    continue;
                }
            }
            node_param = find_node_param(orig_node, "eccstatus_clear");
            if(node_param != NULL) {
                VTR_ASSERT(node_param->type == NODE_PARAMETER_STRING);
                if(strcmp(node_param->value.string_value, "clear0") == 0) {
                    t_node_parameter* node_param_clock = find_node_param(orig_node, "eccstatus_clock");
                    VTR_ASSERT(node_param_clock != NULL);
                    VTR_ASSERT(node_param_clock->type == NODE_PARAMETER_STRING);

                    if(strcmp(node_param_clock->value.string_value, "clock0") == 0) {
                        port_to_node_map[node_port] = split_node_a;
                    } else if (strcmp(node_param_clock->value.string_value, "clock1") == 0) {
                        port_to_node_map[node_port] = split_node_b;
                    } else {
                        VTR_ASSERT(0);
                    }
                    continue;
                }
            }
            VTR_ASSERT(0);
        } else if (strstr(node_port->port_name, "clr0") != NULL) {
            //Check the port_a_data_out_clear, port_b_data_out_clear, and eccstatus_clear parameters
            t_node_parameter* node_param = find_node_param(orig_node, "port_a_data_out_clear");
            if(node_param != NULL) {
                VTR_ASSERT(node_param->type == NODE_PARAMETER_STRING);
                if(strcmp(node_param->value.string_value, "clear1") == 0) {
                    port_to_node_map[node_port] = split_node_a;
                    continue;
                }
            }
            node_param = find_node_param(orig_node, "port_b_data_out_clear");
            if(node_param != NULL) {
                VTR_ASSERT(node_param->type == NODE_PARAMETER_STRING);
                if(strcmp(node_param->value.string_value, "clear1") == 0) {
                    port_to_node_map[node_port] = split_node_b;
                    continue;
                }
            }
            node_param = find_node_param(orig_node, "eccstatus_clear");
            if(node_param != NULL) {
                VTR_ASSERT(node_param->type == NODE_PARAMETER_STRING);
                if(strcmp(node_param->value.string_value, "clear1") == 0) {
                    t_node_parameter* node_param_clock = find_node_param(orig_node, "eccstatus_clock");
                    VTR_ASSERT(node_param_clock != NULL);
                    VTR_ASSERT(node_param_clock->type == NODE_PARAMETER_STRING);

                    if(strcmp(node_param_clock->value.string_value, "clock0") == 0) {
                        port_to_node_map[node_port] = split_node_a;
                    } else if (strcmp(node_param_clock->value.string_value, "clock1") == 0) {
                        port_to_node_map[node_port] = split_node_b;
                    } else {
                        VTR_ASSERT(0);
                    }
                    continue;
                }
            }
            VTR_ASSERT(0); //Should never get here


        } else {
            VTR_ASSERT(0);
        }
    }

    return port_to_node_map;
}


//============================================================================================
//============================================================================================
void add_global_to_nonglobal_buffers(t_module* module, t_arch* arch, t_logical_block_type* arch_types, int num_types, string device){

    //Identify architecture block pins which are globals
    t_global_ports global_ports = identify_primitive_global_pins(arch, arch_types, num_types, false);

    //Identify nets which are global signals since they are
    // connected to global pins
    t_global_nets global_nets = identify_global_nets(module, global_ports);

    //Create an STL map which identifies the driver of each global net
    t_net_driver_map net_driver_map = identify_net_drivers(module, arch, global_ports, global_nets, device);

    //Identify global to local assignment connections
    t_assign_vec_pair global_local_assignments = identify_global_local_assignments(module, global_nets, net_driver_map);

    //Identify global to local pin connections
    t_node_port_vec_pair global_local_pins = identify_global_local_pins(module, arch, global_ports, global_nets, net_driver_map);

    //Insert buffer cells between global nets and non-global pins
    int num_buffers_inserted = insert_fake_global_buffer_cells(module, global_local_assignments, global_local_pins);

    printf("\t\tInserted %d buffers\n", num_buffers_inserted);
}


t_global_ports identify_primitive_global_pins(t_arch* /*arch*/, t_logical_block_type* arch_types, int num_types, bool clock_only){
    t_global_ports global_ports; 

    if(verbose_mode) {
        cout << "\t\tPrimitive Global Pins:" << endl;
    }
    //Add the top level pb_types
    for(int top_pb_type_index = 0; top_pb_type_index < num_types; top_pb_type_index++) {
        t_logical_block_type type = arch_types[top_pb_type_index];

        t_pb_type* top_level_pb_type = type.pb_type;

        if(top_level_pb_type != NULL) {
            t_pb_type_queue pb_type_queue;
            pb_type_queue.push(top_level_pb_type);

            while(!pb_type_queue.empty()) {
                //Process this pb_type
                t_pb_type* pb_type = pb_type_queue.front();
                pb_type_queue.pop();
               
                //A leaf (primitive) pb_type
                // this is where we should look for is_non_global_clock attributes
                if(pb_type->blif_model != NULL) {
                    for(int port_index = 0; port_index < pb_type->num_ports; port_index++) {
                        //A port on the primitive pb_type
                        t_port port = pb_type->ports[port_index];

                        //Check if the port is a global signal
                        if((!clock_only && port.is_non_clock_global) || (clock_only && port.is_clock)) {

                            //Drop the '.subckt ' prefix and the '.opmode{stuff}' postfix
                            char* blif_model_prim_name = extract_primitive_name(pb_type->blif_model);

                            //See if this pb_type is already in the global_ports
                            t_global_ports::iterator gp_iter = global_ports.find(blif_model_prim_name);

                            t_str_ports* port_strings;
                            if(gp_iter != global_ports.end()) {
                                //Found the pb_type already in the array;
                                port_strings = gp_iter->second;

                                //Check if this port already exists
                                t_str_ports::iterator sp_iter = port_strings->find(port.name);
                                if(sp_iter != port_strings->end()) {
                                    //Exists so continue
                                    continue;
                                } else {
                                    //Doesn't exist so add the new port
                                    port_strings->insert(port.name);
                                }
                            } else {
                                //Make a new set of ports and insert the current one
                                port_strings = new t_str_ports;
                                port_strings->insert(port.name);

                                //Add a new map entry for this blif model, and the global ports
                                global_ports[blif_model_prim_name] = port_strings;

                            }

                            if(verbose_mode) {
                                cout << "\t\t\t" << blif_model_prim_name << "." << port.name << endl;
                            }
                        }
                    }

                }
                    
                //Add any children pb_types in the child modes
                for(int child_mode_index = 0; child_mode_index < pb_type->num_modes; child_mode_index++) {
                    t_mode mode = pb_type->modes[child_mode_index];
                    for(int child_pb_type_index = 0; child_pb_type_index < mode.num_pb_type_children; child_pb_type_index++) {
                        t_pb_type* child_pb_type = &mode.pb_type_children[child_pb_type_index];
                        pb_type_queue.push(child_pb_type);
                    }
                }
            }
        }
    }

    if(verbose_mode) {
        cout << "\t\t\tFound: " << global_ports.size() << " global primitive pins in architecture" << endl;
    }
    return global_ports;
}

char* extract_primitive_name(char* pb_type_blif_model) {
    //Primitive blif_model must start with .subckt
    VTR_ASSERT(strncmp(BLIF_NAME_PREFIX, pb_type_blif_model, strlen(BLIF_NAME_PREFIX)) == 0);

    //Calculate the new size of the string excluding the prefix and any opmode data after the primitive name

    //First identify where the opmode starts
    int num_dots_seen = 0; //The number of '.' characters seen
    size_t string_index = 0;
    while(num_dots_seen < 2 && string_index < strlen(pb_type_blif_model)) {
        char blif_char = pb_type_blif_model[string_index];

        if(blif_char == '.') {
            num_dots_seen++;
        }
        string_index++;
    }
    //Two dots, in '.subckt stratixiv_ram_block.opmode{dual_port}'
    // or one dot in '.subckt stratixiv_lcell_comb'
    VTR_ASSERT(num_dots_seen <= 2); 

    int new_str_len = string_index; //Including the .subckt prefix and NO \0 at end
    if(num_dots_seen == 2) new_str_len -= 1; //Drop the ending '.' before opmode
    new_str_len -= strlen(BLIF_NAME_PREFIX); //Subtract the prefix (including space character)

    //Remove the .subckt prefix
    char* blif_model_no_prefix_base = pb_type_blif_model+strlen(BLIF_NAME_PREFIX); //The new base, after the prefix

    char* blif_model_no_prefix = (char*) malloc(sizeof(char)*(new_str_len+1)); //Allocate space, +1 for \0 at end
    strncpy(blif_model_no_prefix, blif_model_no_prefix_base, new_str_len); //Copy new_str_len characters
    blif_model_no_prefix[new_str_len] = '\0'; //End of string
    return blif_model_no_prefix;
}

void print_map(t_global_ports global_ports) {
    for(t_global_ports::iterator gp_iter = global_ports.begin(); gp_iter != global_ports.end(); gp_iter++) {
        char* key = gp_iter->first;
        t_str_ports* value = gp_iter->second;
        printf("Key: '%s'\n", key);
        for(t_str_ports::iterator sp_iter = value->begin(); sp_iter != value->end(); sp_iter++) {
            printf("\tValue: '%s'\n", *sp_iter);
        }
    }
}

t_global_nets identify_global_nets(t_module* module, t_global_ports global_ports) {
    /*
     * Look through each node, if its type is a key in global_ports then it
     * has some global ports on it.
     *
     * If it has global ports, check each port to see if it is in the set of
     * port strings the value in the global_ports map.
     *
     * If the port is a global port, recored the net it is connected to, as this
     * will be a global net.
     */
    t_global_nets global_nets;

    if(verbose_mode) {
        cout << "\t\tNets connected to global pins:" << endl;
    }
    for(int node_index = 0; node_index < module->number_of_nodes; node_index++) {
        t_node* node = module->array_of_nodes[node_index];

        //Check the node type
        t_global_ports::iterator gp_iter = global_ports.find(node->type);

        if(gp_iter != global_ports.end()) {
            //Found it

            t_str_ports* port_strings = gp_iter->second;

            for(int port_index = 0; port_index < node->number_of_ports; port_index++) {
                t_node_port_association* node_port = node->array_of_ports[port_index];

                //Look up the port type
                t_str_ports::iterator ports_iter = port_strings->find(node_port->port_name);

                if(ports_iter != port_strings->end()) {
                    //Found it

                    t_pin_def* associated_net = node_port->associated_net;

                    t_global_nets::iterator gn_iter = global_nets.find(associated_net);
                    if(gn_iter == global_nets.end()) {
                        //Haven't seen this global net before

                        //Add a global net
                        global_nets.insert(associated_net);

                        if(verbose_mode) {
                            cout << "\t\t\t" << associated_net->name << " (connected to at least " << node->type << "." << node_port->port_name << ")" << endl;
                        }
                    }

                }
            }

        }

    }

    //Extend the search to check for one level of assignments, since inverters/buffers may be removed later in blif conversion
    for(int assign_index = 0; assign_index < module->number_of_assignments; assign_index++) {
        t_assign* assign = module->array_of_assignments[assign_index];

        if(global_nets.count(assign->source)) {
            //This is an assignment using a global net, it is also a global net
            global_nets.insert(assign->target);

            if(verbose_mode) {
                cout << "\t\t\t" << assign->target->name <<" (connected to " << assign->source->name <<" by assignment)" << endl;
            }
        }
    }


    if(verbose_mode) {
        cout << "\t\t\tFound: " << global_nets.size() << " nets connected to at least one global primitive pin" << endl;
    }
    return global_nets;
}

t_net_driver_map identify_net_drivers(t_module* module, t_arch* arch, t_global_ports global_ports, t_global_nets global_nets, string device) {
    t_net_driver_map net_driver_map;

    int total_num_global_sinks = 0;
    int total_num_local_sinks = 0;
    int total_num_assign_sinks = 0;
    int total_num_sources = 0;

    printf("\t\tIdentify Globally Connected Net Drivers:\n");

    for(t_global_nets::iterator gn_iter = global_nets.begin(); gn_iter != global_nets.end(); gn_iter++) {
        t_pin_def* global_net = *gn_iter;

        int num_global_sinks = 0;
        int num_local_sinks = 0;
        int num_assign_sinks = 0;
        int num_sources = 0;
        
        t_net_driver net_driver;
        
        if(verbose_mode) {
            printf("\t\t\t%s (type %d):\n", global_net->name, global_net->type);
        }

        for(int assign_index = 0; assign_index < module->number_of_assignments; assign_index++) {
            t_assign* assign = module->array_of_assignments[assign_index];
            
            if(assign->source == global_net) {
                num_assign_sinks++;
            }

            if(assign->target == global_net) {
                num_sources++;

                //Save the driver type
                net_driver.driver_type = ASSIGN;
                net_driver.driver.assign = assign;
                net_driver.is_global = false; //Assignments by default are never global

            }

        }
        for(int node_index = 0; node_index < module->number_of_nodes; node_index++) {
            t_node* node = module->array_of_nodes[node_index];

            //Check each port on the node
            for(int port_index = 0; port_index < node->number_of_ports; port_index++) {
                t_node_port_association* node_port = node->array_of_ports[port_index];

                if(node_port->associated_net == global_net) {
                    /*
                     *  Since these VQM nodes are blackboxes
                     *  we do not know whether the node_port
                     *  is an input or an output.
                     *
                     *  This can be determined by querying the
                     *  architecture file.
                     */

                    //Architecture pointers
                    t_model_ports* arch_model_port;

                    //Find the model
                    LogicalModelId arch_model_id = find_model_in_architecture(arch->models, node, device);
                    const t_model& arch_model = arch->models.get_model(arch_model_id);

                    //Find the architecure model port
                    arch_model_port = find_port_in_architecture_model(arch_model, node_port);

                    if (arch_model_port->dir == IN_PORT) {
                        if(is_node_port_global(node, node_port, global_ports)) {
                            num_global_sinks++;
                        } else {
                            num_local_sinks++;
                        }
                    } else if (arch_model_port->dir == OUT_PORT) {
                        num_sources++;

                        //Save the driver type
                        net_driver.driver_type = NODE_PORT;
                        net_driver.driver.node_port.node_port = node_port;
                        net_driver.driver.node_port.node = node;
                        net_driver.is_global = is_node_port_global(node, node_port, global_ports);
                        

                    } else {
                        cout << "Error: invalid port type for port'" << node_port->port_name << "' on model '" << node->type << "' in architecture file\n";
                        exit(1);
                    }
                }
            }
        }
        total_num_sources += num_sources;
        total_num_global_sinks += num_global_sinks;
        total_num_local_sinks += num_local_sinks;
        total_num_assign_sinks += num_assign_sinks;

        if(verbose_mode) {
            printf("\t\t\t\t%d driver(s), %d global_sink(s), %d local_sink(s), %d assign_sink(s)\n", num_sources, num_global_sinks, num_local_sinks, num_assign_sinks);
        }
        VTR_ASSERT(num_sources == 1);


        /*
         *  Reconsider making an assignment drive a global, if it is mostly connected to globals
         */
        if(!net_driver.is_global) {
            float global_sink_fraction = (float) num_global_sinks / (num_global_sinks + num_local_sinks + num_assign_sinks);

            if (global_sink_fraction >= PROMOTE_NET_GLOBAL_SINK_FRAC) {
                printf("\t\t\t\tPromoting driver to global (Frac global sinks: %.2f). \n", global_sink_fraction);
                net_driver.is_global = true; 
            }
        }

        if(verbose_mode) {
            if(net_driver.driver_type == NODE_PORT) {
                printf("\t\t\t\tDriver: Node Port %s.%s\n", net_driver.driver.node_port.node->type, net_driver.driver.node_port.node_port->port_name);

            } else if (net_driver.driver_type == ASSIGN) {
                if(net_driver.driver.assign->source != NULL) {
                    printf("\t\t\t\tDriver: Assignment from %s\n", net_driver.driver.assign->source->name);

                } else {
                    printf("\t\t\t\tDriver: Assignment from constant (%d)\n", net_driver.driver.assign->value);
                }
            }

            if(net_driver.is_global) {
                printf("\t\t\t\tDriver Type: GLOBAL\n");
            } else {
                printf("\t\t\t\tDriver Type: LOCAL\n");
            }
        }
        //Place in map
        net_driver_map[global_net] = net_driver;
    }

    printf("\t\t\tFound: %d driver(s), %d global_sink(s), %d local_sink(s), %d assign_sink(s) over %zu globally connected nets\n", total_num_sources, total_num_global_sinks, total_num_local_sinks, total_num_assign_sinks, global_nets.size()); 
    return net_driver_map;
}

bool is_node_port_global(t_node* node, t_node_port_association* node_port, t_global_ports global_ports) {
    bool node_port_is_global = false;

    //Check if the node type has any global ports
    t_global_ports::iterator gp_iter = global_ports.find(node->type);
    if(gp_iter != global_ports.end()){
        //It does have global ports
        t_str_ports* global_port_strings = gp_iter->second;

        //See if node_port is in the list of global ports
        t_str_ports::iterator gps_iter = global_port_strings->find(node_port->port_name);
        if(gps_iter != global_port_strings->end()) {
            //It is in the list therefore, node_port is global
            node_port_is_global = true;
        }
    }

    return node_port_is_global;
}

t_assign_vec_pair identify_global_local_assignments(t_module* module, t_global_nets global_nets, t_net_driver_map net_driver_map){
    t_assign_vec_pair global_local_assignments;
    
    printf("\t\tGlobal <-> Local assignments:\n");

    printf("\t\t\tScanning for global assignments...\n");
    //Check assignments
    for(int assign_index = 0; assign_index < module->number_of_assignments; assign_index++) {
        t_assign* assignment = module->array_of_assignments[assign_index];
        
        t_global_nets::iterator gn_iter; //Iterator used for search

        //Check the source
        gn_iter = global_nets.find(assignment->source);
        if(gn_iter != global_nets.end()) {
            t_pin_def* associated_net = *gn_iter;

            t_net_driver net_driver = net_driver_map[associated_net];

            if(net_driver.is_global) {
                if(verbose_mode) {
                    printf("\t\t\tFound assignment using globally driven net as source! (%s -> %s)\n", assignment->source->name, assignment->target->name);
                }
                global_local_assignments.global_to_local.push_back(assignment);
            }
        }
        
        //Check the target
        gn_iter = global_nets.find(assignment->target);
        if(gn_iter != global_nets.end()) {
            t_pin_def* associated_net = *gn_iter;

            t_net_driver net_driver = net_driver_map[associated_net];

            //An assignment with target net that is marked a global has been marked for promotion
            //So save this assignment to latter insert a l2g buffer after it
            if(net_driver.is_global) {
                if(verbose_mode) {
                    printf("\t\t\tFound promoted assignment which should drive a global! (%s -> %s)\n", assignment->source->name, assignment->target->name);
                }
                global_local_assignments.local_to_global.push_back(assignment);

            }
        }

    }

    printf("\t\t\tFound %zu assignments with globally driven sources, and %zu assignments driving globals\n", global_local_assignments.global_to_local.size(), global_local_assignments.local_to_global.size());
    return global_local_assignments;
}

bool is_net_global(t_pin_def* net, t_global_nets global_nets) {
    bool net_is_global = false;
    
    if(global_nets.find(net) != global_nets.end()) {
        net_is_global = true;
    }
    
    return net_is_global;
}

t_node_port_vec_pair identify_global_local_pins(t_module* module, t_arch* /*arch*/, t_global_ports global_ports,
                                                t_global_nets global_nets, t_net_driver_map net_driver_map){
    t_node_port_vec_pair global_local_pins;

    int num_drivers = 0;
    int num_driver_sink_globals = 0;
    int num_driver_sink_locals = 0;

    printf("\t\tGlobal <-> Local Pins\n");

    printf("\t\t\tScanning netlist for global connections...\n");
    //Check each node
    for(int node_index = 0; node_index < module->number_of_nodes; node_index++) {
        t_node* node = module->array_of_nodes[node_index];

        //Check each port on the node
        for(int port_index = 0; port_index < node->number_of_ports; port_index++) {
            t_node_port_association* node_port = node->array_of_ports[port_index];
            t_pin_def* associated_net = node_port->associated_net;

            if(is_net_global(associated_net, global_nets)) {
                
                //Figure out if node_port is global
                bool node_port_is_global = is_node_port_global(node, node_port, global_ports);

                //The net driver
                t_net_driver net_driver = net_driver_map[associated_net];

                //1) node_port is the net driver
                if(net_driver.driver_type == NODE_PORT && net_driver.driver.node_port.node_port == node_port) {
                    //Pass
                    //printf("\t\t\t%s.%s (%s) is %s driver\n", node->type, node_port->port_name, node->name, associated_net->name);
                    num_drivers++;
                
                //2) node_port is the same type (global or local) as the net_driver
                } else if (net_driver.is_global == node_port_is_global){
                    //Pass
                    //printf("\t\t\t%s.%s (%s) on net %s is same type (global/local) as driver\n", node->type, node_port->port_name, node->name, associated_net->name);
                    if(net_driver.is_global) {
                        num_driver_sink_globals++;
                    } else {
                        num_driver_sink_locals++;
                    }
                
                //3) Different global/local types
                } else {
                    //3a) net_driver is global
                    if(net_driver.is_global) {
                        VTR_ASSERT(node_port_is_global == T_FALSE);

                        //Add the the appropriate list, so that a g2l buffer is added before node_port
                        global_local_pins.global_to_local.push_back(node_port);

                        if(verbose_mode) {
                            //printf("\t\t\tFound local pin using globally driven net as source [adding g2l]: %s -> %s.%s (%s)\n", associated_net->name, node->type, node_port->port_name, node->name);
                        }


                    //3b) net_driver is not global
                    } else {
                        VTR_ASSERT(node_port_is_global == true);

                        //Add the the appropriate list, so that a l2g buffer is added before node_port
                        global_local_pins.local_to_global.push_back(node_port);

                        if(verbose_mode) {
                            //printf("\t\t\tFound global pin using locally driven net as source [adding l2g]: %s -> %s.%s (%s)\n", associated_net->name, node->type, node_port->port_name, node->name);
                        }
                    }

                }
            }
        }
    }
    printf("\t\t\t Found %d driver(s)/net(s) making %d global-global conns and %d local-local conns\n", num_drivers, num_driver_sink_globals, num_driver_sink_locals);
    return global_local_pins;
}

int insert_fake_global_buffer_cells(t_module* module, t_assign_vec_pair global_local_assign, t_node_port_vec_pair global_local_pins) {
    int num_buffers_inserted = 0;

    printf("\t\tInserting Buffers...\n");
    for(t_assign_vec::iterator avec_iter = global_local_assign.global_to_local.begin(); avec_iter != global_local_assign.global_to_local.end(); avec_iter++) {
        t_assign* global_to_local_assign = *avec_iter;
        /*
         * Global to Local connections performed by assignments have a fake
         * buffer inserted before the assignment
         *  e.g.
         *       assign local_net = global_net;
         *               
         *               becomes
         *
         *       fake_gbuf fake_gbuf_inst1 (
         *           .i (global_net) //buffer input
         *           .o (global_net_localized1) 
         *       );
         * 
         *       assign local_net = global_net_localized1;
         * 
         */

        //Connect the new buffer output to the assignment
        global_to_local_assign->source = add_new_input_buffer(module, global_to_local_assign->source, G2L_BUFFER, num_buffers_inserted);
        num_buffers_inserted++;
    }

    for(t_assign_vec::iterator avec_iter = global_local_assign.local_to_global.begin(); avec_iter != global_local_assign.local_to_global.end(); avec_iter++) {
        t_assign* local_to_global_assign = *avec_iter;
        /*
         * Local to Global connections performed by assignments have a fake
         * buffer inserted after the assignment
         *  e.g.
         *       assign global_net = local_net;
         *               
         *               becomes
         * 
         *       assign preglobal_net = local_net;
         * 
         *       fake_gbuf fake_gbuf_inst1 (
         *           .i (preglobal_net) //buffer input
         *           .o (global_net) 
         *       );
         */

        t_pin_def* global_net = local_to_global_assign->target;
        t_pin_def* local_net = local_to_global_assign->source;

        //Allocate new preglobal wire
        char str_buf_cnt[50];
        snprintf(str_buf_cnt, sizeof(str_buf_cnt), FAKE_L2G_BUFFER_NEW_NET_PREGLOBAL_FORMAT, num_buffers_inserted);
        t_pin_def* preglobal_net = duplicate_pin(module, global_net->name, str_buf_cnt, local_net, PIN_WIRE); //TODO: allocate it

        //Set assignment target to the preglobal net
        local_to_global_assign->target = preglobal_net; 

        //Allocate the new buffer
        t_node* new_buffer = add_buffer(module, L2G_BUFFER, num_buffers_inserted);

        //Connect the buffer input/output
        VTR_ASSERT(new_buffer->number_of_ports == 2);
        new_buffer->array_of_ports[0]->associated_net = preglobal_net;
        new_buffer->array_of_ports[1]->associated_net = global_net;

        num_buffers_inserted++;
    }

    for(t_node_port_vec::iterator npvec_iter = global_local_pins.global_to_local.begin(); npvec_iter != global_local_pins.global_to_local.end(); npvec_iter++) {
        t_node_port_association* global_to_local_node_port = *npvec_iter;
        /*
         * Global to Local connections to a pin have a fake
         * buffer inserted before the pin
         *  e.g.
         *      some_node_type some_node_type_inst1(
         *              ...
         *          .local_in_port1(global_net),
         *              ...
         *      );
         *               
         *               becomes
         *
         *      fake_gbuf fake_g2l_buf_inst1 (
         *          .i (global_net) //buffer input
         *          .o (global_net_localized1) 
         *      );
         * 
         *      some_node_type some_node_type_inst1(
         *              ...
         *          .local_in_port1(global_net_localized1),
         *              ...
         *      );
         * 
         */

        //Connect the new buffer output to the pin
        global_to_local_node_port->associated_net = add_new_input_buffer(module, global_to_local_node_port->associated_net, G2L_BUFFER, num_buffers_inserted);
        num_buffers_inserted++;
    }
    
    for(t_node_port_vec::iterator npvec_iter = global_local_pins.local_to_global.begin(); npvec_iter != global_local_pins.local_to_global.end(); npvec_iter++) {
        t_node_port_association* local_to_global_node_port = *npvec_iter;
        /*
         * Local to Global connections performed to a pin have a fake
         * buffer inserted before the pin
         *  e.g.
         *      some_node_type some_node_type_inst1(
         *              ...
         *          .global_in_port(local_net),
         *              ...
         *      );
         *               
         *               becomes
         *
         *      fake_gbuf fake_l2g_buf_inst1 (
         *          .i (local_net) //buffer input
         *          .o (local_net_globalized1) 
         *      );
         * 
         *      some_node_type some_node_type_inst1(
         *              ...
         *          .global_in_port(local_net_globalized1),
         *              ...
         *      );
         * 
         */

        //Connect the new buffer output to the pin
        local_to_global_node_port->associated_net = add_new_input_buffer(module, local_to_global_node_port->associated_net, L2G_BUFFER, num_buffers_inserted);
        num_buffers_inserted++;
    }

    printf("\t\t\tBuffered: %zu global-local pin conns, %zu local-global pin conns, %zu global-local assignment conns, %zu local-global assignment conns.\n", global_local_pins.global_to_local.size(),   global_local_pins.local_to_global.size(), global_local_assign.global_to_local.size(), global_local_assign.local_to_global.size());
    return num_buffers_inserted;
}

t_pin_def* duplicate_pin(t_module* module, const char* name_prefix, const char* name_base, t_pin_def* src_pin, t_pin_def_type pin_type) {
    t_pin_def* new_pin = add_pin(module);

    //New name
    new_pin->name = prefix_string(name_prefix, name_base);

    //Copy values
    new_pin->left = src_pin->left;
    new_pin->right = src_pin->right;
    new_pin->indexed = src_pin->indexed;
    new_pin->type = pin_type;

    return new_pin;
}

t_pin_def* add_pin(t_module* module) {
    t_pin_def* new_net = (t_pin_def*) malloc(sizeof(t_pin_def));
   
    //Insert the new wire in the module
    module->number_of_pins++;
    module->array_of_pins = (t_pin_def**) realloc(module->array_of_pins, sizeof(t_pin_def**)*module->number_of_pins);
    module->array_of_pins[module->number_of_pins-1] = new_net;

    return new_net;
}

t_node* add_buffer(t_module* module, t_buffer_type buffer_type, int num_buffers_inserted) {
    const char* buffer_type_str = FAKE_G2L_BUFFER_TYPE;
    const char* buffer_input_port_name_str = FAKE_G2L_BUFFER_INPUT_PORT_NAME;
    const char* buffer_output_port_name_str = FAKE_G2L_BUFFER_OUTPUT_PORT_NAME;

    if(buffer_type == L2G_BUFFER) {
        buffer_type_str = FAKE_L2G_BUFFER_TYPE;
        buffer_input_port_name_str = FAKE_L2G_BUFFER_INPUT_PORT_NAME;
        buffer_output_port_name_str = FAKE_L2G_BUFFER_OUTPUT_PORT_NAME;
    }


    //Allocate a new buffer node
    t_node* new_buffer = (t_node*) malloc(sizeof(t_node));
    VTR_ASSERT(new_buffer != NULL);

    //Reallocate space in the array for the new node
    module->number_of_nodes++;
    module->array_of_nodes = (t_node**) realloc(module->array_of_nodes, sizeof(t_node*)*module->number_of_nodes);
    VTR_ASSERT(module->array_of_nodes != NULL);

    //Insert the new buffer into the array
    module->array_of_nodes[module->number_of_nodes-1] = new_buffer;



    //Initialize the new buffer
    new_buffer->type = prefix_string(buffer_type_str, "");
    
    //Generate the buffer count as a string
    char str_buf_cnt[50];
    snprintf(str_buf_cnt, sizeof(str_buf_cnt), FAKE_BUFFER_INST_FORMAT, num_buffers_inserted);
    new_buffer->name = prefix_string(buffer_type_str, str_buf_cnt);

    new_buffer->array_of_params = NULL;
    new_buffer->number_of_params = 0;

    new_buffer->number_of_ports = 2;
    new_buffer->array_of_ports = (t_node_port_association**) malloc(sizeof(t_node_port_association**)*new_buffer->number_of_ports);

    //Input port
    t_node_port_association* in_port = (t_node_port_association*) malloc(sizeof(t_node_port_association));
    in_port->port_name = prefix_string(buffer_input_port_name_str,"");
    in_port->port_index = -1; //TODO: check this is correct
    in_port->associated_net = NULL;
    in_port->wire_index = 0; //TODO: check this is correct

    //Add port    
    new_buffer->array_of_ports[0] = in_port;
    
    //Output port
    t_node_port_association* out_port = (t_node_port_association*) malloc(sizeof(t_node_port_association));
    out_port->port_name = prefix_string(buffer_output_port_name_str,"");
    out_port->port_index = -1; //TODO: check this is correct
    out_port->associated_net = NULL;
    out_port->wire_index = 0; //TODO: check this is correct
    
    //Add port
    new_buffer->array_of_ports[1] = out_port;

    return new_buffer;
}


t_pin_def* add_new_input_buffer(t_module* module, t_pin_def* global_src_net, t_buffer_type buffer_type, int num_buffers_inserted) {

    t_node* new_buffer = add_buffer(module, buffer_type, num_buffers_inserted);

    const char* buffer_output_net_format = FAKE_G2L_BUFFER_NEW_NET_FORMAT;
    if(buffer_type == L2G_BUFFER) {
        buffer_output_net_format = FAKE_L2G_BUFFER_NEW_NET_FORMAT;
    }

    //New wire segment at buffer output
    char str_buf_cnt[50];
    snprintf(str_buf_cnt, sizeof(str_buf_cnt), buffer_output_net_format, num_buffers_inserted); //Add number of buffers to ensure that the new wire seg name is unique
    t_pin_def* localized_global_src_net = duplicate_pin(module, global_src_net->name, str_buf_cnt, global_src_net, PIN_WIRE); //Allocate the new wire segment

    //Set the input/output nets
    new_buffer->array_of_ports[0]->associated_net = global_src_net;
    new_buffer->array_of_ports[1]->associated_net = localized_global_src_net;
        

    //Return the new buffer's output net
    return localized_global_src_net;
}
