Attribute VB_Name = "AHB_REG_MAP3"
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_3
    Addr = &H3803&
    BUCK_CONFIG_CFG_PH_B19_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_4
    Addr = &H3804&
    BUCK_CONFIG_CFG_PH_B19_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_5
    Addr = &H3805&
    BUCK_CONFIG_CFG_PH_B19_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_6
    Addr = &H3806&
    BUCK_CONFIG_CFG_PH_B19_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_7
    Addr = &H3807&
    BUCK_CONFIG_CFG_PH_B19_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_8
    Addr = &H3808&
    BUCK_CONFIG_CFG_PH_B19_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_9
    Addr = &H3809&
    BUCK_CONFIG_CFG_PH_B19_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_10
    Addr = &H380a&
    BUCK_CONFIG_CFG_PH_B19_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_11
    Addr = &H380b&
    BUCK_CONFIG_CFG_PH_B19_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_12
    Addr = &H380c&
    BUCK_CONFIG_CFG_PH_B19_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_13
    Addr = &H380d&
    BUCK_CONFIG_CFG_PH_B19_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_14
    Addr = &H380e&
    BUCK_CONFIG_CFG_PH_B19_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_15
    Addr = &H380f&
    BUCK_CONFIG_CFG_PH_B19_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_16
    Addr = &H3810&
    BUCK_CONFIG_CFG_PH_B19_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_B19_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_B19_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_B19_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_B19_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_17
    Addr = &H3811&
    BUCK_CONFIG_CFG_PH_B19_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_18
    Addr = &H3812&
    BUCK_CONFIG_CFG_PH_B19_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_19
    Addr = &H3813&
    BUCK_CONFIG_CFG_PH_B19_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_21
    Addr = &H3815&
    BUCK_CONFIG_CFG_PH_B19_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_22
    Addr = &H3816&
    BUCK_CONFIG_CFG_PH_B19_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_B19_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_23
    Addr = &H3817&
    BUCK_CONFIG_CFG_PH_B19_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_B19_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_24
    Addr = &H3818&
    BUCK_CONFIG_CFG_PH_B19_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B19_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_25
    Addr = &H3819&
    BUCK_CONFIG_CFG_PH_B19_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B19_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_26
    Addr = &H381a&
    BUCK_CONFIG_CFG_PH_B19_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_27
    Addr = &H381b&
    BUCK_CONFIG_CFG_PH_B19_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B19_CFG_28
    Addr = &H381c&
    BUCK_CONFIG_CFG_PH_B19_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_0
    Addr = &H3820&
    BUCK_CONFIG_CFG_PH_A20_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_1
    Addr = &H3821&
    BUCK_CONFIG_CFG_PH_A20_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_2
    Addr = &H3822&
    BUCK_CONFIG_CFG_PH_A20_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_3
    Addr = &H3823&
    BUCK_CONFIG_CFG_PH_A20_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_4
    Addr = &H3824&
    BUCK_CONFIG_CFG_PH_A20_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_5
    Addr = &H3825&
    BUCK_CONFIG_CFG_PH_A20_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_6
    Addr = &H3826&
    BUCK_CONFIG_CFG_PH_A20_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_7
    Addr = &H3827&
    BUCK_CONFIG_CFG_PH_A20_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_8
    Addr = &H3828&
    BUCK_CONFIG_CFG_PH_A20_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_9
    Addr = &H3829&
    BUCK_CONFIG_CFG_PH_A20_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_10
    Addr = &H382a&
    BUCK_CONFIG_CFG_PH_A20_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_11
    Addr = &H382b&
    BUCK_CONFIG_CFG_PH_A20_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_12
    Addr = &H382c&
    BUCK_CONFIG_CFG_PH_A20_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_13
    Addr = &H382d&
    BUCK_CONFIG_CFG_PH_A20_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_14
    Addr = &H382e&
    BUCK_CONFIG_CFG_PH_A20_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_15
    Addr = &H382f&
    BUCK_CONFIG_CFG_PH_A20_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_16
    Addr = &H3830&
    BUCK_CONFIG_CFG_PH_A20_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_A20_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_A20_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_A20_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_A20_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_17
    Addr = &H3831&
    BUCK_CONFIG_CFG_PH_A20_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_18
    Addr = &H3832&
    BUCK_CONFIG_CFG_PH_A20_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_19
    Addr = &H3833&
    BUCK_CONFIG_CFG_PH_A20_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_21
    Addr = &H3835&
    BUCK_CONFIG_CFG_PH_A20_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_22
    Addr = &H3836&
    BUCK_CONFIG_CFG_PH_A20_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_A20_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_23
    Addr = &H3837&
    BUCK_CONFIG_CFG_PH_A20_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_A20_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_24
    Addr = &H3838&
    BUCK_CONFIG_CFG_PH_A20_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A20_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_25
    Addr = &H3839&
    BUCK_CONFIG_CFG_PH_A20_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A20_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_26
    Addr = &H383a&
    BUCK_CONFIG_CFG_PH_A20_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_27
    Addr = &H383b&
    BUCK_CONFIG_CFG_PH_A20_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A20_CFG_28
    Addr = &H383c&
    BUCK_CONFIG_CFG_PH_A20_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_0
    Addr = &H3840&
    BUCK_CONFIG_CFG_PH_B20_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_1
    Addr = &H3841&
    BUCK_CONFIG_CFG_PH_B20_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_2
    Addr = &H3842&
    BUCK_CONFIG_CFG_PH_B20_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_3
    Addr = &H3843&
    BUCK_CONFIG_CFG_PH_B20_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_4
    Addr = &H3844&
    BUCK_CONFIG_CFG_PH_B20_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_5
    Addr = &H3845&
    BUCK_CONFIG_CFG_PH_B20_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_6
    Addr = &H3846&
    BUCK_CONFIG_CFG_PH_B20_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_7
    Addr = &H3847&
    BUCK_CONFIG_CFG_PH_B20_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_8
    Addr = &H3848&
    BUCK_CONFIG_CFG_PH_B20_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_9
    Addr = &H3849&
    BUCK_CONFIG_CFG_PH_B20_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_10
    Addr = &H384a&
    BUCK_CONFIG_CFG_PH_B20_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_11
    Addr = &H384b&
    BUCK_CONFIG_CFG_PH_B20_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_12
    Addr = &H384c&
    BUCK_CONFIG_CFG_PH_B20_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_13
    Addr = &H384d&
    BUCK_CONFIG_CFG_PH_B20_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_14
    Addr = &H384e&
    BUCK_CONFIG_CFG_PH_B20_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_15
    Addr = &H384f&
    BUCK_CONFIG_CFG_PH_B20_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_16
    Addr = &H3850&
    BUCK_CONFIG_CFG_PH_B20_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_B20_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_B20_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_B20_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_B20_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_17
    Addr = &H3851&
    BUCK_CONFIG_CFG_PH_B20_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_18
    Addr = &H3852&
    BUCK_CONFIG_CFG_PH_B20_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_19
    Addr = &H3853&
    BUCK_CONFIG_CFG_PH_B20_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_21
    Addr = &H3855&
    BUCK_CONFIG_CFG_PH_B20_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_22
    Addr = &H3856&
    BUCK_CONFIG_CFG_PH_B20_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_B20_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_23
    Addr = &H3857&
    BUCK_CONFIG_CFG_PH_B20_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_B20_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_24
    Addr = &H3858&
    BUCK_CONFIG_CFG_PH_B20_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B20_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_25
    Addr = &H3859&
    BUCK_CONFIG_CFG_PH_B20_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B20_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_26
    Addr = &H385a&
    BUCK_CONFIG_CFG_PH_B20_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_27
    Addr = &H385b&
    BUCK_CONFIG_CFG_PH_B20_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B20_CFG_28
    Addr = &H385c&
    BUCK_CONFIG_CFG_PH_B20_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_0
    Addr = &H3860&
    BUCK_CONFIG_CFG_PH_A21_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_1
    Addr = &H3861&
    BUCK_CONFIG_CFG_PH_A21_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_2
    Addr = &H3862&
    BUCK_CONFIG_CFG_PH_A21_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_3
    Addr = &H3863&
    BUCK_CONFIG_CFG_PH_A21_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_4
    Addr = &H3864&
    BUCK_CONFIG_CFG_PH_A21_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_5
    Addr = &H3865&
    BUCK_CONFIG_CFG_PH_A21_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_6
    Addr = &H3866&
    BUCK_CONFIG_CFG_PH_A21_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_7
    Addr = &H3867&
    BUCK_CONFIG_CFG_PH_A21_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_8
    Addr = &H3868&
    BUCK_CONFIG_CFG_PH_A21_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_9
    Addr = &H3869&
    BUCK_CONFIG_CFG_PH_A21_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_10
    Addr = &H386a&
    BUCK_CONFIG_CFG_PH_A21_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_11
    Addr = &H386b&
    BUCK_CONFIG_CFG_PH_A21_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_12
    Addr = &H386c&
    BUCK_CONFIG_CFG_PH_A21_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_13
    Addr = &H386d&
    BUCK_CONFIG_CFG_PH_A21_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_14
    Addr = &H386e&
    BUCK_CONFIG_CFG_PH_A21_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_15
    Addr = &H386f&
    BUCK_CONFIG_CFG_PH_A21_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_16
    Addr = &H3870&
    BUCK_CONFIG_CFG_PH_A21_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_A21_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_A21_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_A21_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_A21_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_17
    Addr = &H3871&
    BUCK_CONFIG_CFG_PH_A21_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_18
    Addr = &H3872&
    BUCK_CONFIG_CFG_PH_A21_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_19
    Addr = &H3873&
    BUCK_CONFIG_CFG_PH_A21_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_21
    Addr = &H3875&
    BUCK_CONFIG_CFG_PH_A21_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_22
    Addr = &H3876&
    BUCK_CONFIG_CFG_PH_A21_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_A21_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_23
    Addr = &H3877&
    BUCK_CONFIG_CFG_PH_A21_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_A21_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_24
    Addr = &H3878&
    BUCK_CONFIG_CFG_PH_A21_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A21_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_25
    Addr = &H3879&
    BUCK_CONFIG_CFG_PH_A21_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A21_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_26
    Addr = &H387a&
    BUCK_CONFIG_CFG_PH_A21_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_27
    Addr = &H387b&
    BUCK_CONFIG_CFG_PH_A21_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A21_CFG_28
    Addr = &H387c&
    BUCK_CONFIG_CFG_PH_A21_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_0
    Addr = &H3880&
    BUCK_CONFIG_CFG_PH_B21_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_1
    Addr = &H3881&
    BUCK_CONFIG_CFG_PH_B21_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_2
    Addr = &H3882&
    BUCK_CONFIG_CFG_PH_B21_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_3
    Addr = &H3883&
    BUCK_CONFIG_CFG_PH_B21_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_4
    Addr = &H3884&
    BUCK_CONFIG_CFG_PH_B21_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_5
    Addr = &H3885&
    BUCK_CONFIG_CFG_PH_B21_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_6
    Addr = &H3886&
    BUCK_CONFIG_CFG_PH_B21_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_7
    Addr = &H3887&
    BUCK_CONFIG_CFG_PH_B21_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_8
    Addr = &H3888&
    BUCK_CONFIG_CFG_PH_B21_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_9
    Addr = &H3889&
    BUCK_CONFIG_CFG_PH_B21_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_10
    Addr = &H388a&
    BUCK_CONFIG_CFG_PH_B21_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_11
    Addr = &H388b&
    BUCK_CONFIG_CFG_PH_B21_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_12
    Addr = &H388c&
    BUCK_CONFIG_CFG_PH_B21_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_13
    Addr = &H388d&
    BUCK_CONFIG_CFG_PH_B21_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_14
    Addr = &H388e&
    BUCK_CONFIG_CFG_PH_B21_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_15
    Addr = &H388f&
    BUCK_CONFIG_CFG_PH_B21_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_16
    Addr = &H3890&
    BUCK_CONFIG_CFG_PH_B21_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_B21_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_B21_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_B21_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_B21_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_17
    Addr = &H3891&
    BUCK_CONFIG_CFG_PH_B21_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_18
    Addr = &H3892&
    BUCK_CONFIG_CFG_PH_B21_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_19
    Addr = &H3893&
    BUCK_CONFIG_CFG_PH_B21_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_21
    Addr = &H3895&
    BUCK_CONFIG_CFG_PH_B21_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_22
    Addr = &H3896&
    BUCK_CONFIG_CFG_PH_B21_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_B21_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_23
    Addr = &H3897&
    BUCK_CONFIG_CFG_PH_B21_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_B21_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_24
    Addr = &H3898&
    BUCK_CONFIG_CFG_PH_B21_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B21_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_25
    Addr = &H3899&
    BUCK_CONFIG_CFG_PH_B21_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B21_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_26
    Addr = &H389a&
    BUCK_CONFIG_CFG_PH_B21_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_27
    Addr = &H389b&
    BUCK_CONFIG_CFG_PH_B21_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B21_CFG_28
    Addr = &H389c&
    BUCK_CONFIG_CFG_PH_B21_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_0
    Addr = &H38a0&
    BUCK_CONFIG_CFG_PH_A22_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_1
    Addr = &H38a1&
    BUCK_CONFIG_CFG_PH_A22_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_2
    Addr = &H38a2&
    BUCK_CONFIG_CFG_PH_A22_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_3
    Addr = &H38a3&
    BUCK_CONFIG_CFG_PH_A22_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_4
    Addr = &H38a4&
    BUCK_CONFIG_CFG_PH_A22_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_5
    Addr = &H38a5&
    BUCK_CONFIG_CFG_PH_A22_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_6
    Addr = &H38a6&
    BUCK_CONFIG_CFG_PH_A22_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_7
    Addr = &H38a7&
    BUCK_CONFIG_CFG_PH_A22_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_8
    Addr = &H38a8&
    BUCK_CONFIG_CFG_PH_A22_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_9
    Addr = &H38a9&
    BUCK_CONFIG_CFG_PH_A22_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_10
    Addr = &H38aa&
    BUCK_CONFIG_CFG_PH_A22_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_11
    Addr = &H38ab&
    BUCK_CONFIG_CFG_PH_A22_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_12
    Addr = &H38ac&
    BUCK_CONFIG_CFG_PH_A22_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_13
    Addr = &H38ad&
    BUCK_CONFIG_CFG_PH_A22_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_14
    Addr = &H38ae&
    BUCK_CONFIG_CFG_PH_A22_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_15
    Addr = &H38af&
    BUCK_CONFIG_CFG_PH_A22_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_16
    Addr = &H38b0&
    BUCK_CONFIG_CFG_PH_A22_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_A22_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_A22_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_A22_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_A22_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_17
    Addr = &H38b1&
    BUCK_CONFIG_CFG_PH_A22_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_18
    Addr = &H38b2&
    BUCK_CONFIG_CFG_PH_A22_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_19
    Addr = &H38b3&
    BUCK_CONFIG_CFG_PH_A22_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_21
    Addr = &H38b5&
    BUCK_CONFIG_CFG_PH_A22_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_22
    Addr = &H38b6&
    BUCK_CONFIG_CFG_PH_A22_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_A22_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_23
    Addr = &H38b7&
    BUCK_CONFIG_CFG_PH_A22_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_A22_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_24
    Addr = &H38b8&
    BUCK_CONFIG_CFG_PH_A22_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A22_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_25
    Addr = &H38b9&
    BUCK_CONFIG_CFG_PH_A22_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A22_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_26
    Addr = &H38ba&
    BUCK_CONFIG_CFG_PH_A22_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_27
    Addr = &H38bb&
    BUCK_CONFIG_CFG_PH_A22_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A22_CFG_28
    Addr = &H38bc&
    BUCK_CONFIG_CFG_PH_A22_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_0
    Addr = &H38c0&
    BUCK_CONFIG_CFG_PH_B22_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_1
    Addr = &H38c1&
    BUCK_CONFIG_CFG_PH_B22_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_2
    Addr = &H38c2&
    BUCK_CONFIG_CFG_PH_B22_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_3
    Addr = &H38c3&
    BUCK_CONFIG_CFG_PH_B22_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_4
    Addr = &H38c4&
    BUCK_CONFIG_CFG_PH_B22_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_5
    Addr = &H38c5&
    BUCK_CONFIG_CFG_PH_B22_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_6
    Addr = &H38c6&
    BUCK_CONFIG_CFG_PH_B22_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_7
    Addr = &H38c7&
    BUCK_CONFIG_CFG_PH_B22_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_8
    Addr = &H38c8&
    BUCK_CONFIG_CFG_PH_B22_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_9
    Addr = &H38c9&
    BUCK_CONFIG_CFG_PH_B22_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_10
    Addr = &H38ca&
    BUCK_CONFIG_CFG_PH_B22_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_11
    Addr = &H38cb&
    BUCK_CONFIG_CFG_PH_B22_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_12
    Addr = &H38cc&
    BUCK_CONFIG_CFG_PH_B22_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_13
    Addr = &H38cd&
    BUCK_CONFIG_CFG_PH_B22_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_14
    Addr = &H38ce&
    BUCK_CONFIG_CFG_PH_B22_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_15
    Addr = &H38cf&
    BUCK_CONFIG_CFG_PH_B22_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_16
    Addr = &H38d0&
    BUCK_CONFIG_CFG_PH_B22_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_B22_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_B22_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_B22_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_B22_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_17
    Addr = &H38d1&
    BUCK_CONFIG_CFG_PH_B22_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_18
    Addr = &H38d2&
    BUCK_CONFIG_CFG_PH_B22_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_19
    Addr = &H38d3&
    BUCK_CONFIG_CFG_PH_B22_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_21
    Addr = &H38d5&
    BUCK_CONFIG_CFG_PH_B22_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_22
    Addr = &H38d6&
    BUCK_CONFIG_CFG_PH_B22_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_B22_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_23
    Addr = &H38d7&
    BUCK_CONFIG_CFG_PH_B22_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_B22_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_24
    Addr = &H38d8&
    BUCK_CONFIG_CFG_PH_B22_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B22_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_25
    Addr = &H38d9&
    BUCK_CONFIG_CFG_PH_B22_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B22_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_26
    Addr = &H38da&
    BUCK_CONFIG_CFG_PH_B22_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_27
    Addr = &H38db&
    BUCK_CONFIG_CFG_PH_B22_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B22_CFG_28
    Addr = &H38dc&
    BUCK_CONFIG_CFG_PH_B22_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_0
    Addr = &H38e0&
    BUCK_CONFIG_CFG_PH_A23_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_1
    Addr = &H38e1&
    BUCK_CONFIG_CFG_PH_A23_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_2
    Addr = &H38e2&
    BUCK_CONFIG_CFG_PH_A23_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_3
    Addr = &H38e3&
    BUCK_CONFIG_CFG_PH_A23_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_4
    Addr = &H38e4&
    BUCK_CONFIG_CFG_PH_A23_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_5
    Addr = &H38e5&
    BUCK_CONFIG_CFG_PH_A23_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_6
    Addr = &H38e6&
    BUCK_CONFIG_CFG_PH_A23_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_7
    Addr = &H38e7&
    BUCK_CONFIG_CFG_PH_A23_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_8
    Addr = &H38e8&
    BUCK_CONFIG_CFG_PH_A23_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_9
    Addr = &H38e9&
    BUCK_CONFIG_CFG_PH_A23_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_10
    Addr = &H38ea&
    BUCK_CONFIG_CFG_PH_A23_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_11
    Addr = &H38eb&
    BUCK_CONFIG_CFG_PH_A23_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_12
    Addr = &H38ec&
    BUCK_CONFIG_CFG_PH_A23_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_13
    Addr = &H38ed&
    BUCK_CONFIG_CFG_PH_A23_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_14
    Addr = &H38ee&
    BUCK_CONFIG_CFG_PH_A23_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_15
    Addr = &H38ef&
    BUCK_CONFIG_CFG_PH_A23_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_16
    Addr = &H38f0&
    BUCK_CONFIG_CFG_PH_A23_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_A23_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_A23_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_A23_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_A23_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_17
    Addr = &H38f1&
    BUCK_CONFIG_CFG_PH_A23_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_18
    Addr = &H38f2&
    BUCK_CONFIG_CFG_PH_A23_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_19
    Addr = &H38f3&
    BUCK_CONFIG_CFG_PH_A23_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_21
    Addr = &H38f5&
    BUCK_CONFIG_CFG_PH_A23_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_22
    Addr = &H38f6&
    BUCK_CONFIG_CFG_PH_A23_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_A23_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_23
    Addr = &H38f7&
    BUCK_CONFIG_CFG_PH_A23_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_A23_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_24
    Addr = &H38f8&
    BUCK_CONFIG_CFG_PH_A23_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A23_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_25
    Addr = &H38f9&
    BUCK_CONFIG_CFG_PH_A23_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A23_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_26
    Addr = &H38fa&
    BUCK_CONFIG_CFG_PH_A23_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_27
    Addr = &H38fb&
    BUCK_CONFIG_CFG_PH_A23_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A23_CFG_28
    Addr = &H38fc&
    BUCK_CONFIG_CFG_PH_A23_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_0
    Addr = &H3900&
    BUCK_CONFIG_CFG_PH_B23_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_1
    Addr = &H3901&
    BUCK_CONFIG_CFG_PH_B23_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_2
    Addr = &H3902&
    BUCK_CONFIG_CFG_PH_B23_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_3
    Addr = &H3903&
    BUCK_CONFIG_CFG_PH_B23_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_4
    Addr = &H3904&
    BUCK_CONFIG_CFG_PH_B23_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_5
    Addr = &H3905&
    BUCK_CONFIG_CFG_PH_B23_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_6
    Addr = &H3906&
    BUCK_CONFIG_CFG_PH_B23_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_7
    Addr = &H3907&
    BUCK_CONFIG_CFG_PH_B23_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_8
    Addr = &H3908&
    BUCK_CONFIG_CFG_PH_B23_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_9
    Addr = &H3909&
    BUCK_CONFIG_CFG_PH_B23_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_10
    Addr = &H390a&
    BUCK_CONFIG_CFG_PH_B23_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_11
    Addr = &H390b&
    BUCK_CONFIG_CFG_PH_B23_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_12
    Addr = &H390c&
    BUCK_CONFIG_CFG_PH_B23_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_13
    Addr = &H390d&
    BUCK_CONFIG_CFG_PH_B23_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_14
    Addr = &H390e&
    BUCK_CONFIG_CFG_PH_B23_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_15
    Addr = &H390f&
    BUCK_CONFIG_CFG_PH_B23_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_16
    Addr = &H3910&
    BUCK_CONFIG_CFG_PH_B23_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_B23_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_B23_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_B23_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_B23_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_17
    Addr = &H3911&
    BUCK_CONFIG_CFG_PH_B23_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_18
    Addr = &H3912&
    BUCK_CONFIG_CFG_PH_B23_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_19
    Addr = &H3913&
    BUCK_CONFIG_CFG_PH_B23_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_21
    Addr = &H3915&
    BUCK_CONFIG_CFG_PH_B23_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_22
    Addr = &H3916&
    BUCK_CONFIG_CFG_PH_B23_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_B23_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_23
    Addr = &H3917&
    BUCK_CONFIG_CFG_PH_B23_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_B23_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_24
    Addr = &H3918&
    BUCK_CONFIG_CFG_PH_B23_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B23_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_25
    Addr = &H3919&
    BUCK_CONFIG_CFG_PH_B23_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B23_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_26
    Addr = &H391a&
    BUCK_CONFIG_CFG_PH_B23_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_27
    Addr = &H391b&
    BUCK_CONFIG_CFG_PH_B23_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B23_CFG_28
    Addr = &H391c&
    BUCK_CONFIG_CFG_PH_B23_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_0
    Addr = &H3920&
    BUCK_CONFIG_CFG_PH_A24_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_1
    Addr = &H3921&
    BUCK_CONFIG_CFG_PH_A24_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_2
    Addr = &H3922&
    BUCK_CONFIG_CFG_PH_A24_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_3
    Addr = &H3923&
    BUCK_CONFIG_CFG_PH_A24_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_4
    Addr = &H3924&
    BUCK_CONFIG_CFG_PH_A24_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_5
    Addr = &H3925&
    BUCK_CONFIG_CFG_PH_A24_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_6
    Addr = &H3926&
    BUCK_CONFIG_CFG_PH_A24_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_7
    Addr = &H3927&
    BUCK_CONFIG_CFG_PH_A24_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_8
    Addr = &H3928&
    BUCK_CONFIG_CFG_PH_A24_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_9
    Addr = &H3929&
    BUCK_CONFIG_CFG_PH_A24_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_10
    Addr = &H392a&
    BUCK_CONFIG_CFG_PH_A24_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_11
    Addr = &H392b&
    BUCK_CONFIG_CFG_PH_A24_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_12
    Addr = &H392c&
    BUCK_CONFIG_CFG_PH_A24_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_13
    Addr = &H392d&
    BUCK_CONFIG_CFG_PH_A24_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_14
    Addr = &H392e&
    BUCK_CONFIG_CFG_PH_A24_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_15
    Addr = &H392f&
    BUCK_CONFIG_CFG_PH_A24_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_16
    Addr = &H3930&
    BUCK_CONFIG_CFG_PH_A24_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_A24_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_A24_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_A24_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_A24_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_17
    Addr = &H3931&
    BUCK_CONFIG_CFG_PH_A24_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_18
    Addr = &H3932&
    BUCK_CONFIG_CFG_PH_A24_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_19
    Addr = &H3933&
    BUCK_CONFIG_CFG_PH_A24_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_21
    Addr = &H3935&
    BUCK_CONFIG_CFG_PH_A24_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_22
    Addr = &H3936&
    BUCK_CONFIG_CFG_PH_A24_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_A24_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_23
    Addr = &H3937&
    BUCK_CONFIG_CFG_PH_A24_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_A24_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_24
    Addr = &H3938&
    BUCK_CONFIG_CFG_PH_A24_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A24_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_25
    Addr = &H3939&
    BUCK_CONFIG_CFG_PH_A24_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A24_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_26
    Addr = &H393a&
    BUCK_CONFIG_CFG_PH_A24_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_27
    Addr = &H393b&
    BUCK_CONFIG_CFG_PH_A24_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A24_CFG_28
    Addr = &H393c&
    BUCK_CONFIG_CFG_PH_A24_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_0
    Addr = &H3940&
    BUCK_CONFIG_CFG_PH_B24_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_1
    Addr = &H3941&
    BUCK_CONFIG_CFG_PH_B24_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_2
    Addr = &H3942&
    BUCK_CONFIG_CFG_PH_B24_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_3
    Addr = &H3943&
    BUCK_CONFIG_CFG_PH_B24_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_4
    Addr = &H3944&
    BUCK_CONFIG_CFG_PH_B24_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_5
    Addr = &H3945&
    BUCK_CONFIG_CFG_PH_B24_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_6
    Addr = &H3946&
    BUCK_CONFIG_CFG_PH_B24_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_7
    Addr = &H3947&
    BUCK_CONFIG_CFG_PH_B24_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_8
    Addr = &H3948&
    BUCK_CONFIG_CFG_PH_B24_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_9
    Addr = &H3949&
    BUCK_CONFIG_CFG_PH_B24_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_10
    Addr = &H394a&
    BUCK_CONFIG_CFG_PH_B24_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_11
    Addr = &H394b&
    BUCK_CONFIG_CFG_PH_B24_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_12
    Addr = &H394c&
    BUCK_CONFIG_CFG_PH_B24_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_13
    Addr = &H394d&
    BUCK_CONFIG_CFG_PH_B24_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_14
    Addr = &H394e&
    BUCK_CONFIG_CFG_PH_B24_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_15
    Addr = &H394f&
    BUCK_CONFIG_CFG_PH_B24_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_16
    Addr = &H3950&
    BUCK_CONFIG_CFG_PH_B24_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_B24_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_B24_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_B24_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_B24_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_17
    Addr = &H3951&
    BUCK_CONFIG_CFG_PH_B24_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_18
    Addr = &H3952&
    BUCK_CONFIG_CFG_PH_B24_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_19
    Addr = &H3953&
    BUCK_CONFIG_CFG_PH_B24_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_21
    Addr = &H3955&
    BUCK_CONFIG_CFG_PH_B24_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_22
    Addr = &H3956&
    BUCK_CONFIG_CFG_PH_B24_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_B24_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_23
    Addr = &H3957&
    BUCK_CONFIG_CFG_PH_B24_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_B24_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_24
    Addr = &H3958&
    BUCK_CONFIG_CFG_PH_B24_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B24_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_25
    Addr = &H3959&
    BUCK_CONFIG_CFG_PH_B24_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B24_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_26
    Addr = &H395a&
    BUCK_CONFIG_CFG_PH_B24_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_27
    Addr = &H395b&
    BUCK_CONFIG_CFG_PH_B24_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B24_CFG_28
    Addr = &H395c&
    BUCK_CONFIG_CFG_PH_B24_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_0
    Addr = &H3960&
    BUCK_CONFIG_CFG_PH_A25_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_1
    Addr = &H3961&
    BUCK_CONFIG_CFG_PH_A25_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_2
    Addr = &H3962&
    BUCK_CONFIG_CFG_PH_A25_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_3
    Addr = &H3963&
    BUCK_CONFIG_CFG_PH_A25_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_4
    Addr = &H3964&
    BUCK_CONFIG_CFG_PH_A25_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_5
    Addr = &H3965&
    BUCK_CONFIG_CFG_PH_A25_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_6
    Addr = &H3966&
    BUCK_CONFIG_CFG_PH_A25_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_7
    Addr = &H3967&
    BUCK_CONFIG_CFG_PH_A25_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_8
    Addr = &H3968&
    BUCK_CONFIG_CFG_PH_A25_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_9
    Addr = &H3969&
    BUCK_CONFIG_CFG_PH_A25_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_10
    Addr = &H396a&
    BUCK_CONFIG_CFG_PH_A25_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_11
    Addr = &H396b&
    BUCK_CONFIG_CFG_PH_A25_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_12
    Addr = &H396c&
    BUCK_CONFIG_CFG_PH_A25_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_13
    Addr = &H396d&
    BUCK_CONFIG_CFG_PH_A25_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_14
    Addr = &H396e&
    BUCK_CONFIG_CFG_PH_A25_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_15
    Addr = &H396f&
    BUCK_CONFIG_CFG_PH_A25_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_16
    Addr = &H3970&
    BUCK_CONFIG_CFG_PH_A25_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_A25_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_A25_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_A25_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_A25_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_17
    Addr = &H3971&
    BUCK_CONFIG_CFG_PH_A25_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_18
    Addr = &H3972&
    BUCK_CONFIG_CFG_PH_A25_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_19
    Addr = &H3973&
    BUCK_CONFIG_CFG_PH_A25_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_21
    Addr = &H3975&
    BUCK_CONFIG_CFG_PH_A25_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_22
    Addr = &H3976&
    BUCK_CONFIG_CFG_PH_A25_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_A25_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_23
    Addr = &H3977&
    BUCK_CONFIG_CFG_PH_A25_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_A25_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_24
    Addr = &H3978&
    BUCK_CONFIG_CFG_PH_A25_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A25_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_25
    Addr = &H3979&
    BUCK_CONFIG_CFG_PH_A25_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A25_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_26
    Addr = &H397a&
    BUCK_CONFIG_CFG_PH_A25_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_27
    Addr = &H397b&
    BUCK_CONFIG_CFG_PH_A25_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A25_CFG_28
    Addr = &H397c&
    BUCK_CONFIG_CFG_PH_A25_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_0
    Addr = &H3980&
    BUCK_CONFIG_CFG_PH_B25_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_1
    Addr = &H3981&
    BUCK_CONFIG_CFG_PH_B25_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_2
    Addr = &H3982&
    BUCK_CONFIG_CFG_PH_B25_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_3
    Addr = &H3983&
    BUCK_CONFIG_CFG_PH_B25_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_4
    Addr = &H3984&
    BUCK_CONFIG_CFG_PH_B25_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_5
    Addr = &H3985&
    BUCK_CONFIG_CFG_PH_B25_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_6
    Addr = &H3986&
    BUCK_CONFIG_CFG_PH_B25_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_7
    Addr = &H3987&
    BUCK_CONFIG_CFG_PH_B25_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_8
    Addr = &H3988&
    BUCK_CONFIG_CFG_PH_B25_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_9
    Addr = &H3989&
    BUCK_CONFIG_CFG_PH_B25_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_10
    Addr = &H398a&
    BUCK_CONFIG_CFG_PH_B25_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_11
    Addr = &H398b&
    BUCK_CONFIG_CFG_PH_B25_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_12
    Addr = &H398c&
    BUCK_CONFIG_CFG_PH_B25_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_13
    Addr = &H398d&
    BUCK_CONFIG_CFG_PH_B25_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_14
    Addr = &H398e&
    BUCK_CONFIG_CFG_PH_B25_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_15
    Addr = &H398f&
    BUCK_CONFIG_CFG_PH_B25_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_16
    Addr = &H3990&
    BUCK_CONFIG_CFG_PH_B25_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_B25_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_B25_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_B25_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_B25_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_17
    Addr = &H3991&
    BUCK_CONFIG_CFG_PH_B25_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_18
    Addr = &H3992&
    BUCK_CONFIG_CFG_PH_B25_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_19
    Addr = &H3993&
    BUCK_CONFIG_CFG_PH_B25_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_21
    Addr = &H3995&
    BUCK_CONFIG_CFG_PH_B25_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_22
    Addr = &H3996&
    BUCK_CONFIG_CFG_PH_B25_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_B25_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_23
    Addr = &H3997&
    BUCK_CONFIG_CFG_PH_B25_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_B25_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_24
    Addr = &H3998&
    BUCK_CONFIG_CFG_PH_B25_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B25_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_25
    Addr = &H3999&
    BUCK_CONFIG_CFG_PH_B25_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B25_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_26
    Addr = &H399a&
    BUCK_CONFIG_CFG_PH_B25_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_27
    Addr = &H399b&
    BUCK_CONFIG_CFG_PH_B25_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B25_CFG_28
    Addr = &H399c&
    BUCK_CONFIG_CFG_PH_B25_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_0
    Addr = &H39a0&
    BUCK_CONFIG_CFG_PH_A26_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_1
    Addr = &H39a1&
    BUCK_CONFIG_CFG_PH_A26_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_2
    Addr = &H39a2&
    BUCK_CONFIG_CFG_PH_A26_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_3
    Addr = &H39a3&
    BUCK_CONFIG_CFG_PH_A26_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_4
    Addr = &H39a4&
    BUCK_CONFIG_CFG_PH_A26_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_5
    Addr = &H39a5&
    BUCK_CONFIG_CFG_PH_A26_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_6
    Addr = &H39a6&
    BUCK_CONFIG_CFG_PH_A26_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_7
    Addr = &H39a7&
    BUCK_CONFIG_CFG_PH_A26_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_8
    Addr = &H39a8&
    BUCK_CONFIG_CFG_PH_A26_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_9
    Addr = &H39a9&
    BUCK_CONFIG_CFG_PH_A26_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_10
    Addr = &H39aa&
    BUCK_CONFIG_CFG_PH_A26_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_11
    Addr = &H39ab&
    BUCK_CONFIG_CFG_PH_A26_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_12
    Addr = &H39ac&
    BUCK_CONFIG_CFG_PH_A26_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_13
    Addr = &H39ad&
    BUCK_CONFIG_CFG_PH_A26_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_14
    Addr = &H39ae&
    BUCK_CONFIG_CFG_PH_A26_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_15
    Addr = &H39af&
    BUCK_CONFIG_CFG_PH_A26_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_16
    Addr = &H39b0&
    BUCK_CONFIG_CFG_PH_A26_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_A26_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_A26_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_A26_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_A26_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_17
    Addr = &H39b1&
    BUCK_CONFIG_CFG_PH_A26_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_18
    Addr = &H39b2&
    BUCK_CONFIG_CFG_PH_A26_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_19
    Addr = &H39b3&
    BUCK_CONFIG_CFG_PH_A26_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_21
    Addr = &H39b5&
    BUCK_CONFIG_CFG_PH_A26_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_22
    Addr = &H39b6&
    BUCK_CONFIG_CFG_PH_A26_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_A26_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_23
    Addr = &H39b7&
    BUCK_CONFIG_CFG_PH_A26_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_A26_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_24
    Addr = &H39b8&
    BUCK_CONFIG_CFG_PH_A26_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A26_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_25
    Addr = &H39b9&
    BUCK_CONFIG_CFG_PH_A26_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A26_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_26
    Addr = &H39ba&
    BUCK_CONFIG_CFG_PH_A26_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_27
    Addr = &H39bb&
    BUCK_CONFIG_CFG_PH_A26_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A26_CFG_28
    Addr = &H39bc&
    BUCK_CONFIG_CFG_PH_A26_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_0
    Addr = &H39c0&
    BUCK_CONFIG_CFG_PH_B26_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_1
    Addr = &H39c1&
    BUCK_CONFIG_CFG_PH_B26_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_2
    Addr = &H39c2&
    BUCK_CONFIG_CFG_PH_B26_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_3
    Addr = &H39c3&
    BUCK_CONFIG_CFG_PH_B26_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_4
    Addr = &H39c4&
    BUCK_CONFIG_CFG_PH_B26_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_5
    Addr = &H39c5&
    BUCK_CONFIG_CFG_PH_B26_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_6
    Addr = &H39c6&
    BUCK_CONFIG_CFG_PH_B26_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_7
    Addr = &H39c7&
    BUCK_CONFIG_CFG_PH_B26_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_8
    Addr = &H39c8&
    BUCK_CONFIG_CFG_PH_B26_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_9
    Addr = &H39c9&
    BUCK_CONFIG_CFG_PH_B26_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_10
    Addr = &H39ca&
    BUCK_CONFIG_CFG_PH_B26_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_11
    Addr = &H39cb&
    BUCK_CONFIG_CFG_PH_B26_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_12
    Addr = &H39cc&
    BUCK_CONFIG_CFG_PH_B26_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_13
    Addr = &H39cd&
    BUCK_CONFIG_CFG_PH_B26_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_14
    Addr = &H39ce&
    BUCK_CONFIG_CFG_PH_B26_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_15
    Addr = &H39cf&
    BUCK_CONFIG_CFG_PH_B26_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_16
    Addr = &H39d0&
    BUCK_CONFIG_CFG_PH_B26_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_B26_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_B26_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_B26_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_B26_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_17
    Addr = &H39d1&
    BUCK_CONFIG_CFG_PH_B26_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_18
    Addr = &H39d2&
    BUCK_CONFIG_CFG_PH_B26_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_19
    Addr = &H39d3&
    BUCK_CONFIG_CFG_PH_B26_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_21
    Addr = &H39d5&
    BUCK_CONFIG_CFG_PH_B26_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_22
    Addr = &H39d6&
    BUCK_CONFIG_CFG_PH_B26_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_B26_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_23
    Addr = &H39d7&
    BUCK_CONFIG_CFG_PH_B26_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_B26_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_24
    Addr = &H39d8&
    BUCK_CONFIG_CFG_PH_B26_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B26_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_25
    Addr = &H39d9&
    BUCK_CONFIG_CFG_PH_B26_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B26_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_26
    Addr = &H39da&
    BUCK_CONFIG_CFG_PH_B26_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_27
    Addr = &H39db&
    BUCK_CONFIG_CFG_PH_B26_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B26_CFG_28
    Addr = &H39dc&
    BUCK_CONFIG_CFG_PH_B26_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_0
    Addr = &H39e0&
    BUCK_CONFIG_CFG_PH_A27_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_1
    Addr = &H39e1&
    BUCK_CONFIG_CFG_PH_A27_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_2
    Addr = &H39e2&
    BUCK_CONFIG_CFG_PH_A27_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_3
    Addr = &H39e3&
    BUCK_CONFIG_CFG_PH_A27_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_4
    Addr = &H39e4&
    BUCK_CONFIG_CFG_PH_A27_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_5
    Addr = &H39e5&
    BUCK_CONFIG_CFG_PH_A27_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_6
    Addr = &H39e6&
    BUCK_CONFIG_CFG_PH_A27_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_7
    Addr = &H39e7&
    BUCK_CONFIG_CFG_PH_A27_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_8
    Addr = &H39e8&
    BUCK_CONFIG_CFG_PH_A27_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_9
    Addr = &H39e9&
    BUCK_CONFIG_CFG_PH_A27_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_10
    Addr = &H39ea&
    BUCK_CONFIG_CFG_PH_A27_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_11
    Addr = &H39eb&
    BUCK_CONFIG_CFG_PH_A27_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_12
    Addr = &H39ec&
    BUCK_CONFIG_CFG_PH_A27_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_13
    Addr = &H39ed&
    BUCK_CONFIG_CFG_PH_A27_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_14
    Addr = &H39ee&
    BUCK_CONFIG_CFG_PH_A27_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_15
    Addr = &H39ef&
    BUCK_CONFIG_CFG_PH_A27_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_16
    Addr = &H39f0&
    BUCK_CONFIG_CFG_PH_A27_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_A27_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_A27_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_A27_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_A27_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_17
    Addr = &H39f1&
    BUCK_CONFIG_CFG_PH_A27_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_18
    Addr = &H39f2&
    BUCK_CONFIG_CFG_PH_A27_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_19
    Addr = &H39f3&
    BUCK_CONFIG_CFG_PH_A27_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_21
    Addr = &H39f5&
    BUCK_CONFIG_CFG_PH_A27_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_22
    Addr = &H39f6&
    BUCK_CONFIG_CFG_PH_A27_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_A27_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_23
    Addr = &H39f7&
    BUCK_CONFIG_CFG_PH_A27_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_A27_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_24
    Addr = &H39f8&
    BUCK_CONFIG_CFG_PH_A27_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A27_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_25
    Addr = &H39f9&
    BUCK_CONFIG_CFG_PH_A27_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_A27_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_26
    Addr = &H39fa&
    BUCK_CONFIG_CFG_PH_A27_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_27
    Addr = &H39fb&
    BUCK_CONFIG_CFG_PH_A27_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_A27_CFG_28
    Addr = &H39fc&
    BUCK_CONFIG_CFG_PH_A27_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_0
    Addr = &H3a00&
    BUCK_CONFIG_CFG_PH_B27_CFG_0_REF_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_1
    Addr = &H3a01&
    BUCK_CONFIG_CFG_PH_B27_CFG_1_SC_SLOPE = &HF0
    Default = &H08
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_2
    Addr = &H3a02&
    BUCK_CONFIG_CFG_PH_B27_CFG_2_SC_SLOPE_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_3
    Addr = &H3a03&
    BUCK_CONFIG_CFG_PH_B27_CFG_3_SC_AZ_TIME = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_4
    Addr = &H3a04&
    BUCK_CONFIG_CFG_PH_B27_CFG_4_IDEM_GAIN_TRIM = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_5
    Addr = &H3a05&
    BUCK_CONFIG_CFG_PH_B27_CFG_5_IDEM_OFFSET = &HF0
    Default = &H0C
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_6
    Addr = &H3a06&
    BUCK_CONFIG_CFG_PH_B27_CFG_6_PWRTILE_CFG_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_7
    Addr = &H3a07&
    BUCK_CONFIG_CFG_PH_B27_CFG_7_PWRTILE_CFG_1 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_8
    Addr = &H3a08&
    BUCK_CONFIG_CFG_PH_B27_CFG_8_CS_OFFSET = &HC0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_9
    Addr = &H3a09&
    BUCK_CONFIG_CFG_PH_B27_CFG_9_CS_GAIN_TRIM = &HE0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_10
    Addr = &H3a0a&
    BUCK_CONFIG_CFG_PH_B27_CFG_10_CS_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_11
    Addr = &H3a0b&
    BUCK_CONFIG_CFG_PH_B27_CFG_11_CS_BW_LIMIT = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_12
    Addr = &H3a0c&
    BUCK_CONFIG_CFG_PH_B27_CFG_12_ZC_IN_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_13
    Addr = &H3a0d&
    BUCK_CONFIG_CFG_PH_B27_CFG_13_ZC_OUT_DELAY = &HF8
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_14
    Addr = &H3a0e&
    BUCK_CONFIG_CFG_PH_B27_CFG_14_ZC_NEG_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_15
    Addr = &H3a0f&
    BUCK_CONFIG_CFG_PH_B27_CFG_15_ZC_POS_OFFSET = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_16
    Addr = &H3a10&
    BUCK_CONFIG_CFG_PH_B27_CFG_16_CLC_EN_BIAS = &HFE
    BUCK_CONFIG_CFG_PH_B27_CFG_16_CLC_EN_DAC = &HFD
    BUCK_CONFIG_CFG_PH_B27_CFG_16_CLC_EN_LOAD = &HFB
    BUCK_CONFIG_CFG_PH_B27_CFG_16_CLC_EN_PRE = &HF7
    BUCK_CONFIG_CFG_PH_B27_CFG_16_CLC_EN_RAMP = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_17
    Addr = &H3a11&
    BUCK_CONFIG_CFG_PH_B27_CFG_17_CLC_BIREF = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_18
    Addr = &H3a12&
    BUCK_CONFIG_CFG_PH_B27_CFG_18_CLC_BDAC = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_19
    Addr = &H3a13&
    BUCK_CONFIG_CFG_PH_B27_CFG_19_CLC_BREFTEST = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_21
    Addr = &H3a15&
    BUCK_CONFIG_CFG_PH_B27_CFG_21_SC_AZ_DISABLE = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_22
    Addr = &H3a16&
    BUCK_CONFIG_CFG_PH_B27_CFG_22_SC_OFFSET_ADJ = &HF0
    BUCK_CONFIG_CFG_PH_B27_CFG_22_ILIMIT_EN = &HEF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_23
    Addr = &H3a17&
    BUCK_CONFIG_CFG_PH_B27_CFG_23_ONEXT_BIAS = &H80
    BUCK_CONFIG_CFG_PH_B27_CFG_23_ONEXT_EN = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_24
    Addr = &H3a18&
    BUCK_CONFIG_CFG_PH_B27_CFG_24_TM_ATB_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B27_CFG_24_TM_ATB_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_25
    Addr = &H3a19&
    BUCK_CONFIG_CFG_PH_B27_CFG_25_TM_IBIST_SEL = &HFC
    BUCK_CONFIG_CFG_PH_B27_CFG_25_TM_IBIST_EN = &HFB
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_26
    Addr = &H3a1a&
    BUCK_CONFIG_CFG_PH_B27_CFG_26_TM_IDEM_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_27
    Addr = &H3a1b&
    BUCK_CONFIG_CFG_PH_B27_CFG_27_TM_TEMPSNS_SEL = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_CFG_PH_B27_CFG_28
    Addr = &H3a1c&
    BUCK_CONFIG_CFG_PH_B27_CFG_28_SPARE = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_PH_A_OVERRIDE_EN0
    Addr = &H3a20&
    BUCK_CONFIG_PHASE_TEST_PH_A_OVERRIDE_EN0_BIT_7_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_PH_A_OVERRIDE_EN1
    Addr = &H3a21&
    BUCK_CONFIG_PHASE_TEST_PH_A_OVERRIDE_EN1_BIT_15_8 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_PH_A_OVERRIDE_EN2
    Addr = &H3a22&
    BUCK_CONFIG_PHASE_TEST_PH_A_OVERRIDE_EN2_BIT_23_16 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_PH_A_OVERRIDE_EN3
    Addr = &H3a23&
    BUCK_CONFIG_PHASE_TEST_PH_A_OVERRIDE_EN3_BIT_27_24 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_PH_B_OVERRIDE_EN0
    Addr = &H3a24&
    BUCK_CONFIG_PHASE_TEST_PH_B_OVERRIDE_EN0_BIT_7_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_PH_B_OVERRIDE_EN1
    Addr = &H3a25&
    BUCK_CONFIG_PHASE_TEST_PH_B_OVERRIDE_EN1_BIT_15_8 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_PH_B_OVERRIDE_EN2
    Addr = &H3a26&
    BUCK_CONFIG_PHASE_TEST_PH_B_OVERRIDE_EN2_BIT_23_16 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_PH_B_OVERRIDE_EN3
    Addr = &H3a27&
    BUCK_CONFIG_PHASE_TEST_PH_B_OVERRIDE_EN3_BIT_27_24 = &HF0
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_PH_EN_OVERRIDE_VAL_0
    Addr = &H3a28&
    BUCK_CONFIG_PHASE_TEST_PH_EN_OVERRIDE_VAL_0_RSTL = &HFE
    BUCK_CONFIG_PHASE_TEST_PH_EN_OVERRIDE_VAL_0_STBY = &HFD
    BUCK_CONFIG_PHASE_TEST_PH_EN_OVERRIDE_VAL_0_EN_REF = &HFB
    BUCK_CONFIG_PHASE_TEST_PH_EN_OVERRIDE_VAL_0_EN_SC = &HF7
    BUCK_CONFIG_PHASE_TEST_PH_EN_OVERRIDE_VAL_0_EN_IDEM_DAC = &HEF
    BUCK_CONFIG_PHASE_TEST_PH_EN_OVERRIDE_VAL_0_EN_IONEXT_DAC = &HDF
    BUCK_CONFIG_PHASE_TEST_PH_EN_OVERRIDE_VAL_0_EN_ICCCS = &HBF
    BUCK_CONFIG_PHASE_TEST_PH_EN_OVERRIDE_VAL_0_EN_CS = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_PH_EN_OVERRIDE_VAL_1
    Addr = &H3a29&
    BUCK_CONFIG_PHASE_TEST_PH_EN_OVERRIDE_VAL_1_EN_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_PH_EN_OVERRIDE_VAL_1_EN_BIAS = &HFD
    BUCK_CONFIG_PHASE_TEST_PH_EN_OVERRIDE_VAL_1_UNUSED = &H03
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_PH_DCFG_OVERRIDE_VAL_0
    Addr = &H3a2a&
    BUCK_CONFIG_PHASE_TEST_PH_DCFG_OVERRIDE_VAL_0_PFM_EN = &HFE
    BUCK_CONFIG_PHASE_TEST_PH_DCFG_OVERRIDE_VAL_0_RCLK = &HFD
    BUCK_CONFIG_PHASE_TEST_PH_DCFG_OVERRIDE_VAL_0_HIZ_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_PH_DCFG_OVERRIDE_VAL_0_DCM = &HF7
    BUCK_CONFIG_PHASE_TEST_PH_DCFG_OVERRIDE_VAL_0_CLC_CLK = &HEF
    BUCK_CONFIG_PHASE_TEST_PH_DCFG_OVERRIDE_VAL_0_CLC_CLK0 = &HDF
    BUCK_CONFIG_PHASE_TEST_PH_DCFG_OVERRIDE_VAL_0_CLC_CLKPI2 = &HBF
    BUCK_CONFIG_PHASE_TEST_PH_DCFG_OVERRIDE_VAL_0_PWM_SYNTH = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_PH_DCFG_OVERRIDE_VAL_1
    Addr = &H3a2b&
    BUCK_CONFIG_PHASE_TEST_PH_DCFG_OVERRIDE_VAL_1_ILIMIT_EN = &HFE
    BUCK_CONFIG_PHASE_TEST_PH_DCFG_OVERRIDE_VAL_1_UNUSED = &H01
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_PCLK_OVERRIDE
    Addr = &H3a2c&
    BUCK_CONFIG_PHASE_TEST_PCLK_OVERRIDE_PCLK = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_IDEM_OVERRIDE_0
    Addr = &H3a2d&
    BUCK_CONFIG_PHASE_TEST_IDEM_OVERRIDE_0_IDEM_7_0 = &H00
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_IDEM_OVERRIDE_1
    Addr = &H3a2e&
    BUCK_CONFIG_PHASE_TEST_IDEM_OVERRIDE_1_IDEM_8 = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A0
    Addr = &H3a2f&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A0_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A0_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A0_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A0_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A0_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A0_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A0_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A0_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A1
    Addr = &H3a30&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A1_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A1_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A1_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A1_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A1_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A1_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A1_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A1_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A2
    Addr = &H3a31&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A2_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A2_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A2_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A2_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A2_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A2_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A2_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A2_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A3
    Addr = &H3a32&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A3_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A3_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A3_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A3_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A3_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A3_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A3_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A3_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A4
    Addr = &H3a33&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A4_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A4_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A4_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A4_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A4_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A4_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A4_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A4_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A5
    Addr = &H3a34&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A5_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A5_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A5_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A5_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A5_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A5_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A5_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A5_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A6
    Addr = &H3a35&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A6_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A6_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A6_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A6_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A6_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A6_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A6_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A6_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A7
    Addr = &H3a36&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A7_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A7_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A7_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A7_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A7_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A7_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A7_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A7_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A8
    Addr = &H3a37&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A8_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A8_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A8_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A8_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A8_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A8_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A8_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A8_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A9
    Addr = &H3a38&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A9_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A9_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A9_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A9_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A9_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A9_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A9_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A9_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A10
    Addr = &H3a39&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A10_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A10_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A10_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A10_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A10_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A10_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A10_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A10_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A11
    Addr = &H3a3a&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A11_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A11_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A11_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A11_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A11_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A11_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A11_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A11_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A12
    Addr = &H3a3b&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A12_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A12_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A12_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A12_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A12_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A12_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A12_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A12_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A13
    Addr = &H3a3c&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A13_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A13_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A13_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A13_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A13_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A13_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A13_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A13_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A14
    Addr = &H3a3d&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A14_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A14_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A14_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A14_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A14_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A14_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A14_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A14_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A15
    Addr = &H3a3e&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A15_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A15_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A15_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A15_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A15_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A15_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A15_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A15_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A16
    Addr = &H3a3f&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A16_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A16_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A16_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A16_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A16_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A16_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A16_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A16_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A17
    Addr = &H3a40&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A17_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A17_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A17_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A17_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A17_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A17_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A17_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A17_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A18
    Addr = &H3a41&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A18_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A18_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A18_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A18_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A18_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A18_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A18_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A18_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A19
    Addr = &H3a42&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A19_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A19_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A19_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A19_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A19_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A19_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A19_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A19_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A20
    Addr = &H3a43&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A20_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A20_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A20_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A20_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A20_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A20_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A20_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A20_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A21
    Addr = &H3a44&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A21_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A21_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A21_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A21_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A21_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A21_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A21_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A21_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A22
    Addr = &H3a45&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A22_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A22_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A22_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A22_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A22_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A22_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A22_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A22_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A23
    Addr = &H3a46&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A23_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A23_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A23_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A23_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A23_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A23_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A23_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A23_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A24
    Addr = &H3a47&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A24_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A24_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A24_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A24_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A24_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A24_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A24_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A24_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A25
    Addr = &H3a48&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A25_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A25_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A25_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A25_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A25_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A25_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A25_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A25_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A26
    Addr = &H3a49&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A26_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A26_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A26_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A26_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A26_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A26_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A26_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A26_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A27
    Addr = &H3a4a&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A27_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A27_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A27_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A27_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A27_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A27_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A27_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_A27_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B0
    Addr = &H3a4b&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B0_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B0_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B0_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B0_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B0_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B0_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B0_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B0_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B1
    Addr = &H3a4c&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B1_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B1_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B1_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B1_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B1_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B1_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B1_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B1_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B2
    Addr = &H3a4d&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B2_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B2_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B2_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B2_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B2_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B2_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B2_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B2_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B3
    Addr = &H3a4e&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B3_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B3_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B3_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B3_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B3_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B3_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B3_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B3_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B4
    Addr = &H3a4f&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B4_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B4_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B4_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B4_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B4_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B4_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B4_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B4_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B5
    Addr = &H3a50&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B5_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B5_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B5_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B5_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B5_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B5_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B5_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B5_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B6
    Addr = &H3a51&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B6_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B6_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B6_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B6_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B6_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B6_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B6_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B6_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B7
    Addr = &H3a52&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B7_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B7_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B7_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B7_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B7_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B7_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B7_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B7_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B8
    Addr = &H3a53&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B8_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B8_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B8_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B8_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B8_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B8_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B8_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B8_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B9
    Addr = &H3a54&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B9_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B9_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B9_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B9_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B9_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B9_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B9_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B9_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B10
    Addr = &H3a55&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B10_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B10_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B10_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B10_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B10_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B10_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B10_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B10_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B11
    Addr = &H3a56&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B11_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B11_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B11_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B11_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B11_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B11_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B11_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B11_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B12
    Addr = &H3a57&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B12_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B12_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B12_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B12_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B12_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B12_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B12_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B12_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B13
    Addr = &H3a58&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B13_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B13_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B13_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B13_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B13_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B13_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B13_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B13_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B14
    Addr = &H3a59&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B14_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B14_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B14_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B14_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B14_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B14_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B14_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B14_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B15
    Addr = &H3a5a&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B15_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B15_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B15_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B15_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B15_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B15_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B15_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B15_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B16
    Addr = &H3a5b&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B16_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B16_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B16_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B16_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B16_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B16_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B16_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B16_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B17
    Addr = &H3a5c&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B17_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B17_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B17_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B17_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B17_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B17_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B17_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B17_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B18
    Addr = &H3a5d&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B18_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B18_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B18_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B18_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B18_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B18_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B18_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B18_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B19
    Addr = &H3a5e&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B19_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B19_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B19_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B19_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B19_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B19_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B19_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B19_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B20
    Addr = &H3a5f&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B20_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B20_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B20_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B20_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B20_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B20_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B20_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B20_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B21
    Addr = &H3a60&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B21_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B21_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B21_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B21_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B21_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B21_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B21_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B21_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B22
    Addr = &H3a61&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B22_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B22_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B22_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B22_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B22_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B22_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B22_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B22_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B23
    Addr = &H3a62&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B23_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B23_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B23_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B23_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B23_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B23_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B23_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B23_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B24
    Addr = &H3a63&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B24_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B24_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B24_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B24_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B24_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B24_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B24_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B24_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B25
    Addr = &H3a64&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B25_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B25_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B25_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B25_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B25_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B25_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B25_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B25_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B26
    Addr = &H3a65&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B26_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B26_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B26_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B26_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B26_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B26_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B26_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B26_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B27
    Addr = &H3a66&
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B27_ZC = &HFE
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B27_PWM = &HFD
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B27_EN_BRIDGE = &HFB
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B27_COMP0_BUF = &HF7
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B27_COMP1_BUF = &HEF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B27_ZC_TM = &HDF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B27_COMP0_LATCH = &HBF
    BUCK_CONFIG_PHASE_TEST_OBS_PH_DIGOUT_B27_ICOMP_DIG = &H7F
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_GPIO_DIRECT_CTRL
    Addr = &H3a67&
    BUCK_CONFIG_PHASE_TEST_GPIO_DIRECT_CTRL_EN = &HFE
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_PWM_SYNTH_GEN
    Addr = &H3a68&
    BUCK_CONFIG_PHASE_TEST_PWM_SYNTH_GEN_WIDTH = &HF0
    BUCK_CONFIG_PHASE_TEST_PWM_SYNTH_GEN_EN = &HEF
    BUCK_CONFIG_PHASE_TEST_PWM_SYNTH_GEN_CONT = &HDF
    Default = &H00
End Enum
Public Enum BUCK_CONFIG_PHASE_TEST_PWM_SYNTH_TRIG
    Addr = &H3a69&
    BUCK_CONFIG_PHASE_TEST_PWM_SYNTH_TRIG_FIRE = &HFE
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_CFG1
    Addr = &H4000&
    TILE0_HP_FLL_CFG_CFG1_LOCK_LIMIT = &HFC
    TILE0_HP_FLL_CFG_CFG1_LOCK_THRESH = &HF3
    TILE0_HP_FLL_CFG_CFG1_DSM_ORDER1 = &HEF
    TILE0_HP_FLL_CFG_CFG1_DSM_EN = &HDF
    TILE0_HP_FLL_CFG_CFG1_DSM_DAC_CODE_OFFSET = &H3F
    Default = &HF0
End Enum
Public Enum TILE0_HP_FLL_CFG_CFG2
    Addr = &H4001&
    TILE0_HP_FLL_CFG_CFG2_INIT_DAC_VALUE = &H00
    Default = &H40
End Enum
Public Enum TILE0_HP_FLL_CFG_CFG3
    Addr = &H4002&
    TILE0_HP_FLL_CFG_CFG3_IREF_TEXP = &HF0
    TILE0_HP_FLL_CFG_CFG3_IDAC_TEXP = &H0F
    Default = &H01
End Enum
Public Enum TILE0_HP_FLL_CFG_CMD
    Addr = &H4003&
    TILE0_HP_FLL_CFG_CMD_BYPASS = &HFE
    TILE0_HP_FLL_CFG_CMD_POWERDOWN = &HFD
    TILE0_HP_FLL_CFG_CMD_NAP_FORCE_ON = &HFB
    TILE0_HP_FLL_CFG_CMD_FREQ_CNT_SNAPSHOT = &HF7
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_FCW
    Addr = &H4004&
    TILE0_HP_FLL_CFG_FCW_FCW = &H00
    Default = &H7A
End Enum
Public Enum TILE0_HP_FLL_CFG_FCW_LO
    Addr = &H4005&
    TILE0_HP_FLL_CFG_FCW_LO_FCW_LO = &HF0
    Default = &H01
End Enum
Public Enum TILE0_HP_FLL_CFG_STATUS1
    Addr = &H4006&
    TILE0_HP_FLL_CFG_STATUS1_FLL_LOCK = &HFE
    TILE0_HP_FLL_CFG_STATUS1_FLL_LOCKVIO = &HFD
    TILE0_HP_FLL_CFG_STATUS1_FLL_ERR = &HFB
    TILE0_HP_FLL_CFG_STATUS1_FLL_PWROFF = &HF7
    TILE0_HP_FLL_CFG_STATUS1_FLL_RESET = &HEF
    TILE0_HP_FLL_CFG_STATUS1_FLL_NAP = &HDF
    TILE0_HP_FLL_CFG_STATUS1_FLL_UPDATING = &HBF
    TILE0_HP_FLL_CFG_STATUS1_FLL_IN_BYPASS = &H7F
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_STATUS2
    Addr = &H4007&
    TILE0_HP_FLL_CFG_STATUS2_FCNT_ERROR = &H80
    TILE0_HP_FLL_CFG_STATUS2_FCNT_ERROR_SIGN = &H7F
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_FREQ_CNT_MSB
    Addr = &H4008&
    TILE0_HP_FLL_CFG_FREQ_CNT_MSB_FREQ_CNT_MSB = &H00
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_FREQ_CNT_LSB
    Addr = &H4009&
    TILE0_HP_FLL_CFG_FREQ_CNT_LSB_FREQ_CNT_LSB = &HF0
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_DAC_CODE
    Addr = &H400a&
    TILE0_HP_FLL_CFG_DAC_CODE_DAC_CODE_IN_USE = &H00
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_STATUS
    Addr = &H400b&
    TILE0_HP_FLL_CFG_STATUS_STA_FLL_ERR = &HFE
    TILE0_HP_FLL_CFG_STATUS_STA_LOCKVIO = &HFD
    TILE0_HP_FLL_CFG_STATUS_STA_FLL_UNLOCKED = &HFB
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_EVENT
    Addr = &H400c&
    TILE0_HP_FLL_CFG_EVENT_EVT_FLL_ERR = &HFE
    TILE0_HP_FLL_CFG_EVENT_EVT_LOCKVIO = &HFD
    TILE0_HP_FLL_CFG_EVENT_EVT_FLL_UNLOCKED = &HFB
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_IRQ_MASK
    Addr = &H400d&
    TILE0_HP_FLL_CFG_IRQ_MASK_MSK_FLL_ERR = &HFE
    TILE0_HP_FLL_CFG_IRQ_MASK_MSK_LOCKVIO = &HFD
    TILE0_HP_FLL_CFG_IRQ_MASK_MSK_FLL_UNLOCKED = &HFB
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_IREF_CTRL
    Addr = &H400e&
    TILE0_HP_FLL_CFG_IREF_CTRL_EN_IREF = &HFE
    TILE0_HP_FLL_CFG_IREF_CTRL_BG_OK = &HFD
    TILE0_HP_FLL_CFG_IREF_CTRL_EN_IREF_SPARE = &HF3
    Default = &H01
End Enum
Public Enum TILE0_HP_FLL_CFG_IREF_DCFG
    Addr = &H400f&
    TILE0_HP_FLL_CFG_IREF_DCFG_STBY_IREF = &HFE
    TILE0_HP_FLL_CFG_IREF_DCFG_DCFG_SPARE = &HF1
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_IREF_CFG1
    Addr = &H4010&
    TILE0_HP_FLL_CFG_IREF_CFG1_ITRIM = &HF0
    TILE0_HP_FLL_CFG_IREF_CFG1_CFG_SPARE = &H0F
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_IREF_CFG2
    Addr = &H4011&
    TILE0_HP_FLL_CFG_IREF_CFG2_CFG_SPARE = &H00
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_DCO_CTRL
    Addr = &H4012&
    TILE0_HP_FLL_CFG_DCO_CTRL_EN_IDAC = &HFE
    TILE0_HP_FLL_CFG_DCO_CTRL_STBY_RO = &HFD
    TILE0_HP_FLL_CFG_DCO_CTRL_EN_OSC = &HFB
    TILE0_HP_FLL_CFG_DCO_CTRL_EN_CLK_OUT = &HF7
    Default = &H0D
End Enum
Public Enum TILE0_HP_FLL_CFG_DCO_DCFG1
    Addr = &H4013&
    TILE0_HP_FLL_CFG_DCO_DCFG1_FREQ_SEL = &H00
    Default = &H40
End Enum
Public Enum TILE0_HP_FLL_CFG_DCO_DCFG2
    Addr = &H4014&
    TILE0_HP_FLL_CFG_DCO_DCFG2_DCFG_SPARE = &H00
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_DCO_CFG1
    Addr = &H4015&
    TILE0_HP_FLL_CFG_DCO_CFG1_GAIN_TRIM = &HF0
    TILE0_HP_FLL_CFG_DCO_CFG1_OS_TRIM = &H0F
    Default = &H87
End Enum
Public Enum TILE0_HP_FLL_CFG_DCO_CFG2
    Addr = &H4016&
    TILE0_HP_FLL_CFG_DCO_CFG2_CFG_FILT_SEL = &HFC
    TILE0_HP_FLL_CFG_DCO_CFG2_CFG_SPARE = &H03
    Default = &H01
End Enum
Public Enum TILE0_HP_FLL_CFG_CFG4
    Addr = &H4017&
    TILE0_HP_FLL_CFG_CFG4_FLL_DISABLE_DCLKREQ_EN = &HFE
    TILE0_HP_FLL_CFG_CFG4_FORCE_BUCK_DCOCLK_EN = &HFD
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_FLL_SECURITY_LOCK
    Addr = &H4018&
    TILE0_HP_FLL_CFG_FLL_SECURITY_LOCK_FLL_CFG_LOCK = &HFE
    TILE0_HP_FLL_CFG_FLL_SECURITY_LOCK_FLL_PARAS_LOCK = &HFD
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_KI0
    Addr = &H4019&
    TILE0_HP_FLL_CFG_KI0_KI0_MANT = &HF8
    TILE0_HP_FLL_CFG_KI0_KI0_EXP = &HC7
    Default = &H34
End Enum
Public Enum TILE0_HP_FLL_CFG_KP0
    Addr = &H401a&
    TILE0_HP_FLL_CFG_KP0_KP0_MANT = &HF8
    TILE0_HP_FLL_CFG_KP0_KP0_EXP = &HC7
    Default = &H20
End Enum
Public Enum TILE0_HP_FLL_CFG_FLL_CAL_CFG
    Addr = &H401b&
    TILE0_HP_FLL_CFG_FLL_CAL_CFG_FLL_CAL_TIME_CFG = &HFC
    TILE0_HP_FLL_CFG_FLL_CAL_CFG_FLL_CAL_ENABLE = &HFB
    TILE0_HP_FLL_CFG_FLL_CAL_CFG_FLL_CAL_RANGE = &HE7
    TILE0_HP_FLL_CFG_FLL_CAL_CFG_CAL_ERR_RANGE = &HDF
    TILE0_HP_FLL_CFG_FLL_CAL_CFG_TEST_DCO_FSM_ON = &HBF
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_CAL_DAC1
    Addr = &H401c&
    TILE0_HP_FLL_CFG_CAL_DAC1_CAL_DAC1 = &H00
    Default = &H40
End Enum
Public Enum TILE0_HP_FLL_CFG_CAL_DAC2
    Addr = &H401d&
    TILE0_HP_FLL_CFG_CAL_DAC2_CAL_DAC2 = &H00
    Default = &HC0
End Enum
Public Enum TILE0_HP_FLL_CFG_CAL_DAC1_FREQ
    Addr = &H401e&
    TILE0_HP_FLL_CFG_CAL_DAC1_FREQ_CAL_DAC1_FREQ = &H00
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_CAL_DAC2_FREQ
    Addr = &H401f&
    TILE0_HP_FLL_CFG_CAL_DAC2_FREQ_CAL_DAC2_FREQ = &H00
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_FLL_CAL_STATUS
    Addr = &H4020&
    TILE0_HP_FLL_CFG_FLL_CAL_STATUS_TRIMCAL = &HF0
    TILE0_HP_FLL_CFG_FLL_CAL_STATUS_FLL_CAL_ERR_BRANGE = &HEF
    TILE0_HP_FLL_CFG_FLL_CAL_STATUS_FLL_CAL_ERR_ARANGE = &HDF
    TILE0_HP_FLL_CFG_FLL_CAL_STATUS_FLL_CAL_DONE = &HBF
    TILE0_HP_FLL_CFG_FLL_CAL_STATUS_FLL_CAL_BUSY = &H7F
    Default = &H08
End Enum
Public Enum TILE0_HP_FLL_CFG_DEBUG
    Addr = &H4021&
    TILE0_HP_FLL_CFG_DEBUG_FLL_STATE = &HF0
    TILE0_HP_FLL_CFG_DEBUG_FLL_FSM_STATE = &H0F
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_TEST
    Addr = &H4022&
    TILE0_HP_FLL_CFG_TEST_TEST_EN = &HFE
    TILE0_HP_FLL_CFG_TEST_FLL_DCLK_OUT = &HFD
    TILE0_HP_FLL_CFG_TEST_TEST_DSM_EN = &HFB
    TILE0_HP_FLL_CFG_TEST_TEST_DCO_FSM = &HF7
    TILE0_HP_FLL_CFG_TEST_ATBO_SEL = &HCF
    TILE0_HP_FLL_CFG_TEST_DTBO_SEL = &H3F
    Default = &H00
End Enum
Public Enum TILE0_HP_FLL_CFG_TEST_DSM_DATA_MSB
    Addr = &H4023&
    TILE0_HP_FLL_CFG_TEST_DSM_DATA_MSB_TEST_DSM_DATA_MSB = &H00
    Default = &H40
End Enum
Public Enum TILE0_HP_FLL_CFG_TEST_DSM_DATA_LSB
    Addr = &H4024&
    TILE0_HP_FLL_CFG_TEST_DSM_DATA_LSB_TEST_DSM_DATA_LSB = &HF0
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_CFG1
    Addr = &H4040&
    TILE0_LP_FLL_CFG_CFG1_LOCK_LIMIT = &HFC
    TILE0_LP_FLL_CFG_CFG1_LOCK_THRESH = &HF3
    TILE0_LP_FLL_CFG_CFG1_DSM_ORDER1 = &HEF
    TILE0_LP_FLL_CFG_CFG1_DSM_EN = &HDF
    TILE0_LP_FLL_CFG_CFG1_DSM_DAC_CODE_OFFSET = &H3F
    Default = &HF0
End Enum
Public Enum TILE0_LP_FLL_CFG_CFG2
    Addr = &H4041&
    TILE0_LP_FLL_CFG_CFG2_INIT_DAC_VALUE = &H00
    Default = &H40
End Enum
Public Enum TILE0_LP_FLL_CFG_CFG3
    Addr = &H4042&
    TILE0_LP_FLL_CFG_CFG3_IREF_TEXP = &HF0
    TILE0_LP_FLL_CFG_CFG3_IDAC_TEXP = &H0F
    Default = &H01
End Enum
Public Enum TILE0_LP_FLL_CFG_CMD
    Addr = &H4043&
    TILE0_LP_FLL_CFG_CMD_BYPASS = &HFE
    TILE0_LP_FLL_CFG_CMD_POWERDOWN = &HFD
    TILE0_LP_FLL_CFG_CMD_NAP_FORCE_ON = &HFB
    TILE0_LP_FLL_CFG_CMD_FREQ_CNT_SNAPSHOT = &HF7
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_FCW
    Addr = &H4044&
    TILE0_LP_FLL_CFG_FCW_FCW = &H00
    Default = &H7A
End Enum
Public Enum TILE0_LP_FLL_CFG_FCW_LO
    Addr = &H4045&
    TILE0_LP_FLL_CFG_FCW_LO_FCW_LO = &HF0
    Default = &H01
End Enum
Public Enum TILE0_LP_FLL_CFG_STATUS1
    Addr = &H4046&
    TILE0_LP_FLL_CFG_STATUS1_FLL_LOCK = &HFE
    TILE0_LP_FLL_CFG_STATUS1_FLL_LOCKVIO = &HFD
    TILE0_LP_FLL_CFG_STATUS1_FLL_ERR = &HFB
    TILE0_LP_FLL_CFG_STATUS1_FLL_PWROFF = &HF7
    TILE0_LP_FLL_CFG_STATUS1_FLL_RESET = &HEF
    TILE0_LP_FLL_CFG_STATUS1_FLL_NAP = &HDF
    TILE0_LP_FLL_CFG_STATUS1_FLL_UPDATING = &HBF
    TILE0_LP_FLL_CFG_STATUS1_FLL_IN_BYPASS = &H7F
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_STATUS2
    Addr = &H4047&
    TILE0_LP_FLL_CFG_STATUS2_FCNT_ERROR = &H80
    TILE0_LP_FLL_CFG_STATUS2_FCNT_ERROR_SIGN = &H7F
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_FREQ_CNT_MSB
    Addr = &H4048&
    TILE0_LP_FLL_CFG_FREQ_CNT_MSB_FREQ_CNT_MSB = &H00
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_FREQ_CNT_LSB
    Addr = &H4049&
    TILE0_LP_FLL_CFG_FREQ_CNT_LSB_FREQ_CNT_LSB = &HF0
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_DAC_CODE
    Addr = &H404a&
    TILE0_LP_FLL_CFG_DAC_CODE_DAC_CODE_IN_USE = &H00
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_STATUS
    Addr = &H404b&
    TILE0_LP_FLL_CFG_STATUS_STA_FLL_ERR = &HFE
    TILE0_LP_FLL_CFG_STATUS_STA_LOCKVIO = &HFD
    TILE0_LP_FLL_CFG_STATUS_STA_FLL_UNLOCKED = &HFB
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_EVENT
    Addr = &H404c&
    TILE0_LP_FLL_CFG_EVENT_EVT_FLL_ERR = &HFE
    TILE0_LP_FLL_CFG_EVENT_EVT_LOCKVIO = &HFD
    TILE0_LP_FLL_CFG_EVENT_EVT_FLL_UNLOCKED = &HFB
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_IRQ_MASK
    Addr = &H404d&
    TILE0_LP_FLL_CFG_IRQ_MASK_MSK_FLL_ERR = &HFE
    TILE0_LP_FLL_CFG_IRQ_MASK_MSK_LOCKVIO = &HFD
    TILE0_LP_FLL_CFG_IRQ_MASK_MSK_FLL_UNLOCKED = &HFB
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_IREF_CTRL
    Addr = &H404e&
    TILE0_LP_FLL_CFG_IREF_CTRL_EN_IREF = &HFE
    TILE0_LP_FLL_CFG_IREF_CTRL_BG_OK = &HFD
    TILE0_LP_FLL_CFG_IREF_CTRL_EN_IREF_SPARE = &HF3
    Default = &H01
End Enum
Public Enum TILE0_LP_FLL_CFG_IREF_DCFG
    Addr = &H404f&
    TILE0_LP_FLL_CFG_IREF_DCFG_STBY_IREF = &HFE
    TILE0_LP_FLL_CFG_IREF_DCFG_DCFG_SPARE = &HF1
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_IREF_CFG1
    Addr = &H4050&
    TILE0_LP_FLL_CFG_IREF_CFG1_ITRIM = &HF0
    TILE0_LP_FLL_CFG_IREF_CFG1_CFG_SPARE = &H0F
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_IREF_CFG2
    Addr = &H4051&
    TILE0_LP_FLL_CFG_IREF_CFG2_CFG_SPARE = &H00
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_DCO_CTRL
    Addr = &H4052&
    TILE0_LP_FLL_CFG_DCO_CTRL_EN_IDAC = &HFE
    TILE0_LP_FLL_CFG_DCO_CTRL_STBY_RO = &HFD
    TILE0_LP_FLL_CFG_DCO_CTRL_EN_OSC = &HFB
    TILE0_LP_FLL_CFG_DCO_CTRL_EN_CLK_OUT = &HF7
    Default = &H0D
End Enum
Public Enum TILE0_LP_FLL_CFG_DCO_DCFG1
    Addr = &H4053&
    TILE0_LP_FLL_CFG_DCO_DCFG1_FREQ_SEL = &H00
    Default = &H40
End Enum
Public Enum TILE0_LP_FLL_CFG_DCO_DCFG2
    Addr = &H4054&
    TILE0_LP_FLL_CFG_DCO_DCFG2_DCFG_SPARE = &H00
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_DCO_CFG1
    Addr = &H4055&
    TILE0_LP_FLL_CFG_DCO_CFG1_GAIN_TRIM = &HF0
    TILE0_LP_FLL_CFG_DCO_CFG1_OS_TRIM = &H0F
    Default = &H87
End Enum
Public Enum TILE0_LP_FLL_CFG_DCO_CFG2
    Addr = &H4056&
    TILE0_LP_FLL_CFG_DCO_CFG2_CFG_FILT_SEL = &HFC
    TILE0_LP_FLL_CFG_DCO_CFG2_CFG_SPARE = &H03
    Default = &H01
End Enum
Public Enum TILE0_LP_FLL_CFG_CFG4
    Addr = &H4057&
    TILE0_LP_FLL_CFG_CFG4_FLL_DISABLE_DCLKREQ_EN = &HFE
    TILE0_LP_FLL_CFG_CFG4_FORCE_BUCK_DCOCLK_EN = &HFD
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_FLL_SECURITY_LOCK
    Addr = &H4058&
    TILE0_LP_FLL_CFG_FLL_SECURITY_LOCK_FLL_CFG_LOCK = &HFE
    TILE0_LP_FLL_CFG_FLL_SECURITY_LOCK_FLL_PARAS_LOCK = &HFD
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_KI0
    Addr = &H4059&
    TILE0_LP_FLL_CFG_KI0_KI0_MANT = &HF8
    TILE0_LP_FLL_CFG_KI0_KI0_EXP = &HC7
    Default = &H34
End Enum
Public Enum TILE0_LP_FLL_CFG_KP0
    Addr = &H405a&
    TILE0_LP_FLL_CFG_KP0_KP0_MANT = &HF8
    TILE0_LP_FLL_CFG_KP0_KP0_EXP = &HC7
    Default = &H20
End Enum
Public Enum TILE0_LP_FLL_CFG_FLL_CAL_CFG
    Addr = &H405b&
    TILE0_LP_FLL_CFG_FLL_CAL_CFG_FLL_CAL_TIME_CFG = &HFC
    TILE0_LP_FLL_CFG_FLL_CAL_CFG_FLL_CAL_ENABLE = &HFB
    TILE0_LP_FLL_CFG_FLL_CAL_CFG_FLL_CAL_RANGE = &HE7
    TILE0_LP_FLL_CFG_FLL_CAL_CFG_CAL_ERR_RANGE = &HDF
    TILE0_LP_FLL_CFG_FLL_CAL_CFG_TEST_DCO_FSM_ON = &HBF
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_CAL_DAC1
    Addr = &H405c&
    TILE0_LP_FLL_CFG_CAL_DAC1_CAL_DAC1 = &H00
    Default = &H40
End Enum
Public Enum TILE0_LP_FLL_CFG_CAL_DAC2
    Addr = &H405d&
    TILE0_LP_FLL_CFG_CAL_DAC2_CAL_DAC2 = &H00
    Default = &HC0
End Enum
Public Enum TILE0_LP_FLL_CFG_CAL_DAC1_FREQ
    Addr = &H405e&
    TILE0_LP_FLL_CFG_CAL_DAC1_FREQ_CAL_DAC1_FREQ = &H00
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_CAL_DAC2_FREQ
    Addr = &H405f&
    TILE0_LP_FLL_CFG_CAL_DAC2_FREQ_CAL_DAC2_FREQ = &H00
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_FLL_CAL_STATUS
    Addr = &H4060&
    TILE0_LP_FLL_CFG_FLL_CAL_STATUS_TRIMCAL = &HF0
    TILE0_LP_FLL_CFG_FLL_CAL_STATUS_FLL_CAL_ERR_BRANGE = &HEF
    TILE0_LP_FLL_CFG_FLL_CAL_STATUS_FLL_CAL_ERR_ARANGE = &HDF
    TILE0_LP_FLL_CFG_FLL_CAL_STATUS_FLL_CAL_DONE = &HBF
    TILE0_LP_FLL_CFG_FLL_CAL_STATUS_FLL_CAL_BUSY = &H7F
    Default = &H08
End Enum
Public Enum TILE0_LP_FLL_CFG_DEBUG
    Addr = &H4061&
    TILE0_LP_FLL_CFG_DEBUG_FLL_STATE = &HF0
    TILE0_LP_FLL_CFG_DEBUG_FLL_FSM_STATE = &H0F
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_TEST
    Addr = &H4062&
    TILE0_LP_FLL_CFG_TEST_TEST_EN = &HFE
    TILE0_LP_FLL_CFG_TEST_FLL_DCLK_OUT = &HFD
    TILE0_LP_FLL_CFG_TEST_TEST_DSM_EN = &HFB
    TILE0_LP_FLL_CFG_TEST_TEST_DCO_FSM = &HF7
    TILE0_LP_FLL_CFG_TEST_ATBO_SEL = &HCF
    TILE0_LP_FLL_CFG_TEST_DTBO_SEL = &H3F
    Default = &H00
End Enum
Public Enum TILE0_LP_FLL_CFG_TEST_DSM_DATA_MSB
    Addr = &H4063&
    TILE0_LP_FLL_CFG_TEST_DSM_DATA_MSB_TEST_DSM_DATA_MSB = &H00
    Default = &H40
End Enum
Public Enum TILE0_LP_FLL_CFG_TEST_DSM_DATA_LSB
    Addr = &H4064&
    TILE0_LP_FLL_CFG_TEST_DSM_DATA_LSB_TEST_DSM_DATA_LSB = &HF0
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_CFG1
    Addr = &H5000&
    TILE1_HP_FLL_CFG_CFG1_LOCK_LIMIT = &HFC
    TILE1_HP_FLL_CFG_CFG1_LOCK_THRESH = &HF3
    TILE1_HP_FLL_CFG_CFG1_DSM_ORDER1 = &HEF
    TILE1_HP_FLL_CFG_CFG1_DSM_EN = &HDF
    TILE1_HP_FLL_CFG_CFG1_DSM_DAC_CODE_OFFSET = &H3F
    Default = &HF0
End Enum
Public Enum TILE1_HP_FLL_CFG_CFG2
    Addr = &H5001&
    TILE1_HP_FLL_CFG_CFG2_INIT_DAC_VALUE = &H00
    Default = &H40
End Enum
Public Enum TILE1_HP_FLL_CFG_CFG3
    Addr = &H5002&
    TILE1_HP_FLL_CFG_CFG3_IREF_TEXP = &HF0
    TILE1_HP_FLL_CFG_CFG3_IDAC_TEXP = &H0F
    Default = &H01
End Enum
Public Enum TILE1_HP_FLL_CFG_CMD
    Addr = &H5003&
    TILE1_HP_FLL_CFG_CMD_BYPASS = &HFE
    TILE1_HP_FLL_CFG_CMD_POWERDOWN = &HFD
    TILE1_HP_FLL_CFG_CMD_NAP_FORCE_ON = &HFB
    TILE1_HP_FLL_CFG_CMD_FREQ_CNT_SNAPSHOT = &HF7
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_FCW
    Addr = &H5004&
    TILE1_HP_FLL_CFG_FCW_FCW = &H00
    Default = &H7A
End Enum
Public Enum TILE1_HP_FLL_CFG_FCW_LO
    Addr = &H5005&
    TILE1_HP_FLL_CFG_FCW_LO_FCW_LO = &HF0
    Default = &H01
End Enum
Public Enum TILE1_HP_FLL_CFG_STATUS1
    Addr = &H5006&
    TILE1_HP_FLL_CFG_STATUS1_FLL_LOCK = &HFE
    TILE1_HP_FLL_CFG_STATUS1_FLL_LOCKVIO = &HFD
    TILE1_HP_FLL_CFG_STATUS1_FLL_ERR = &HFB
    TILE1_HP_FLL_CFG_STATUS1_FLL_PWROFF = &HF7
    TILE1_HP_FLL_CFG_STATUS1_FLL_RESET = &HEF
    TILE1_HP_FLL_CFG_STATUS1_FLL_NAP = &HDF
    TILE1_HP_FLL_CFG_STATUS1_FLL_UPDATING = &HBF
    TILE1_HP_FLL_CFG_STATUS1_FLL_IN_BYPASS = &H7F
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_STATUS2
    Addr = &H5007&
    TILE1_HP_FLL_CFG_STATUS2_FCNT_ERROR = &H80
    TILE1_HP_FLL_CFG_STATUS2_FCNT_ERROR_SIGN = &H7F
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_FREQ_CNT_MSB
    Addr = &H5008&
    TILE1_HP_FLL_CFG_FREQ_CNT_MSB_FREQ_CNT_MSB = &H00
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_FREQ_CNT_LSB
    Addr = &H5009&
    TILE1_HP_FLL_CFG_FREQ_CNT_LSB_FREQ_CNT_LSB = &HF0
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_DAC_CODE
    Addr = &H500a&
    TILE1_HP_FLL_CFG_DAC_CODE_DAC_CODE_IN_USE = &H00
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_STATUS
    Addr = &H500b&
    TILE1_HP_FLL_CFG_STATUS_STA_FLL_ERR = &HFE
    TILE1_HP_FLL_CFG_STATUS_STA_LOCKVIO = &HFD
    TILE1_HP_FLL_CFG_STATUS_STA_FLL_UNLOCKED = &HFB
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_EVENT
    Addr = &H500c&
    TILE1_HP_FLL_CFG_EVENT_EVT_FLL_ERR = &HFE
    TILE1_HP_FLL_CFG_EVENT_EVT_LOCKVIO = &HFD
    TILE1_HP_FLL_CFG_EVENT_EVT_FLL_UNLOCKED = &HFB
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_IRQ_MASK
    Addr = &H500d&
    TILE1_HP_FLL_CFG_IRQ_MASK_MSK_FLL_ERR = &HFE
    TILE1_HP_FLL_CFG_IRQ_MASK_MSK_LOCKVIO = &HFD
    TILE1_HP_FLL_CFG_IRQ_MASK_MSK_FLL_UNLOCKED = &HFB
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_IREF_CTRL
    Addr = &H500e&
    TILE1_HP_FLL_CFG_IREF_CTRL_EN_IREF = &HFE
    TILE1_HP_FLL_CFG_IREF_CTRL_BG_OK = &HFD
    TILE1_HP_FLL_CFG_IREF_CTRL_EN_IREF_SPARE = &HF3
    Default = &H01
End Enum
Public Enum TILE1_HP_FLL_CFG_IREF_DCFG
    Addr = &H500f&
    TILE1_HP_FLL_CFG_IREF_DCFG_STBY_IREF = &HFE
    TILE1_HP_FLL_CFG_IREF_DCFG_DCFG_SPARE = &HF1
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_IREF_CFG1
    Addr = &H5010&
    TILE1_HP_FLL_CFG_IREF_CFG1_ITRIM = &HF0
    TILE1_HP_FLL_CFG_IREF_CFG1_CFG_SPARE = &H0F
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_IREF_CFG2
    Addr = &H5011&
    TILE1_HP_FLL_CFG_IREF_CFG2_CFG_SPARE = &H00
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_DCO_CTRL
    Addr = &H5012&
    TILE1_HP_FLL_CFG_DCO_CTRL_EN_IDAC = &HFE
    TILE1_HP_FLL_CFG_DCO_CTRL_STBY_RO = &HFD
    TILE1_HP_FLL_CFG_DCO_CTRL_EN_OSC = &HFB
    TILE1_HP_FLL_CFG_DCO_CTRL_EN_CLK_OUT = &HF7
    Default = &H0D
End Enum
Public Enum TILE1_HP_FLL_CFG_DCO_DCFG1
    Addr = &H5013&
    TILE1_HP_FLL_CFG_DCO_DCFG1_FREQ_SEL = &H00
    Default = &H40
End Enum
Public Enum TILE1_HP_FLL_CFG_DCO_DCFG2
    Addr = &H5014&
    TILE1_HP_FLL_CFG_DCO_DCFG2_DCFG_SPARE = &H00
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_DCO_CFG1
    Addr = &H5015&
    TILE1_HP_FLL_CFG_DCO_CFG1_GAIN_TRIM = &HF0
    TILE1_HP_FLL_CFG_DCO_CFG1_OS_TRIM = &H0F
    Default = &H87
End Enum
Public Enum TILE1_HP_FLL_CFG_DCO_CFG2
    Addr = &H5016&
    TILE1_HP_FLL_CFG_DCO_CFG2_CFG_FILT_SEL = &HFC
    TILE1_HP_FLL_CFG_DCO_CFG2_CFG_SPARE = &H03
    Default = &H01
End Enum
Public Enum TILE1_HP_FLL_CFG_CFG4
    Addr = &H5017&
    TILE1_HP_FLL_CFG_CFG4_FLL_DISABLE_DCLKREQ_EN = &HFE
    TILE1_HP_FLL_CFG_CFG4_FORCE_BUCK_DCOCLK_EN = &HFD
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_FLL_SECURITY_LOCK
    Addr = &H5018&
    TILE1_HP_FLL_CFG_FLL_SECURITY_LOCK_FLL_CFG_LOCK = &HFE
    TILE1_HP_FLL_CFG_FLL_SECURITY_LOCK_FLL_PARAS_LOCK = &HFD
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_KI0
    Addr = &H5019&
    TILE1_HP_FLL_CFG_KI0_KI0_MANT = &HF8
    TILE1_HP_FLL_CFG_KI0_KI0_EXP = &HC7
    Default = &H34
End Enum
Public Enum TILE1_HP_FLL_CFG_KP0
    Addr = &H501a&
    TILE1_HP_FLL_CFG_KP0_KP0_MANT = &HF8
    TILE1_HP_FLL_CFG_KP0_KP0_EXP = &HC7
    Default = &H20
End Enum
Public Enum TILE1_HP_FLL_CFG_FLL_CAL_CFG
    Addr = &H501b&
    TILE1_HP_FLL_CFG_FLL_CAL_CFG_FLL_CAL_TIME_CFG = &HFC
    TILE1_HP_FLL_CFG_FLL_CAL_CFG_FLL_CAL_ENABLE = &HFB
    TILE1_HP_FLL_CFG_FLL_CAL_CFG_FLL_CAL_RANGE = &HE7
    TILE1_HP_FLL_CFG_FLL_CAL_CFG_CAL_ERR_RANGE = &HDF
    TILE1_HP_FLL_CFG_FLL_CAL_CFG_TEST_DCO_FSM_ON = &HBF
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_CAL_DAC1
    Addr = &H501c&
    TILE1_HP_FLL_CFG_CAL_DAC1_CAL_DAC1 = &H00
    Default = &H40
End Enum
Public Enum TILE1_HP_FLL_CFG_CAL_DAC2
    Addr = &H501d&
    TILE1_HP_FLL_CFG_CAL_DAC2_CAL_DAC2 = &H00
    Default = &HC0
End Enum
Public Enum TILE1_HP_FLL_CFG_CAL_DAC1_FREQ
    Addr = &H501e&
    TILE1_HP_FLL_CFG_CAL_DAC1_FREQ_CAL_DAC1_FREQ = &H00
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_CAL_DAC2_FREQ
    Addr = &H501f&
    TILE1_HP_FLL_CFG_CAL_DAC2_FREQ_CAL_DAC2_FREQ = &H00
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_FLL_CAL_STATUS
    Addr = &H5020&
    TILE1_HP_FLL_CFG_FLL_CAL_STATUS_TRIMCAL = &HF0
    TILE1_HP_FLL_CFG_FLL_CAL_STATUS_FLL_CAL_ERR_BRANGE = &HEF
    TILE1_HP_FLL_CFG_FLL_CAL_STATUS_FLL_CAL_ERR_ARANGE = &HDF
    TILE1_HP_FLL_CFG_FLL_CAL_STATUS_FLL_CAL_DONE = &HBF
    TILE1_HP_FLL_CFG_FLL_CAL_STATUS_FLL_CAL_BUSY = &H7F
    Default = &H08
End Enum
Public Enum TILE1_HP_FLL_CFG_DEBUG
    Addr = &H5021&
    TILE1_HP_FLL_CFG_DEBUG_FLL_STATE = &HF0
    TILE1_HP_FLL_CFG_DEBUG_FLL_FSM_STATE = &H0F
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_TEST
    Addr = &H5022&
    TILE1_HP_FLL_CFG_TEST_TEST_EN = &HFE
    TILE1_HP_FLL_CFG_TEST_FLL_DCLK_OUT = &HFD
    TILE1_HP_FLL_CFG_TEST_TEST_DSM_EN = &HFB
    TILE1_HP_FLL_CFG_TEST_TEST_DCO_FSM = &HF7
    TILE1_HP_FLL_CFG_TEST_ATBO_SEL = &HCF
    TILE1_HP_FLL_CFG_TEST_DTBO_SEL = &H3F
    Default = &H00
End Enum
Public Enum TILE1_HP_FLL_CFG_TEST_DSM_DATA_MSB
    Addr = &H5023&
    TILE1_HP_FLL_CFG_TEST_DSM_DATA_MSB_TEST_DSM_DATA_MSB = &H00
    Default = &H40
End Enum
Public Enum TILE1_HP_FLL_CFG_TEST_DSM_DATA_LSB
    Addr = &H5024&
    TILE1_HP_FLL_CFG_TEST_DSM_DATA_LSB_TEST_DSM_DATA_LSB = &HF0
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_CFG1
    Addr = &H5040&
    TILE1_LP_FLL_CFG_CFG1_LOCK_LIMIT = &HFC
    TILE1_LP_FLL_CFG_CFG1_LOCK_THRESH = &HF3
    TILE1_LP_FLL_CFG_CFG1_DSM_ORDER1 = &HEF
    TILE1_LP_FLL_CFG_CFG1_DSM_EN = &HDF
    TILE1_LP_FLL_CFG_CFG1_DSM_DAC_CODE_OFFSET = &H3F
    Default = &HF0
End Enum
Public Enum TILE1_LP_FLL_CFG_CFG2
    Addr = &H5041&
    TILE1_LP_FLL_CFG_CFG2_INIT_DAC_VALUE = &H00
    Default = &H40
End Enum
Public Enum TILE1_LP_FLL_CFG_CFG3
    Addr = &H5042&
    TILE1_LP_FLL_CFG_CFG3_IREF_TEXP = &HF0
    TILE1_LP_FLL_CFG_CFG3_IDAC_TEXP = &H0F
    Default = &H01
End Enum
Public Enum TILE1_LP_FLL_CFG_CMD
    Addr = &H5043&
    TILE1_LP_FLL_CFG_CMD_BYPASS = &HFE
    TILE1_LP_FLL_CFG_CMD_POWERDOWN = &HFD
    TILE1_LP_FLL_CFG_CMD_NAP_FORCE_ON = &HFB
    TILE1_LP_FLL_CFG_CMD_FREQ_CNT_SNAPSHOT = &HF7
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_FCW
    Addr = &H5044&
    TILE1_LP_FLL_CFG_FCW_FCW = &H00
    Default = &H7A
End Enum
Public Enum TILE1_LP_FLL_CFG_FCW_LO
    Addr = &H5045&
    TILE1_LP_FLL_CFG_FCW_LO_FCW_LO = &HF0
    Default = &H01
End Enum
Public Enum TILE1_LP_FLL_CFG_STATUS1
    Addr = &H5046&
    TILE1_LP_FLL_CFG_STATUS1_FLL_LOCK = &HFE
    TILE1_LP_FLL_CFG_STATUS1_FLL_LOCKVIO = &HFD
    TILE1_LP_FLL_CFG_STATUS1_FLL_ERR = &HFB
    TILE1_LP_FLL_CFG_STATUS1_FLL_PWROFF = &HF7
    TILE1_LP_FLL_CFG_STATUS1_FLL_RESET = &HEF
    TILE1_LP_FLL_CFG_STATUS1_FLL_NAP = &HDF
    TILE1_LP_FLL_CFG_STATUS1_FLL_UPDATING = &HBF
    TILE1_LP_FLL_CFG_STATUS1_FLL_IN_BYPASS = &H7F
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_STATUS2
    Addr = &H5047&
    TILE1_LP_FLL_CFG_STATUS2_FCNT_ERROR = &H80
    TILE1_LP_FLL_CFG_STATUS2_FCNT_ERROR_SIGN = &H7F
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_FREQ_CNT_MSB
    Addr = &H5048&
    TILE1_LP_FLL_CFG_FREQ_CNT_MSB_FREQ_CNT_MSB = &H00
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_FREQ_CNT_LSB
    Addr = &H5049&
    TILE1_LP_FLL_CFG_FREQ_CNT_LSB_FREQ_CNT_LSB = &HF0
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_DAC_CODE
    Addr = &H504a&
    TILE1_LP_FLL_CFG_DAC_CODE_DAC_CODE_IN_USE = &H00
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_STATUS
    Addr = &H504b&
    TILE1_LP_FLL_CFG_STATUS_STA_FLL_ERR = &HFE
    TILE1_LP_FLL_CFG_STATUS_STA_LOCKVIO = &HFD
    TILE1_LP_FLL_CFG_STATUS_STA_FLL_UNLOCKED = &HFB
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_EVENT
    Addr = &H504c&
    TILE1_LP_FLL_CFG_EVENT_EVT_FLL_ERR = &HFE
    TILE1_LP_FLL_CFG_EVENT_EVT_LOCKVIO = &HFD
    TILE1_LP_FLL_CFG_EVENT_EVT_FLL_UNLOCKED = &HFB
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_IRQ_MASK
    Addr = &H504d&
    TILE1_LP_FLL_CFG_IRQ_MASK_MSK_FLL_ERR = &HFE
    TILE1_LP_FLL_CFG_IRQ_MASK_MSK_LOCKVIO = &HFD
    TILE1_LP_FLL_CFG_IRQ_MASK_MSK_FLL_UNLOCKED = &HFB
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_IREF_CTRL
    Addr = &H504e&
    TILE1_LP_FLL_CFG_IREF_CTRL_EN_IREF = &HFE
    TILE1_LP_FLL_CFG_IREF_CTRL_BG_OK = &HFD
    TILE1_LP_FLL_CFG_IREF_CTRL_EN_IREF_SPARE = &HF3
    Default = &H01
End Enum
Public Enum TILE1_LP_FLL_CFG_IREF_DCFG
    Addr = &H504f&
    TILE1_LP_FLL_CFG_IREF_DCFG_STBY_IREF = &HFE
    TILE1_LP_FLL_CFG_IREF_DCFG_DCFG_SPARE = &HF1
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_IREF_CFG1
    Addr = &H5050&
    TILE1_LP_FLL_CFG_IREF_CFG1_ITRIM = &HF0
    TILE1_LP_FLL_CFG_IREF_CFG1_CFG_SPARE = &H0F
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_IREF_CFG2
    Addr = &H5051&
    TILE1_LP_FLL_CFG_IREF_CFG2_CFG_SPARE = &H00
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_DCO_CTRL
    Addr = &H5052&
    TILE1_LP_FLL_CFG_DCO_CTRL_EN_IDAC = &HFE
    TILE1_LP_FLL_CFG_DCO_CTRL_STBY_RO = &HFD
    TILE1_LP_FLL_CFG_DCO_CTRL_EN_OSC = &HFB
    TILE1_LP_FLL_CFG_DCO_CTRL_EN_CLK_OUT = &HF7
    Default = &H0D
End Enum
Public Enum TILE1_LP_FLL_CFG_DCO_DCFG1
    Addr = &H5053&
    TILE1_LP_FLL_CFG_DCO_DCFG1_FREQ_SEL = &H00
    Default = &H40
End Enum
Public Enum TILE1_LP_FLL_CFG_DCO_DCFG2
    Addr = &H5054&
    TILE1_LP_FLL_CFG_DCO_DCFG2_DCFG_SPARE = &H00
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_DCO_CFG1
    Addr = &H5055&
    TILE1_LP_FLL_CFG_DCO_CFG1_GAIN_TRIM = &HF0
    TILE1_LP_FLL_CFG_DCO_CFG1_OS_TRIM = &H0F
    Default = &H87
End Enum
Public Enum TILE1_LP_FLL_CFG_DCO_CFG2
    Addr = &H5056&
    TILE1_LP_FLL_CFG_DCO_CFG2_CFG_FILT_SEL = &HFC
    TILE1_LP_FLL_CFG_DCO_CFG2_CFG_SPARE = &H03
    Default = &H01
End Enum
Public Enum TILE1_LP_FLL_CFG_CFG4
    Addr = &H5057&
    TILE1_LP_FLL_CFG_CFG4_FLL_DISABLE_DCLKREQ_EN = &HFE
    TILE1_LP_FLL_CFG_CFG4_FORCE_BUCK_DCOCLK_EN = &HFD
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_FLL_SECURITY_LOCK
    Addr = &H5058&
    TILE1_LP_FLL_CFG_FLL_SECURITY_LOCK_FLL_CFG_LOCK = &HFE
    TILE1_LP_FLL_CFG_FLL_SECURITY_LOCK_FLL_PARAS_LOCK = &HFD
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_KI0
    Addr = &H5059&
    TILE1_LP_FLL_CFG_KI0_KI0_MANT = &HF8
    TILE1_LP_FLL_CFG_KI0_KI0_EXP = &HC7
    Default = &H34
End Enum
Public Enum TILE1_LP_FLL_CFG_KP0
    Addr = &H505a&
    TILE1_LP_FLL_CFG_KP0_KP0_MANT = &HF8
    TILE1_LP_FLL_CFG_KP0_KP0_EXP = &HC7
    Default = &H20
End Enum
Public Enum TILE1_LP_FLL_CFG_FLL_CAL_CFG
    Addr = &H505b&
    TILE1_LP_FLL_CFG_FLL_CAL_CFG_FLL_CAL_TIME_CFG = &HFC
    TILE1_LP_FLL_CFG_FLL_CAL_CFG_FLL_CAL_ENABLE = &HFB
    TILE1_LP_FLL_CFG_FLL_CAL_CFG_FLL_CAL_RANGE = &HE7
    TILE1_LP_FLL_CFG_FLL_CAL_CFG_CAL_ERR_RANGE = &HDF
    TILE1_LP_FLL_CFG_FLL_CAL_CFG_TEST_DCO_FSM_ON = &HBF
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_CAL_DAC1
    Addr = &H505c&
    TILE1_LP_FLL_CFG_CAL_DAC1_CAL_DAC1 = &H00
    Default = &H40
End Enum
Public Enum TILE1_LP_FLL_CFG_CAL_DAC2
    Addr = &H505d&
    TILE1_LP_FLL_CFG_CAL_DAC2_CAL_DAC2 = &H00
    Default = &HC0
End Enum
Public Enum TILE1_LP_FLL_CFG_CAL_DAC1_FREQ
    Addr = &H505e&
    TILE1_LP_FLL_CFG_CAL_DAC1_FREQ_CAL_DAC1_FREQ = &H00
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_CAL_DAC2_FREQ
    Addr = &H505f&
    TILE1_LP_FLL_CFG_CAL_DAC2_FREQ_CAL_DAC2_FREQ = &H00
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_FLL_CAL_STATUS
    Addr = &H5060&
    TILE1_LP_FLL_CFG_FLL_CAL_STATUS_TRIMCAL = &HF0
    TILE1_LP_FLL_CFG_FLL_CAL_STATUS_FLL_CAL_ERR_BRANGE = &HEF
    TILE1_LP_FLL_CFG_FLL_CAL_STATUS_FLL_CAL_ERR_ARANGE = &HDF
    TILE1_LP_FLL_CFG_FLL_CAL_STATUS_FLL_CAL_DONE = &HBF
    TILE1_LP_FLL_CFG_FLL_CAL_STATUS_FLL_CAL_BUSY = &H7F
    Default = &H08
End Enum
Public Enum TILE1_LP_FLL_CFG_DEBUG
    Addr = &H5061&
    TILE1_LP_FLL_CFG_DEBUG_FLL_STATE = &HF0
    TILE1_LP_FLL_CFG_DEBUG_FLL_FSM_STATE = &H0F
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_TEST
    Addr = &H5062&
    TILE1_LP_FLL_CFG_TEST_TEST_EN = &HFE
    TILE1_LP_FLL_CFG_TEST_FLL_DCLK_OUT = &HFD
    TILE1_LP_FLL_CFG_TEST_TEST_DSM_EN = &HFB
    TILE1_LP_FLL_CFG_TEST_TEST_DCO_FSM = &HF7
    TILE1_LP_FLL_CFG_TEST_ATBO_SEL = &HCF
    TILE1_LP_FLL_CFG_TEST_DTBO_SEL = &H3F
    Default = &H00
End Enum
Public Enum TILE1_LP_FLL_CFG_TEST_DSM_DATA_MSB
    Addr = &H5063&
    TILE1_LP_FLL_CFG_TEST_DSM_DATA_MSB_TEST_DSM_DATA_MSB = &H00
    Default = &H40
End Enum
Public Enum TILE1_LP_FLL_CFG_TEST_DSM_DATA_LSB
    Addr = &H5064&
    TILE1_LP_FLL_CFG_TEST_DSM_DATA_LSB_TEST_DSM_DATA_LSB = &HF0
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_INFO
    Addr = &H6000&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_INFO_SYSCTL_GRP_MISC = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_INFO_SYSCTL_GRP_LDO_UV = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_INFO_SYSCTL_GRP_LDO_OV = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_INFO_SYSCTL_GRP_BUCK_UV = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_INFO_SYSCTL_GRP_BUCK_OV = &HEF
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_0
    Addr = &H6001&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_0_EVENT_LDO_UV_0 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_0_EVENT_LDO_UV_1 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_0_EVENT_LDO_UV_2 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_0_EVENT_LDO_UV_3 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_0_EVENT_LDO_UV_4 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_0_EVENT_LDO_UV_5 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_0_EVENT_LDO_UV_6 = &HBF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_0_EVENT_LDO_UV_7 = &H7F
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_1
    Addr = &H6002&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_1_EVENT_LDO_UV_8 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_1_EVENT_LDO_UV_9 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_1_EVENT_LDO_UV_10 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_1_EVENT_LDO_UV_11 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_1_EVENT_LDO_UV_12 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_1_EVENT_LDO_UV_13 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_EVENT_1_EVENT_LDO_UV_14 = &HBF
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_0
    Addr = &H6003&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_0_EVENT_LDO_OV_0 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_0_EVENT_LDO_OV_1 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_0_EVENT_LDO_OV_2 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_0_EVENT_LDO_OV_3 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_0_EVENT_LDO_OV_4 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_0_EVENT_LDO_OV_5 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_0_EVENT_LDO_OV_6 = &HBF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_0_EVENT_LDO_OV_7 = &H7F
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_1
    Addr = &H6004&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_1_EVENT_LDO_OV_8 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_1_EVENT_LDO_OV_9 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_1_EVENT_LDO_OV_10 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_1_EVENT_LDO_OV_11 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_1_EVENT_LDO_OV_12 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_1_EVENT_LDO_OV_13 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_EVENT_1_EVENT_LDO_OV_14 = &HBF
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0
    Addr = &H6005&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0_EVENT_BUCK_UV_0 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0_EVENT_BUCK_UV_1 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0_EVENT_BUCK_UV_2 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0_EVENT_BUCK_UV_3 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0_EVENT_BUCK_UV_4 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0_EVENT_BUCK_UV_5 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0_EVENT_BUCK_UV_6 = &HBF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_0_EVENT_BUCK_UV_7 = &H7F
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_1
    Addr = &H6006&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_1_EVENT_BUCK_UV_8 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_1_EVENT_BUCK_UV_9 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_1_EVENT_BUCK_UV_10 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_EVENT_1_EVENT_BUCK_UV_11 = &HF7
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0
    Addr = &H6007&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0_EVENT_BUCK_OV_0 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0_EVENT_BUCK_OV_1 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0_EVENT_BUCK_OV_2 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0_EVENT_BUCK_OV_3 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0_EVENT_BUCK_OV_4 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0_EVENT_BUCK_OV_5 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0_EVENT_BUCK_OV_6 = &HBF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_0_EVENT_BUCK_OV_7 = &H7F
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_1
    Addr = &H6008&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_1_EVENT_BUCK_OV_8 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_1_EVENT_BUCK_OV_9 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_1_EVENT_BUCK_OV_10 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_EVENT_1_EVENT_BUCK_OV_11 = &HF7
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_MISC_EVENT
    Addr = &H6009&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_MISC_EVENT_EVT_HIGH_TEMP = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_MISC_EVENT_EVT_RESET_WARN = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_MISC_EVENT_EVT_TWO_FINGER = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_MISC_EVENT_EVT_BTN_SEQ_START = &HF7
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_0
    Addr = &H600a&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_0_MASK_LDO_UV_0 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_0_MASK_LDO_UV_1 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_0_MASK_LDO_UV_2 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_0_MASK_LDO_UV_3 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_0_MASK_LDO_UV_4 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_0_MASK_LDO_UV_5 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_0_MASK_LDO_UV_6 = &HBF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_0_MASK_LDO_UV_7 = &H7F
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_1
    Addr = &H600b&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_1_MASK_LDO_UV_8 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_1_MASK_LDO_UV_9 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_1_MASK_LDO_UV_10 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_1_MASK_LDO_UV_11 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_1_MASK_LDO_UV_12 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_1_MASK_LDO_UV_13 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_UV_MASK_1_MASK_LDO_UV_14 = &HBF
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_0
    Addr = &H600c&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_0_MASK_LDO_OV_0 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_0_MASK_LDO_OV_1 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_0_MASK_LDO_OV_2 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_0_MASK_LDO_OV_3 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_0_MASK_LDO_OV_4 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_0_MASK_LDO_OV_5 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_0_MASK_LDO_OV_6 = &HBF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_0_MASK_LDO_OV_7 = &H7F
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_1
    Addr = &H600d&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_1_MASK_LDO_OV_8 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_1_MASK_LDO_OV_9 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_1_MASK_LDO_OV_10 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_1_MASK_LDO_OV_11 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_1_MASK_LDO_OV_12 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_1_MASK_LDO_OV_13 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_LDO_OV_MASK_1_MASK_LDO_OV_14 = &HBF
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0
    Addr = &H600e&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0_MASK_BUCK_UV_0 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0_MASK_BUCK_UV_1 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0_MASK_BUCK_UV_2 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0_MASK_BUCK_UV_3 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0_MASK_BUCK_UV_4 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0_MASK_BUCK_UV_5 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0_MASK_BUCK_UV_6 = &HBF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_0_MASK_BUCK_UV_7 = &H7F
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_1
    Addr = &H600f&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_1_MASK_BUCK_UV_8 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_1_MASK_BUCK_UV_9 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_1_MASK_BUCK_UV_10 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_UV_MASK_1_MASK_BUCK_UV_11 = &HF7
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0
    Addr = &H6010&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0_MASK_BUCK_OV_0 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0_MASK_BUCK_OV_1 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0_MASK_BUCK_OV_2 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0_MASK_BUCK_OV_3 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0_MASK_BUCK_OV_4 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0_MASK_BUCK_OV_5 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0_MASK_BUCK_OV_6 = &HBF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_0_MASK_BUCK_OV_7 = &H7F
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_1
    Addr = &H6011&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_1_MASK_BUCK_OV_8 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_1_MASK_BUCK_OV_9 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_1_MASK_BUCK_OV_10 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_BUCK_OV_MASK_1_MASK_BUCK_OV_11 = &HF7
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_MISC_MASK
    Addr = &H6012&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_MISC_MASK_EVT_HIGH_TEMP = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_MISC_MASK_EVT_RESET_WARN = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_MISC_MASK_EVT_TWO_FINGER = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_SYSCTL_GRP_MISC_MASK_EVT_BTN_SEQ_START = &HF7
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_0
    Addr = &H6013&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_0_EVENT_BUCK_POS_OC_0 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_0_EVENT_BUCK_POS_OC_1 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_0_EVENT_BUCK_POS_OC_2 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_0_EVENT_BUCK_POS_OC_3 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_0_EVENT_BUCK_POS_OC_4 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_0_EVENT_BUCK_POS_OC_5 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_0_EVENT_BUCK_POS_OC_6 = &HBF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_0_EVENT_BUCK_POS_OC_7 = &H7F
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_1
    Addr = &H6014&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_1_EVENT_BUCK_POS_OC_8 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_1_EVENT_BUCK_POS_OC_9 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_1_EVENT_BUCK_POS_OC_10 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_1_EVENT_BUCK_POS_OC_11 = &HF7
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_2
    Addr = &H6015&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_2_EVENT_BUCK_NEG_OC_0 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_2_EVENT_BUCK_NEG_OC_1 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_2_EVENT_BUCK_NEG_OC_2 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_2_EVENT_BUCK_NEG_OC_3 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_2_EVENT_BUCK_NEG_OC_4 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_2_EVENT_BUCK_NEG_OC_5 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_2_EVENT_BUCK_NEG_OC_6 = &HBF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_2_EVENT_BUCK_NEG_OC_7 = &H7F
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_3
    Addr = &H6016&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_3_EVENT_BUCK_NEG_OC_8 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_3_EVENT_BUCK_NEG_OC_9 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_3_EVENT_BUCK_NEG_OC_10 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_3_EVENT_BUCK_NEG_OC_11 = &HF7
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_4
    Addr = &H6017&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_4_EVENT_BUCK_STARTUP_EXP_0 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_4_EVENT_BUCK_STARTUP_EXP_1 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_4_EVENT_BUCK_STARTUP_EXP_2 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_4_EVENT_BUCK_STARTUP_EXP_3 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_4_EVENT_BUCK_STARTUP_EXP_4 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_4_EVENT_BUCK_STARTUP_EXP_5 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_4_EVENT_BUCK_STARTUP_EXP_6 = &HBF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_4_EVENT_BUCK_STARTUP_EXP_7 = &H7F
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_5
    Addr = &H6018&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_5_EVENT_BUCK_STARTUP_EXP_8 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_5_EVENT_BUCK_STARTUP_EXP_9 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_5_EVENT_BUCK_STARTUP_EXP_10 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_EVENT_5_EVENT_BUCK_STARTUP_EXP_11 = &HF7
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_0
    Addr = &H6019&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_0_MASK_BUCK_POS_OC_0 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_0_MASK_BUCK_POS_OC_1 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_0_MASK_BUCK_POS_OC_2 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_0_MASK_BUCK_POS_OC_3 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_0_MASK_BUCK_POS_OC_4 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_0_MASK_BUCK_POS_OC_5 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_0_MASK_BUCK_POS_OC_6 = &HBF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_0_MASK_BUCK_POS_OC_7 = &H7F
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_1
    Addr = &H601a&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_1_MASK_BUCK_POS_OC_8 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_1_MASK_BUCK_POS_OC_9 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_1_MASK_BUCK_POS_OC_10 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_1_MASK_BUCK_POS_OC_11 = &HF7
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_2
    Addr = &H601b&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_2_MASK_BUCK_NEG_OC_0 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_2_MASK_BUCK_NEG_OC_1 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_2_MASK_BUCK_NEG_OC_2 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_2_MASK_BUCK_NEG_OC_3 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_2_MASK_BUCK_NEG_OC_4 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_2_MASK_BUCK_NEG_OC_5 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_2_MASK_BUCK_NEG_OC_6 = &HBF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_2_MASK_BUCK_NEG_OC_7 = &H7F
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_3
    Addr = &H601c&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_3_MASK_BUCK_NEG_OC_8 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_3_MASK_BUCK_NEG_OC_9 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_3_MASK_BUCK_NEG_OC_10 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_3_MASK_BUCK_NEG_OC_11 = &HF7
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_4
    Addr = &H601d&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_4_MASK_BUCK_STARTUP_EXP_0 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_4_MASK_BUCK_STARTUP_EXP_1 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_4_MASK_BUCK_STARTUP_EXP_2 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_4_MASK_BUCK_STARTUP_EXP_3 = &HF7
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_4_MASK_BUCK_STARTUP_EXP_4 = &HEF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_4_MASK_BUCK_STARTUP_EXP_5 = &HDF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_4_MASK_BUCK_STARTUP_EXP_6 = &HBF
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_4_MASK_BUCK_STARTUP_EXP_7 = &H7F
    Default = &H00
End Enum
Public Enum APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_5
    Addr = &H601e&
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_5_MASK_BUCK_STARTUP_EXP_8 = &HFE
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_5_MASK_BUCK_STARTUP_EXP_9 = &HFD
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_5_MASK_BUCK_STARTUP_EXP_10 = &HFB
    APC_EVENTS_SYSCTL_EVENT_REGISTERS_BUCK_GRP_MASK_5_MASK_BUCK_STARTUP_EXP_11 = &HF7
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_SLOT0
    Addr = &H8000&
    GPADC_BUF_PTMU0_SCH_1_SLOT0_SLOT0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_SLOT1
    Addr = &H8001&
    GPADC_BUF_PTMU0_SCH_1_SLOT1_SLOT1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_SLOT2
    Addr = &H8002&
    GPADC_BUF_PTMU0_SCH_1_SLOT2_SLOT2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_SLOT3
    Addr = &H8003&
    GPADC_BUF_PTMU0_SCH_1_SLOT3_SLOT3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_SLOT4
    Addr = &H8004&
    GPADC_BUF_PTMU0_SCH_1_SLOT4_SLOT4 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_SLOT5
    Addr = &H8005&
    GPADC_BUF_PTMU0_SCH_1_SLOT5_SLOT5 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_SLOT6
    Addr = &H8006&
    GPADC_BUF_PTMU0_SCH_1_SLOT6_SLOT6 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_SLOT7
    Addr = &H8007&
    GPADC_BUF_PTMU0_SCH_1_SLOT7_SLOT7 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_SLOT8
    Addr = &H8008&
    GPADC_BUF_PTMU0_SCH_1_SLOT8_SLOT8 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_SLOT9
    Addr = &H8009&
    GPADC_BUF_PTMU0_SCH_1_SLOT9_SLOT9 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_SLOT10
    Addr = &H800a&
    GPADC_BUF_PTMU0_SCH_1_SLOT10_SLOT10 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_SLOT11
    Addr = &H800b&
    GPADC_BUF_PTMU0_SCH_1_SLOT11_SLOT11 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_SLOT12
    Addr = &H800c&
    GPADC_BUF_PTMU0_SCH_1_SLOT12_SLOT12 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_SLOT13
    Addr = &H800d&
    GPADC_BUF_PTMU0_SCH_1_SLOT13_SLOT13 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_SLOT14
    Addr = &H800e&
    GPADC_BUF_PTMU0_SCH_1_SLOT14_SLOT14 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_SLOT15
    Addr = &H800f&
    GPADC_BUF_PTMU0_SCH_1_SLOT15_SLOT15 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU0_SCH_1_CTRL
    Addr = &H8010&
    GPADC_BUF_PTMU0_SCH_1_CTRL_MINMAX = &HFE
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_SLOT0
    Addr = &H8080&
    GPADC_BUF_PTMU1_SCH_2_SLOT0_SLOT0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_SLOT1
    Addr = &H8081&
    GPADC_BUF_PTMU1_SCH_2_SLOT1_SLOT1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_SLOT2
    Addr = &H8082&
    GPADC_BUF_PTMU1_SCH_2_SLOT2_SLOT2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_SLOT3
    Addr = &H8083&
    GPADC_BUF_PTMU1_SCH_2_SLOT3_SLOT3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_SLOT4
    Addr = &H8084&
    GPADC_BUF_PTMU1_SCH_2_SLOT4_SLOT4 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_SLOT5
    Addr = &H8085&
    GPADC_BUF_PTMU1_SCH_2_SLOT5_SLOT5 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_SLOT6
    Addr = &H8086&
    GPADC_BUF_PTMU1_SCH_2_SLOT6_SLOT6 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_SLOT7
    Addr = &H8087&
    GPADC_BUF_PTMU1_SCH_2_SLOT7_SLOT7 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_SLOT8
    Addr = &H8088&
    GPADC_BUF_PTMU1_SCH_2_SLOT8_SLOT8 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_SLOT9
    Addr = &H8089&
    GPADC_BUF_PTMU1_SCH_2_SLOT9_SLOT9 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_SLOT10
    Addr = &H808a&
    GPADC_BUF_PTMU1_SCH_2_SLOT10_SLOT10 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_SLOT11
    Addr = &H808b&
    GPADC_BUF_PTMU1_SCH_2_SLOT11_SLOT11 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_SLOT12
    Addr = &H808c&
    GPADC_BUF_PTMU1_SCH_2_SLOT12_SLOT12 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_SLOT13
    Addr = &H808d&
    GPADC_BUF_PTMU1_SCH_2_SLOT13_SLOT13 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_SLOT14
    Addr = &H808e&
    GPADC_BUF_PTMU1_SCH_2_SLOT14_SLOT14 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_SLOT15
    Addr = &H808f&
    GPADC_BUF_PTMU1_SCH_2_SLOT15_SLOT15 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU1_SCH_2_CTRL
    Addr = &H8090&
    GPADC_BUF_PTMU1_SCH_2_CTRL_MINMAX = &HFE
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT0
    Addr = &H8100&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT0_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT0
    Addr = &H8101&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT0_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT1
    Addr = &H8102&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT1_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT1
    Addr = &H8103&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT1_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT2
    Addr = &H8104&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT2_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT2
    Addr = &H8105&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT2_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT3
    Addr = &H8106&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT3_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT3
    Addr = &H8107&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT3_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT4
    Addr = &H8108&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT4_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT4
    Addr = &H8109&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT4_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT5
    Addr = &H810a&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT5_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT5
    Addr = &H810b&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT5_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT6
    Addr = &H810c&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT6_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT6
    Addr = &H810d&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT6_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT7
    Addr = &H810e&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT7_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT7
    Addr = &H810f&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT7_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT8
    Addr = &H8110&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT8_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT8
    Addr = &H8111&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT8_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT9
    Addr = &H8112&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT9_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT9
    Addr = &H8113&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT9_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT10
    Addr = &H8114&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT10_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT10
    Addr = &H8115&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT10_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT11
    Addr = &H8116&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT11_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT11
    Addr = &H8117&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT11_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT12
    Addr = &H8118&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT12_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT12
    Addr = &H8119&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT12_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT13
    Addr = &H811a&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT13_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT13
    Addr = &H811b&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT13_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT14
    Addr = &H811c&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT14_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT14
    Addr = &H811d&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT14_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT15
    Addr = &H811e&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_LSB_SLOT15_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT15
    Addr = &H811f&
    GPADC_BUF_PTMU2_SCH_1_CONV_RES_MSB_SLOT15_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT0
    Addr = &H8180&
    GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT0_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT0
    Addr = &H8181&
    GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT0_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT1
    Addr = &H8182&
    GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT1_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT1
    Addr = &H8183&
    GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT1_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT2
    Addr = &H8184&
    GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT2_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT2
    Addr = &H8185&
    GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT2_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT3
    Addr = &H8186&
    GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT3_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT3
    Addr = &H8187&
    GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT3_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT4
    Addr = &H8188&
    GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT4_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT4
    Addr = &H8189&
    GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT4_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT5
    Addr = &H818a&
    GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT5_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT5
    Addr = &H818b&
    GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT5_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT6
    Addr = &H818c&
    GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT6_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT6
    Addr = &H818d&
    GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT6_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT7
    Addr = &H818e&
    GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT7_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT7
    Addr = &H818f&
    GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT7_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT8
    Addr = &H8190&
    GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT8_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT8
    Addr = &H8191&
    GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT8_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT9
    Addr = &H8192&
    GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT9_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT9
    Addr = &H8193&
    GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT9_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT10
    Addr = &H8194&
    GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT10_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT10
    Addr = &H8195&
    GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT10_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT11
    Addr = &H8196&
    GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT11_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT11
    Addr = &H8197&
    GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT11_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT12
    Addr = &H8198&
    GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT12_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT12
    Addr = &H8199&
    GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT12_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT13
    Addr = &H819a&
    GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT13_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT13
    Addr = &H819b&
    GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT13_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT14
    Addr = &H819c&
    GPADC_BUF_PTMU3_SCH_1_MIN_LSB_SLOT14_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT14
    Addr = &H819d&
    GPADC_BUF_PTMU3_SCH_1_MIN_MSB_SLOT14_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT0
    Addr = &H819e&
    GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT0_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT0
    Addr = &H819f&
    GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT0_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT1
    Addr = &H81a0&
    GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT1_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT1
    Addr = &H81a1&
    GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT1_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT2
    Addr = &H81a2&
    GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT2_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT2
    Addr = &H81a3&
    GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT2_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT3
    Addr = &H81a4&
    GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT3_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT3
    Addr = &H81a5&
    GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT3_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT4
    Addr = &H81a6&
    GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT4_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT4
    Addr = &H81a7&
    GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT4_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT5
    Addr = &H81a8&
    GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT5_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT5
    Addr = &H81a9&
    GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT5_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT6
    Addr = &H81aa&
    GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT6_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT6
    Addr = &H81ab&
    GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT6_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT7
    Addr = &H81ac&
    GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT7_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT7
    Addr = &H81ad&
    GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT7_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT8
    Addr = &H81ae&
    GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT8_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT8
    Addr = &H81af&
    GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT8_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT9
    Addr = &H81b0&
    GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT9_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT9
    Addr = &H81b1&
    GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT9_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT10
    Addr = &H81b2&
    GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT10_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT10
    Addr = &H81b3&
    GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT10_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT11
    Addr = &H81b4&
    GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT11_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT11
    Addr = &H81b5&
    GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT11_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT12
    Addr = &H81b6&
    GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT12_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT12
    Addr = &H81b7&
    GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT12_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT13
    Addr = &H81b8&
    GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT13_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT13
    Addr = &H81b9&
    GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT13_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT14
    Addr = &H81ba&
    GPADC_BUF_PTMU3_SCH_1_MAX_LSB_SLOT14_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT14
    Addr = &H81bb&
    GPADC_BUF_PTMU3_SCH_1_MAX_MSB_SLOT14_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT0
    Addr = &H81bc&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT0_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT0
    Addr = &H81bd&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT0_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT0
    Addr = &H81be&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT0_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT0
    Addr = &H81bf&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT0_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT1
    Addr = &H81c0&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT1_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT1
    Addr = &H81c1&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT1_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT1
    Addr = &H81c2&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT1_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT1
    Addr = &H81c3&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT1_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT2
    Addr = &H81c4&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT2_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT2
    Addr = &H81c5&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT2_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT2
    Addr = &H81c6&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT2_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT2
    Addr = &H81c7&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT2_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT3
    Addr = &H81c8&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT3_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT3
    Addr = &H81c9&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT3_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT3
    Addr = &H81ca&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT3_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT3
    Addr = &H81cb&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT3_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT4
    Addr = &H81cc&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT4_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT4
    Addr = &H81cd&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT4_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT4
    Addr = &H81ce&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT4_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT4
    Addr = &H81cf&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT4_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT5
    Addr = &H81d0&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT5_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT5
    Addr = &H81d1&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT5_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT5
    Addr = &H81d2&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT5_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT5
    Addr = &H81d3&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT5_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT6
    Addr = &H81d4&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT6_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT6
    Addr = &H81d5&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT6_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT6
    Addr = &H81d6&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT6_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT6
    Addr = &H81d7&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT6_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT7
    Addr = &H81d8&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT7_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT7
    Addr = &H81d9&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT7_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT7
    Addr = &H81da&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT7_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT7
    Addr = &H81db&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT7_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT8
    Addr = &H81dc&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT8_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT8
    Addr = &H81dd&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT8_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT8
    Addr = &H81de&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT8_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT8
    Addr = &H81df&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT8_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT9
    Addr = &H81e0&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT9_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT9
    Addr = &H81e1&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT9_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT9
    Addr = &H81e2&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT9_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT9
    Addr = &H81e3&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT9_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT10
    Addr = &H81e4&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT10_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT10
    Addr = &H81e5&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT10_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT10
    Addr = &H81e6&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT10_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT10
    Addr = &H81e7&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT10_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT11
    Addr = &H81e8&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT11_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT11
    Addr = &H81e9&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT11_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT11
    Addr = &H81ea&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT11_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT11
    Addr = &H81eb&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT11_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT12
    Addr = &H81ec&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT12_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT12
    Addr = &H81ed&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT12_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT12
    Addr = &H81ee&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT12_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT12
    Addr = &H81ef&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT12_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT13
    Addr = &H81f0&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT13_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT13
    Addr = &H81f1&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT13_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT13
    Addr = &H81f2&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT13_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT13
    Addr = &H81f3&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT13_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT14
    Addr = &H81f4&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT14_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT14
    Addr = &H81f5&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT14_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT14
    Addr = &H81f6&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT14_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT14
    Addr = &H81f7&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT14_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT15
    Addr = &H81f8&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM0_SLOT15_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT15
    Addr = &H81f9&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM1_SLOT15_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT15
    Addr = &H81fa&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM2_SLOT15_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT15
    Addr = &H81fb&
    GPADC_BUF_PTMU3_SCH_1_CONV_ACCUM3_SLOT15_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_COUNTER_BYTE0
    Addr = &H81fc&
    GPADC_BUF_PTMU3_SCH_1_COUNTER_BYTE0_BYTE0 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_COUNTER_BYTE1
    Addr = &H81fd&
    GPADC_BUF_PTMU3_SCH_1_COUNTER_BYTE1_BYTE1 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_COUNTER_BYTE2
    Addr = &H81fe&
    GPADC_BUF_PTMU3_SCH_1_COUNTER_BYTE2_BYTE2 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU3_SCH_1_COUNTER_BYTE3
    Addr = &H81ff&
    GPADC_BUF_PTMU3_SCH_1_COUNTER_BYTE3_BYTE3 = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT0
    Addr = &H8200&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT0_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT0
    Addr = &H8201&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT0_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT1
    Addr = &H8202&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT1_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT1
    Addr = &H8203&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT1_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT2
    Addr = &H8204&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT2_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT2
    Addr = &H8205&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT2_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT3
    Addr = &H8206&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT3_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT3
    Addr = &H8207&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT3_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT4
    Addr = &H8208&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT4_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT4
    Addr = &H8209&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT4_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT5
    Addr = &H820a&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT5_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT5
    Addr = &H820b&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT5_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT6
    Addr = &H820c&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT6_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT6
    Addr = &H820d&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT6_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT7
    Addr = &H820e&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT7_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT7
    Addr = &H820f&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT7_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT8
    Addr = &H8210&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT8_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT8
    Addr = &H8211&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT8_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT9
    Addr = &H8212&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT9_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT9
    Addr = &H8213&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT9_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT10
    Addr = &H8214&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT10_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT10
    Addr = &H8215&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT10_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT11
    Addr = &H8216&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT11_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT11
    Addr = &H8217&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT11_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT12
    Addr = &H8218&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT12_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT12
    Addr = &H8219&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT12_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT13
    Addr = &H821a&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT13_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT13
    Addr = &H821b&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT13_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT14
    Addr = &H821c&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT14_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT14
    Addr = &H821d&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT14_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT15
    Addr = &H821e&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_LSB_SLOT15_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT15
    Addr = &H821f&
    GPADC_BUF_PTMU4_SCH_2_CONV_RES_MSB_SLOT15_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT0
    Addr = &H8300&
    GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT0_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT0
    Addr = &H8301&
    GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT0_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT1
    Addr = &H8302&
    GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT1_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT1
    Addr = &H8303&
    GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT1_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT2
    Addr = &H8304&
    GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT2_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT2
    Addr = &H8305&
    GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT2_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT3
    Addr = &H8306&
    GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT3_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT3
    Addr = &H8307&
    GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT3_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT4
    Addr = &H8308&
    GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT4_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT4
    Addr = &H8309&
    GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT4_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT5
    Addr = &H830a&
    GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT5_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT5
    Addr = &H830b&
    GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT5_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT6
    Addr = &H830c&
    GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT6_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT6
    Addr = &H830d&
    GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT6_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT7
    Addr = &H830e&
    GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT7_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT7
    Addr = &H830f&
    GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT7_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT8
    Addr = &H8310&
    GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT8_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT8
    Addr = &H8311&
    GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT8_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT9
    Addr = &H8312&
    GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT9_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT9
    Addr = &H8313&
    GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT9_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT10
    Addr = &H8314&
    GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT10_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT10
    Addr = &H8315&
    GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT10_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT11
    Addr = &H8316&
    GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT11_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT11
    Addr = &H8317&
    GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT11_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT12
    Addr = &H8318&
    GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT12_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT12
    Addr = &H8319&
    GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT12_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT13
    Addr = &H831a&
    GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT13_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT13
    Addr = &H831b&
    GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT13_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT14
    Addr = &H831c&
    GPADC_BUF_PTMU5_SCH_2_MIN_LSB_SLOT14_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT14
    Addr = &H831d&
    GPADC_BUF_PTMU5_SCH_2_MIN_MSB_SLOT14_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT0
    Addr = &H831e&
    GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT0_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_MSB_SLOT0
    Addr = &H831f&
    GPADC_BUF_PTMU5_SCH_2_MAX_MSB_SLOT0_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT1
    Addr = &H8320&
    GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT1_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_MSB_SLOT1
    Addr = &H8321&
    GPADC_BUF_PTMU5_SCH_2_MAX_MSB_SLOT1_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT2
    Addr = &H8322&
    GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT2_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_MSB_SLOT2
    Addr = &H8323&
    GPADC_BUF_PTMU5_SCH_2_MAX_MSB_SLOT2_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT3
    Addr = &H8324&
    GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT3_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_MSB_SLOT3
    Addr = &H8325&
    GPADC_BUF_PTMU5_SCH_2_MAX_MSB_SLOT3_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT4
    Addr = &H8326&
    GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT4_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_MSB_SLOT4
    Addr = &H8327&
    GPADC_BUF_PTMU5_SCH_2_MAX_MSB_SLOT4_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT5
    Addr = &H8328&
    GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT5_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_MSB_SLOT5
    Addr = &H8329&
    GPADC_BUF_PTMU5_SCH_2_MAX_MSB_SLOT5_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT6
    Addr = &H832a&
    GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT6_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_MSB_SLOT6
    Addr = &H832b&
    GPADC_BUF_PTMU5_SCH_2_MAX_MSB_SLOT6_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT7
    Addr = &H832c&
    GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT7_DATA_LSB = &H00
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_MSB_SLOT7
    Addr = &H832d&
    GPADC_BUF_PTMU5_SCH_2_MAX_MSB_SLOT7_DATA_MSB = &HF0
    Default = &H00
End Enum
Public Enum GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT8
    Addr = &H832e&
    GPADC_BUF_PTMU5_SCH_2_MAX_LSB_SLOT8_DATA_LSB = &H00
    Default = &H00
End Enum
