#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Aug 21 00:38:52 2022
# Process ID: 13483
# Current directory: /home/jesudara/Desktop/FPGA_projects
# Command line: vivado
# Log file: /home/jesudara/Desktop/FPGA_projects/vivado.log
# Journal file: /home/jesudara/Desktop/FPGA_projects/vivado.jou
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
create_project data_selector /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 6637.020 ; gain = 103.980 ; free physical = 153 ; free virtual = 2945
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
file mkdir /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new
close [ open /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v w ]
add_files /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : </home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
open_bd_design {/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/bd/design_1/design_1.bd
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: data_selector
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7246.184 ; gain = 132.352 ; free physical = 335 ; free virtual = 2530
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_selector' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_selector' (1#1) [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:23]
WARNING: [Synth 8-3330] design data_selector has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7297.934 ; gain = 184.102 ; free physical = 358 ; free virtual = 2560
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7300.902 ; gain = 187.070 ; free physical = 352 ; free virtual = 2556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7300.902 ; gain = 187.070 ; free physical = 352 ; free virtual = 2556
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7378.809 ; gain = 0.000 ; free physical = 250 ; free virtual = 2476
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 7487.305 ; gain = 373.473 ; free physical = 167 ; free virtual = 2392
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 7487.305 ; gain = 548.184 ; free physical = 167 ; free virtual = 2392
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7489.312 ; gain = 0.000 ; free physical = 162 ; free virtual = 1594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_selector' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:23]
ERROR: [Synth 8-6038] cannot resolve hierarchical name for the item 't4' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:33]
ERROR: [Synth 8-6156] failed synthesizing module 'data_selector' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7507.305 ; gain = 17.992 ; free physical = 243 ; free virtual = 1602
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7507.305 ; gain = 17.992 ; free physical = 245 ; free virtual = 1605
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7533.121 ; gain = 17.805 ; free physical = 198 ; free virtual = 1565
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_selector' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:23]
ERROR: [Synth 8-6038] cannot resolve hierarchical name for the item 't3' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:33]
ERROR: [Synth 8-6156] failed synthesizing module 'data_selector' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7533.121 ; gain = 17.805 ; free physical = 246 ; free virtual = 1613
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 7556.070 ; gain = 6.938 ; free physical = 179 ; free virtual = 1465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_selector' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:23]
ERROR: [Synth 8-6038] cannot resolve hierarchical name for the item 't2' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:33]
ERROR: [Synth 8-6156] failed synthesizing module 'data_selector' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7556.070 ; gain = 6.938 ; free physical = 237 ; free virtual = 1498
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7556.070 ; gain = 6.938 ; free physical = 239 ; free virtual = 1500
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7572.078 ; gain = 0.000 ; free physical = 196 ; free virtual = 1326
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_selector' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:23]
ERROR: [Synth 8-6038] cannot resolve hierarchical name for the item 't3' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:34]
ERROR: [Synth 8-6156] failed synthesizing module 'data_selector' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7572.078 ; gain = 0.000 ; free physical = 234 ; free virtual = 1358
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7572.078 ; gain = 0.000 ; free physical = 234 ; free virtual = 1358
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7588.086 ; gain = 0.000 ; free physical = 164 ; free virtual = 1271
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_selector' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:23]
ERROR: [Synth 8-6038] cannot resolve hierarchical name for the item 't1' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:33]
ERROR: [Synth 8-6156] failed synthesizing module 'data_selector' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7588.086 ; gain = 0.000 ; free physical = 227 ; free virtual = 1302
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7588.086 ; gain = 0.000 ; free physical = 230 ; free virtual = 1304
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7604.094 ; gain = 0.000 ; free physical = 180 ; free virtual = 1259
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_selector' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:23]
ERROR: [Synth 8-6038] cannot resolve hierarchical name for the item 't1' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:33]
ERROR: [Synth 8-6156] failed synthesizing module 'data_selector' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7604.094 ; gain = 0.000 ; free physical = 232 ; free virtual = 1277
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7620.105 ; gain = 0.000 ; free physical = 185 ; free virtual = 1241
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'data_selector' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:23]
ERROR: [Synth 8-6038] cannot resolve hierarchical name for the item 't1' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:33]
ERROR: [Synth 8-6156] failed synthesizing module 'data_selector' [/home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector/data_selector.srcs/sources_1/new/data_selector.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7620.105 ; gain = 0.000 ; free physical = 234 ; free virtual = 1268
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7620.105 ; gain = 0.000 ; free physical = 234 ; free virtual = 1268
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 21 01:37:37 2022...
