==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 14ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 14 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 16 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 16 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 16 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 16 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 16 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -factor 16 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 24.769 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:29:18)
INFO: [HLS 214-186] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' completely with a factor of 16 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'A': Complete reshaping on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'B': Complete reshaping on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'C': Complete reshaping on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'X1': Complete reshaping on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'X2': Complete reshaping on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_reshape to 'D': Complete reshaping on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.459 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.929 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.415 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_21_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.33 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.793 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-789] **** Estimated Fmax: 73.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 1 seconds. Elapsed time: 45.684 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 2 seconds. Total elapsed time: 47.968 seconds; peak allocated memory: 1.256 GB.
