module top_module( 
    input [3:0] in,
    output out_and,
    output out_or,
    output out_xor
);
    // 4-input AND gate: all inputs must be high.
    assign out_and = in[3] & in[2] & in[1] & in[0];
    
    // 4-input OR gate: at least one input is high.
    assign out_or = in[3] | in[2] | in[1] | in[0];
    
    // 4-input XOR gate: output is high if an odd number of inputs are high.
    assign out_xor = in[3] ^ in[2] ^ in[1] ^ in[0];
    
endmodule