Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/mycpu.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/mycpu.v:72]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/mycpu.v:76]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/mycpu.v:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'hilo_out' [D:/yingzong/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/mycpu.v:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [D:/yingzong/step_into_mips-lab_4/lab_4/rtl/top.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
