// Seed: 2092997774
module module_0 ();
  wire [-1 'b0 : 1] id_1;
  assign module_2._id_2 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri1  id_2,
    output wor   id_3
);
  wire [-1  ==  1 : 1 'd0] id_5;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd94
) (
    output uwire id_0,
    input  tri   id_1,
    output wand  _id_2,
    output wand  id_3
);
  logic [-1 'd0 <  id_2 : 1 'b0] id_5;
  ;
  module_0 modCall_1 ();
endmodule
