<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3342' ll='3346' type='void llvm::TargetLowering::insertCopiesSplitCSR(llvm::MachineBasicBlock * Entry, const SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt; &amp; Exits) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3338'>/// Insert explicit copies in entry and exit blocks. We copy a subset of
  /// CSRs to virtual registers in the entry block, and copy them back to
  /// physical registers in the exit blocks. This function is called at the end
  /// of instruction selection.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='560' u='c' c='_ZN4llvm16SelectionDAGISel20runOnMachineFunctionERNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11987' c='_ZNK4llvm21AArch64TargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1879' c='_ZNK4llvm16SITargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='15321' c='_ZNK4llvm17ARMTargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14678' c='_ZNK4llvm17PPCTargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='44746' c='_ZNK4llvm17X86TargetLowering20insertCopiesSplitCSREPNS_17MachineBasicBlockERKNS_15SmallVectorImplIS2_EE'/>
