#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb  6 16:23:10 2020
# Process ID: 14716
# Current directory: C:/Users/whc0002/Documents/aes_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14740 C:\Users\whc0002\Documents\aes_final\aes_final.xpr
# Log file: C:/Users/whc0002/Documents/aes_final/vivado.log
# Journal file: C:/Users/whc0002/Documents/aes_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/whc0002/Documents/aes_final/aes_final.xpr
INFO: [Project 1-313] Project file moved from 'E:/Dropbox/classes/ELEC 5210 - Hardware Security I/project' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/whc0002/Documents/aes_final/AES-master/Full Project Zipped/AES_backup/AES_UART.srcs/sources_1/imports/AES_128_final.srcs/sim_1/imports/files/AES_128_tb.v'; using path 'E:/Dropbox/classes/ELEC 5210 - Hardware Security I/project/AES-master/Full Project Zipped/AES_backup/AES_UART.srcs/sources_1/imports/AES_128_final.srcs/sim_1/imports/files/AES_128_tb.v' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 914.945 ; gain = 261.254
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Feb  6 16:23:38 2020] Launched impl_1...
Run output will be captured here: C:/Users/whc0002/Documents/aes_final/aes_final.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Feb  6 16:48:31 2020] Launched impl_1...
Run output will be captured here: C:/Users/whc0002/Documents/aes_final/aes_final.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-23:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 961.492 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709285A
set_property PROGRAM.FILE {C:/Users/whc0002/Documents/aes_final/aes_final.runs/impl_1/controller.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/whc0002/Documents/aes_final/aes_final.runs/impl_1/controller.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 16:53:20 2020...
