TRACE::2025-05-13.22:34:58::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:58::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-13.22:34:58::SCWPlatform::Opened new HwDB with name top_0
TRACE::2025-05-13.22:34:58::SCWWriter::formatted JSON is {
	"platformName":	"xadc_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"xadc_project",
	"platHandOff":	"/home/luka/FPGA/digitalnoNacrt/xadc/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-05-13.22:34:58::SCWWriter::formatted JSON is {
	"platformName":	"xadc_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"xadc_project",
	"platHandOff":	"/home/luka/FPGA/digitalnoNacrt/xadc/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"xadc_project",
	"systems":	[{
			"systemName":	"xadc_project",
			"systemDesc":	"xadc_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"xadc_project"
		}]
}
TRACE::2025-05-13.22:34:58::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-05-13.22:34:58::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2025-05-13.22:34:58::SCWWriter::formatted JSON is {
	"platformName":	"xadc_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"xadc_project",
	"platHandOff":	"/home/luka/FPGA/digitalnoNacrt/xadc/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"xadc_project",
	"systems":	[{
			"systemName":	"xadc_project",
			"systemDesc":	"xadc_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"xadc_project"
		}]
}
TRACE::2025-05-13.22:34:58::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:58::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:58::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:58::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:58::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:58::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:58::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:58::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:58::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:58::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:58::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:58::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:58::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-13.22:34:58::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:58::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:58::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:58::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:58::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:58::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:58::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:58::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:58::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:58::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:58::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:58::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:58::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-13.22:34:58::SCWMssOS::No sw design opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:58::SCWMssOS::mss does not exists at /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:58::SCWMssOS::Creating sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:58::SCWMssOS::Adding the swdes entry, created swdb /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss with des name /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:58::SCWMssOS::updating the scw layer changes to swdes at   /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:58::SCWMssOS::Writing mss at /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:58::SCWMssOS::Completed writing the mss file at /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp
TRACE::2025-05-13.22:34:58::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-05-13.22:34:58::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-05-13.22:34:58::SCWMssOS::Completed writing the mss file at /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp
TRACE::2025-05-13.22:34:58::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-05-13.22:34:59::SCWMssOS::Saving the mss changes /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2025-05-13.22:34:59::SCWMssOS::Writing the mss file completed /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::Commit changes completed.
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWWriter::formatted JSON is {
	"platformName":	"xadc_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"xadc_project",
	"platHandOff":	"/home/luka/FPGA/digitalnoNacrt/xadc/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"xadc_project",
	"systems":	[{
			"systemName":	"xadc_project",
			"systemDesc":	"xadc_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"xadc_project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.2",
					"mssFile":	"",
					"md5Digest":	"49fdcc8b54d0eead672ddcdf43aabec8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-05-13.22:34:59::SCWPlatform::Started generating the artifacts platform xadc_project
TRACE::2025-05-13.22:34:59::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-13.22:34:59::SCWPlatform::Started generating the artifacts for system configuration xadc_project
LOG::2025-05-13.22:34:59::SCWSystem::Checking the domain standalone_domain
LOG::2025-05-13.22:34:59::SCWSystem::Not a boot domain 
LOG::2025-05-13.22:34:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-05-13.22:34:59::SCWDomain::Generating domain artifcats
TRACE::2025-05-13.22:34:59::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-13.22:34:59::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::Completed writing the mss file at /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp
TRACE::2025-05-13.22:34:59::SCWMssOS::Mss edits present, copying mssfile into export location /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-13.22:34:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-13.22:34:59::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2025-05-13.22:34:59::SCWMssOS::skipping the bsp build ... 
TRACE::2025-05-13.22:34:59::SCWMssOS::Copying to export directory.
TRACE::2025-05-13.22:34:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-13.22:34:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-13.22:34:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-05-13.22:34:59::SCWSystem::Completed Processing the sysconfig xadc_project
LOG::2025-05-13.22:34:59::SCWPlatform::Completed generating the artifacts for system configuration xadc_project
TRACE::2025-05-13.22:34:59::SCWPlatform::Started preparing the platform 
TRACE::2025-05-13.22:34:59::SCWSystem::Writing the bif file for system config xadc_project
TRACE::2025-05-13.22:34:59::SCWSystem::dir created 
TRACE::2025-05-13.22:34:59::SCWSystem::Writing the bif 
TRACE::2025-05-13.22:34:59::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-13.22:34:59::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-13.22:34:59::SCWPlatform::Completed generating the platform
TRACE::2025-05-13.22:34:59::SCWMssOS::Saving the mss changes /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-13.22:34:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-13.22:34:59::SCWMssOS::Commit changes completed.
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWWriter::formatted JSON is {
	"platformName":	"xadc_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"xadc_project",
	"platHandOff":	"/home/luka/FPGA/digitalnoNacrt/xadc/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"xadc_project",
	"systems":	[{
			"systemName":	"xadc_project",
			"systemDesc":	"xadc_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"xadc_project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.2",
					"mssFile":	"",
					"md5Digest":	"49fdcc8b54d0eead672ddcdf43aabec8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-13.22:34:59::SCWPlatform::updated the xpfm file.
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::Saving the mss changes /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-13.22:34:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-13.22:34:59::SCWMssOS::Commit changes completed.
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWWriter::formatted JSON is {
	"platformName":	"xadc_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"xadc_project",
	"platHandOff":	"/home/luka/FPGA/digitalnoNacrt/xadc/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"xadc_project",
	"systems":	[{
			"systemName":	"xadc_project",
			"systemDesc":	"xadc_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"xadc_project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.2",
					"mssFile":	"",
					"md5Digest":	"49fdcc8b54d0eead672ddcdf43aabec8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::Saving the mss changes /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-13.22:34:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-13.22:34:59::SCWMssOS::Commit changes completed.
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWWriter::formatted JSON is {
	"platformName":	"xadc_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"xadc_project",
	"platHandOff":	"/home/luka/FPGA/digitalnoNacrt/xadc/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"xadc_project",
	"systems":	[{
			"systemName":	"xadc_project",
			"systemDesc":	"xadc_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"xadc_project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_I",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.2",
					"mssFile":	"",
					"md5Digest":	"49fdcc8b54d0eead672ddcdf43aabec8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-13.22:34:59::SCWMssOS::Saving the mss changes /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-13.22:34:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-13.22:34:59::SCWMssOS::Commit changes completed.
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:34:59::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:34:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:34:59::SCWPlatform::Trying to set the existing hwdb with name top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Opened existing hwdb top_0
TRACE::2025-05-13.22:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:34:59::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:34:59::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:34:59::SCWWriter::formatted JSON is {
	"platformName":	"xadc_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"xadc_project",
	"platHandOff":	"/home/luka/FPGA/digitalnoNacrt/xadc/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"xadc_project",
	"systems":	[{
			"systemName":	"xadc_project",
			"systemDesc":	"xadc_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"xadc_project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_I",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.2",
					"mssFile":	"",
					"md5Digest":	"49fdcc8b54d0eead672ddcdf43aabec8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-05-13.22:35:01::SCWPlatform::Clearing the existing platform
TRACE::2025-05-13.22:35:01::SCWSystem::Clearing the existing sysconfig
TRACE::2025-05-13.22:35:01::SCWMssOS::Removing the swdes entry for  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:35:01::SCWSystem::Clearing the domains completed.
TRACE::2025-05-13.22:35:01::SCWPlatform::Clearing the opened hw db.
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform:: Platform location is /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:35:01::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:35:01::SCWPlatform::Removing the HwDB with name /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:35:01::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:35:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-13.22:35:01::SCWPlatform::Opened new HwDB with name top_1
TRACE::2025-05-13.22:35:01::SCWReader::Active system found as  xadc_project
TRACE::2025-05-13.22:35:01::SCWReader::Handling sysconfig xadc_project
TRACE::2025-05-13.22:35:01::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-13.22:35:01::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:35:01::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:35:01::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2025-05-13.22:35:01::SCWPlatform::Opened existing hwdb top_1
TRACE::2025-05-13.22:35:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:35:01::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:35:01::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:35:01::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2025-05-13.22:35:01::SCWPlatform::Opened existing hwdb top_1
TRACE::2025-05-13.22:35:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:35:01::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:35:01::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:35:01::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2025-05-13.22:35:01::SCWPlatform::Opened existing hwdb top_1
TRACE::2025-05-13.22:35:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:35:01::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:35:01::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:35:01::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2025-05-13.22:35:01::SCWPlatform::Opened existing hwdb top_1
TRACE::2025-05-13.22:35:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:35:01::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:35:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-13.22:35:01::SCWMssOS::No sw design opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:35:01::SCWMssOS::mss exists loading the mss file  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:35:01::SCWMssOS::Opened the sw design from mss  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:35:01::SCWMssOS::Adding the swdes entry /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2025-05-13.22:35:01::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-13.22:35:01::SCWMssOS::Opened the sw design.  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:35:01::SCWMssOS::Saving the mss changes /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:35:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-13.22:35:01::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-13.22:35:01::SCWMssOS::Commit changes completed.
TRACE::2025-05-13.22:35:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-13.22:35:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-13.22:35:01::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:35:01::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:35:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:35:01::SCWPlatform::Trying to set the existing hwdb with name top_1
TRACE::2025-05-13.22:35:01::SCWPlatform::Opened existing hwdb top_1
TRACE::2025-05-13.22:35:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:35:01::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:35:01::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:35:01::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:35:01::SCWReader::No isolation master present  
TRACE::2025-05-13.22:40:51::SCWPlatform::Clearing the existing platform
TRACE::2025-05-13.22:40:51::SCWSystem::Clearing the existing sysconfig
TRACE::2025-05-13.22:40:51::SCWMssOS::Removing the swdes entry for  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:40:51::SCWSystem::Clearing the domains completed.
TRACE::2025-05-13.22:40:51::SCWPlatform::Clearing the opened hw db.
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform:: Platform location is /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:40:51::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:40:51::SCWPlatform::Removing the HwDB with name /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:40:51::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:40:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-13.22:40:51::SCWPlatform::Opened new HwDB with name top_4
TRACE::2025-05-13.22:40:51::SCWReader::Active system found as  xadc_project
TRACE::2025-05-13.22:40:51::SCWReader::Handling sysconfig xadc_project
TRACE::2025-05-13.22:40:51::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-13.22:40:51::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:40:51::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:40:51::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2025-05-13.22:40:51::SCWPlatform::Opened existing hwdb top_4
TRACE::2025-05-13.22:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:40:51::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:40:51::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:40:51::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2025-05-13.22:40:51::SCWPlatform::Opened existing hwdb top_4
TRACE::2025-05-13.22:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:40:51::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:40:51::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:40:51::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2025-05-13.22:40:51::SCWPlatform::Opened existing hwdb top_4
TRACE::2025-05-13.22:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:40:51::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:40:51::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:40:51::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2025-05-13.22:40:51::SCWPlatform::Opened existing hwdb top_4
TRACE::2025-05-13.22:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:40:51::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:40:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-13.22:40:51::SCWMssOS::No sw design opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:40:51::SCWMssOS::mss exists loading the mss file  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:40:51::SCWMssOS::Opened the sw design from mss  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:40:51::SCWMssOS::Adding the swdes entry /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2025-05-13.22:40:51::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-13.22:40:51::SCWMssOS::Opened the sw design.  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:40:51::SCWMssOS::Saving the mss changes /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:40:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-13.22:40:51::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-13.22:40:51::SCWMssOS::Commit changes completed.
TRACE::2025-05-13.22:40:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-13.22:40:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-13.22:40:51::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:40:51::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:40:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:40:51::SCWPlatform::Trying to set the existing hwdb with name top_4
TRACE::2025-05-13.22:40:51::SCWPlatform::Opened existing hwdb top_4
TRACE::2025-05-13.22:40:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:40:51::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:40:51::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:40:51::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:40:51::SCWReader::No isolation master present  
TRACE::2025-05-13.22:43:00::SCWPlatform::Clearing the existing platform
TRACE::2025-05-13.22:43:00::SCWSystem::Clearing the existing sysconfig
TRACE::2025-05-13.22:43:00::SCWMssOS::Removing the swdes entry for  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:43:00::SCWSystem::Clearing the domains completed.
TRACE::2025-05-13.22:43:00::SCWPlatform::Clearing the opened hw db.
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform:: Platform location is /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:43:00::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:43:00::SCWPlatform::Removing the HwDB with name /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:43:00::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:43:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-05-13.22:43:00::SCWPlatform::Opened new HwDB with name top_5
TRACE::2025-05-13.22:43:00::SCWReader::Active system found as  xadc_project
TRACE::2025-05-13.22:43:00::SCWReader::Handling sysconfig xadc_project
TRACE::2025-05-13.22:43:00::SCWDomain::checking for install qemu data   : 
TRACE::2025-05-13.22:43:00::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:43:00::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:43:00::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2025-05-13.22:43:00::SCWPlatform::Opened existing hwdb top_5
TRACE::2025-05-13.22:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:43:00::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:43:00::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:43:00::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2025-05-13.22:43:00::SCWPlatform::Opened existing hwdb top_5
TRACE::2025-05-13.22:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:43:00::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:43:00::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:43:00::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2025-05-13.22:43:00::SCWPlatform::Opened existing hwdb top_5
TRACE::2025-05-13.22:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:43:00::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:43:00::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:43:00::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2025-05-13.22:43:00::SCWPlatform::Opened existing hwdb top_5
TRACE::2025-05-13.22:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:43:00::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:43:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-05-13.22:43:00::SCWMssOS::No sw design opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:43:00::SCWMssOS::mss exists loading the mss file  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:43:00::SCWMssOS::Opened the sw design from mss  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:43:00::SCWMssOS::Adding the swdes entry /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss with des name system
TRACE::2025-05-13.22:43:00::SCWMssOS::updating the scw layer about changes
TRACE::2025-05-13.22:43:00::SCWMssOS::Opened the sw design.  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:43:00::SCWMssOS::Saving the mss changes /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:43:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-13.22:43:00::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-13.22:43:00::SCWMssOS::Commit changes completed.
TRACE::2025-05-13.22:43:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-05-13.22:43:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-05-13.22:43:00::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:43:00::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:43:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:43:00::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2025-05-13.22:43:00::SCWPlatform::Opened existing hwdb top_5
TRACE::2025-05-13.22:43:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:43:00::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:43:00::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:43:00::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:43:00::SCWReader::No isolation master present  
LOG::2025-05-13.22:47:37::SCWPlatform::Started generating the artifacts platform xadc_project
TRACE::2025-05-13.22:47:37::SCWPlatform::Sanity checking of platform is completed
LOG::2025-05-13.22:47:37::SCWPlatform::Started generating the artifacts for system configuration xadc_project
LOG::2025-05-13.22:47:37::SCWSystem::Checking the domain standalone_domain
LOG::2025-05-13.22:47:37::SCWSystem::Not a boot domain 
LOG::2025-05-13.22:47:37::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-05-13.22:47:37::SCWDomain::Generating domain artifcats
TRACE::2025-05-13.22:47:37::SCWMssOS::Generating standalone artifcats
TRACE::2025-05-13.22:47:37::SCWMssOS:: Copying the user libraries. 
TRACE::2025-05-13.22:47:37::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:47:37::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:47:37::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:47:37::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:47:37::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:47:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:47:37::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2025-05-13.22:47:37::SCWPlatform::Opened existing hwdb top_5
TRACE::2025-05-13.22:47:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:47:37::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:47:37::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:47:37::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:47:37::SCWMssOS::Completed writing the mss file at /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp
TRACE::2025-05-13.22:47:37::SCWMssOS::Mss edits present, copying mssfile into export location /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:47:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-05-13.22:47:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-05-13.22:47:37::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-05-13.22:47:37::SCWMssOS::doing bsp build ... 
TRACE::2025-05-13.22:47:37::SCWMssOS::System Command Ran  cd  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp ; bash -c "make  " 
TRACE::2025-05-13.22:47:37::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-05-13.22:47:37::SCWMssOS::Finished building libraries sequentially.

TRACE::2025-05-13.22:47:37::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-05-13.22:47:37::SCWMssOS::Running Make include in microblaze_I/libsrc/bram_v4_11/src

TRACE::2025-05-13.22:47:37::SCWMssOS::make -C microblaze_I/libsrc/bram_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-05-13.22:47:37::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -
TRACE::2025-05-13.22:47:37::SCWMssOS::fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-05-13.22:47:37::SCWMssOS::Running Make include in microblaze_I/libsrc/cpu_v2_18/src

TRACE::2025-05-13.22:47:37::SCWMssOS::make -C microblaze_I/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-05-13.22:47:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -f
TRACE::2025-05-13.22:47:37::SCWMssOS::data-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-05-13.22:47:37::SCWMssOS::Running Make include in microblaze_I/libsrc/iomodule_v2_17/src

TRACE::2025-05-13.22:47:37::SCWMssOS::make -C microblaze_I/libsrc/iomodule_v2_17/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2025-05-13.22:47:37::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sectio
TRACE::2025-05-13.22:47:37::SCWMssOS::ns -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-05-13.22:47:37::SCWMssOS::Running Make include in microblaze_I/libsrc/standalone_v9_2/src

TRACE::2025-05-13.22:47:37::SCWMssOS::make -C microblaze_I/libsrc/standalone_v9_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2025-05-13.22:47:37::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-secti
TRACE::2025-05-13.22:47:37::SCWMssOS::ons -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-05-13.22:47:38::SCWMssOS::Running Make libs in microblaze_I/libsrc/bram_v4_11/src

TRACE::2025-05-13.22:47:38::SCWMssOS::make -C microblaze_I/libsrc/bram_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-05-13.22:47:38::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fda
TRACE::2025-05-13.22:47:38::SCWMssOS::ta-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-05-13.22:47:38::SCWMssOS::Running Make libs in microblaze_I/libsrc/cpu_v2_18/src

TRACE::2025-05-13.22:47:38::SCWMssOS::make -C microblaze_I/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-05-13.22:47:38::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdat
TRACE::2025-05-13.22:47:38::SCWMssOS::a-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-05-13.22:47:38::SCWMssOS::Running Make libs in microblaze_I/libsrc/iomodule_v2_17/src

TRACE::2025-05-13.22:47:38::SCWMssOS::make -C microblaze_I/libsrc/iomodule_v2_17/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-05-13.22:47:38::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections 
TRACE::2025-05-13.22:47:38::SCWMssOS::-fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-05-13.22:47:38::SCWMssOS::Running Make libs in microblaze_I/libsrc/standalone_v9_2/src

TRACE::2025-05-13.22:47:38::SCWMssOS::make -C microblaze_I/libsrc/standalone_v9_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2025-05-13.22:47:38::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections
TRACE::2025-05-13.22:47:38::SCWMssOS:: -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-05-13.22:47:38::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2025-05-13.22:47:38::SCWMssOS::Finished building libraries parallelly.

TRACE::2025-05-13.22:47:38::SCWMssOS::make --no-print-directory archive

TRACE::2025-05-13.22:47:38::SCWMssOS::mb-ar -r  microblaze_I/lib/libxil.a microblaze_I/lib/_exit.o microblaze_I/lib/errno.o microblaze_I/lib/fcntl.o microblaze_I/lib
TRACE::2025-05-13.22:47:38::SCWMssOS::/hw_exception_handler.o microblaze_I/lib/inbyte.o microblaze_I/lib/microblaze_disable_dcache.o microblaze_I/lib/microblaze_disa
TRACE::2025-05-13.22:47:38::SCWMssOS::ble_exceptions.o microblaze_I/lib/microblaze_disable_icache.o microblaze_I/lib/microblaze_disable_interrupts.o microblaze_I/lib
TRACE::2025-05-13.22:47:38::SCWMssOS::/microblaze_enable_dcache.o microblaze_I/lib/microblaze_enable_exceptions.o microblaze_I/lib/microblaze_enable_icache.o microbl
TRACE::2025-05-13.22:47:38::SCWMssOS::aze_I/lib/microblaze_enable_interrupts.o microblaze_I/lib/microblaze_exception_handler.o microblaze_I/lib/microblaze_flush_cach
TRACE::2025-05-13.22:47:38::SCWMssOS::e_ext.o microblaze_I/lib/microblaze_flush_cache_ext_range.o microblaze_I/lib/microblaze_flush_dcache.o microblaze_I/lib/microbl
TRACE::2025-05-13.22:47:38::SCWMssOS::aze_flush_dcache_range.o microblaze_I/lib/microblaze_init_dcache_range.o microblaze_I/lib/microblaze_init_icache_range.o microb
TRACE::2025-05-13.22:47:38::SCWMssOS::laze_I/lib/microblaze_interrupt_handler.o microblaze_I/lib/microblaze_interrupts_g.o microblaze_I/lib/microblaze_invalidate_cac
TRACE::2025-05-13.22:47:38::SCWMssOS::he_ext.o microblaze_I/lib/microblaze_invalidate_cache_ext_range.o microblaze_I/lib/microblaze_invalidate_dcache.o microblaze_I/
TRACE::2025-05-13.22:47:38::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_I/lib/microblaze_invalidate_icache.o microblaze_I/lib/microblaze_invalidate
TRACE::2025-05-13.22:47:38::SCWMssOS::_icache_range.o microblaze_I/lib/microblaze_scrub.o microblaze_I/lib/microblaze_selftest.o microblaze_I/lib/microblaze_sleep.o 
TRACE::2025-05-13.22:47:38::SCWMssOS::microblaze_I/lib/microblaze_update_dcache.o microblaze_I/lib/microblaze_update_icache.o microblaze_I/lib/outbyte.o microblaze_I
TRACE::2025-05-13.22:47:38::SCWMssOS::/lib/print.o microblaze_I/lib/pvr.o microblaze_I/lib/xbram.o microblaze_I/lib/xbram_g.o microblaze_I/lib/xbram_intr.o microblaz
TRACE::2025-05-13.22:47:38::SCWMssOS::e_I/lib/xbram_selftest.o microblaze_I/lib/xbram_sinit.o microblaze_I/lib/xil_assert.o microblaze_I/lib/xil_cache.o microblaze_I
TRACE::2025-05-13.22:47:38::SCWMssOS::/lib/xil_clocking.o microblaze_I/lib/xil_exception.o microblaze_I/lib/xil_mem.o microblaze_I/lib/xil_misc_psreset_api.o microbl
TRACE::2025-05-13.22:47:38::SCWMssOS::aze_I/lib/xil_printf.o microblaze_I/lib/xil_sleepcommon.o microblaze_I/lib/xil_sutil.o microblaze_I/lib/xil_testcache.o microbl
TRACE::2025-05-13.22:47:38::SCWMssOS::aze_I/lib/xil_testio.o microblaze_I/lib/xil_testmem.o microblaze_I/lib/xil_util.o microblaze_I/lib/xinterrupt_wrap.o microblaze
TRACE::2025-05-13.22:47:38::SCWMssOS::_I/lib/xio.o microblaze_I/lib/xiomodule.o microblaze_I/lib/xiomodule_extra.o microblaze_I/lib/xiomodule_g.o microblaze_I/lib/xi
TRACE::2025-05-13.22:47:38::SCWMssOS::omodule_intr.o microblaze_I/lib/xiomodule_l.o microblaze_I/lib/xiomodule_options.o microblaze_I/lib/xiomodule_selftest.o microb
TRACE::2025-05-13.22:47:38::SCWMssOS::laze_I/lib/xiomodule_stats.o microblaze_I/lib/xiomodule_uart.o microblaze_I/lib/xiomodule_uart_intr.o microblaze_I/lib/xplatfor
TRACE::2025-05-13.22:47:38::SCWMssOS::m_info.o microblaze_I/lib/xpm_init.o

TRACE::2025-05-13.22:47:39::SCWMssOS::Finished building libraries

TRACE::2025-05-13.22:47:39::SCWMssOS::Copying to export directory.
TRACE::2025-05-13.22:47:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-05-13.22:47:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-05-13.22:47:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-05-13.22:47:39::SCWSystem::Completed Processing the sysconfig xadc_project
LOG::2025-05-13.22:47:39::SCWPlatform::Completed generating the artifacts for system configuration xadc_project
TRACE::2025-05-13.22:47:39::SCWPlatform::Started preparing the platform 
TRACE::2025-05-13.22:47:39::SCWSystem::Writing the bif file for system config xadc_project
TRACE::2025-05-13.22:47:39::SCWSystem::dir created 
TRACE::2025-05-13.22:47:39::SCWSystem::Writing the bif 
TRACE::2025-05-13.22:47:39::SCWPlatform::Started writing the spfm file 
TRACE::2025-05-13.22:47:39::SCWPlatform::Started writing the xpfm file 
TRACE::2025-05-13.22:47:39::SCWPlatform::Completed generating the platform
TRACE::2025-05-13.22:47:39::SCWMssOS::Saving the mss changes /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:47:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-05-13.22:47:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-05-13.22:47:39::SCWMssOS::Commit changes completed.
TRACE::2025-05-13.22:47:39::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:47:39::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:47:39::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:47:39::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:47:39::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:47:39::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2025-05-13.22:47:39::SCWPlatform::Opened existing hwdb top_5
TRACE::2025-05-13.22:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:47:39::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:47:39::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:47:39::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:47:39::SCWWriter::formatted JSON is {
	"platformName":	"xadc_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"xadc_project",
	"platHandOff":	"/home/luka/FPGA/digitalnoNacrt/xadc/top.xsa",
	"platIntHandOff":	"<platformDir>/hw/top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"xadc_project",
	"systems":	[{
			"systemName":	"xadc_project",
			"systemDesc":	"xadc_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"xadc_project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_I",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_I",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.2",
					"mssFile":	"",
					"md5Digest":	"49fdcc8b54d0eead672ddcdf43aabec8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-05-13.22:47:39::SCWPlatform::updated the xpfm file.
TRACE::2025-05-13.22:47:39::SCWPlatform::Trying to open the hw design at /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:47:39::SCWPlatform::DSA given /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:47:39::SCWPlatform::DSA absoulate path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:47:39::SCWPlatform::DSA directory /home/luka/FPGA/sw/xadc_project/hw
TRACE::2025-05-13.22:47:39::SCWPlatform:: Platform Path /home/luka/FPGA/sw/xadc_project/hw/top.xsa
TRACE::2025-05-13.22:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-05-13.22:47:39::SCWPlatform::Trying to set the existing hwdb with name top_5
TRACE::2025-05-13.22:47:39::SCWPlatform::Opened existing hwdb top_5
TRACE::2025-05-13.22:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-05-13.22:47:39::SCWMssOS::Checking the sw design at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
TRACE::2025-05-13.22:47:39::SCWMssOS::DEBUG:  swdes dump  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss|system||

TRACE::2025-05-13.22:47:39::SCWMssOS::Sw design exists and opened at  /home/luka/FPGA/sw/xadc_project/microblaze_I/standalone_domain/bsp/system.mss
