

================================================================
== Synthesis Summary Report of 'top'
================================================================
+ General Information: 
    * Date:           Mon Mar 24 23:39:50 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        gen_block.prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------------------+--------+-------+-----------+-----------+----------+-----------+-------+----------+----------+---------+-------------+-------------+-----+
    |                                 Modules                                 |  Issue |       |  Latency  |  Latency  | Iteration|           |  Trip |          |          |         |             |             |     |
    |                                 & Loops                                 |  Type  | Slack |  (cycles) |    (ns)   |  Latency |  Interval | Count | Pipelined|   BRAM   |   DSP   |      FF     |     LUT     | URAM|
    +-------------------------------------------------------------------------+--------+-------+-----------+-----------+----------+-----------+-------+----------+----------+---------+-------------+-------------+-----+
    |+ top                                                                    |  Timing|  -0.00|  776420605|  2.585e+09|         -|  776420606|      -|        no|  19 (~0%)|  6 (~0%)|  11156 (~0%)|  11280 (~0%)|    -|
    | + load_bias_tile_1                                                      |  Timing|  -0.00|         26|     86.580|         -|         16|      -|    rewind|         -|        -|    438 (~0%)|    228 (~0%)|    -|
    |  o VITIS_LOOP_201_1                                                     |       -|   2.43|         25|     83.250|        11|          1|     16|       yes|         -|        -|            -|            -|    -|
    | + load_batchnorm_params_1                                               |  Timing|  -0.00|         26|     86.580|         -|         16|      -|    rewind|         -|        -|   1302 (~0%)|    407 (~0%)|    -|
    |  o VITIS_LOOP_122_1                                                     |       -|   2.43|         25|     83.250|        11|          1|     16|       yes|         -|        -|            -|            -|    -|
    | o VITIS_LOOP_179_1_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4   |       -|   2.43|        768|  2.557e+03|         2|          1|    768|       yes|         -|        -|            -|            -|    -|
    | o VITIS_LOOP_272_1_VITIS_LOOP_273_2                                     |       -|   2.43|  776419799|  2.585e+09|     45942|          -|  16900|        no|         -|        -|            -|            -|    -|
    |  o VITIS_LOOP_141_1_VITIS_LOOP_142_2_VITIS_LOOP_143_3_VITIS_LOOP_144_4  |       -|   2.43|        204|    679.320|        14|          1|    192|       yes|         -|        -|            -|            -|    -|
    |  o VITIS_LOOP_37_1                                                      |       -|   2.43|      42056|  1.400e+05|     10514|          -|      4|        no|         -|        -|            -|            -|    -|
    |   o VITIS_LOOP_38_2                                                     |       -|   2.43|      10512|  3.500e+04|       657|          -|     16|        no|         -|        -|            -|            -|    -|
    |    o VITIS_LOOP_41_3                                                    |       -|   2.43|        654|  2.178e+03|       218|          -|      3|        no|         -|        -|            -|            -|    -|
    |     o VITIS_LOOP_43_4                                                   |       -|   2.43|        216|    719.280|        54|          -|      4|        no|         -|        -|            -|            -|    -|
    |      o VITIS_LOOP_45_5                                                  |       -|   2.43|         52|    173.160|        13|          -|      4|        no|         -|        -|            -|            -|    -|
    |  o VITIS_LOOP_66_1                                                      |       -|   2.43|       3336|  1.111e+04|       834|          -|      4|        no|         -|        -|            -|            -|    -|
    |   o VITIS_LOOP_67_2                                                     |       -|   2.43|        832|  2.771e+03|        52|          -|     16|        no|         -|        -|            -|            -|    -|
    |  o VITIS_LOOP_97_1                                                      |       -|   2.43|        264|    879.120|        66|          -|      4|        no|         -|        -|            -|            -|    -|
    |   o VITIS_LOOP_98_2                                                     |       -|   2.43|         64|    213.120|         4|          -|     16|        no|         -|        -|            -|            -|    -|
    |  o VITIS_LOOP_219_1_VITIS_LOOP_220_2                                    |       -|   2.43|         74|    246.420|        12|          1|     64|       yes|         -|        -|            -|            -|    -|
    +-------------------------------------------------------------------------+--------+-------+-----------+-----------+----------+-----------+-------+----------+----------+---------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem3 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem4 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem5 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem6 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem7 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+---------------------+--------+-------+--------+----------------------------------+
| Interface     | Register            | Offset | Width | Access | Description                      |
+---------------+---------------------+--------+-------+--------+----------------------------------+
| s_axi_control | input_data_1        | 0x10   | 32    | W      | Data signal of input_data        |
| s_axi_control | input_data_2        | 0x14   | 32    | W      | Data signal of input_data        |
| s_axi_control | weight_data_1       | 0x1c   | 32    | W      | Data signal of weight_data       |
| s_axi_control | weight_data_2       | 0x20   | 32    | W      | Data signal of weight_data       |
| s_axi_control | bias_data_1         | 0x28   | 32    | W      | Data signal of bias_data         |
| s_axi_control | bias_data_2         | 0x2c   | 32    | W      | Data signal of bias_data         |
| s_axi_control | gamma_data_1        | 0x34   | 32    | W      | Data signal of gamma_data        |
| s_axi_control | gamma_data_2        | 0x38   | 32    | W      | Data signal of gamma_data        |
| s_axi_control | beta_data_1         | 0x40   | 32    | W      | Data signal of beta_data         |
| s_axi_control | beta_data_2         | 0x44   | 32    | W      | Data signal of beta_data         |
| s_axi_control | running_mean_data_1 | 0x4c   | 32    | W      | Data signal of running_mean_data |
| s_axi_control | running_mean_data_2 | 0x50   | 32    | W      | Data signal of running_mean_data |
| s_axi_control | running_var_data_1  | 0x58   | 32    | W      | Data signal of running_var_data  |
| s_axi_control | running_var_data_2  | 0x5c   | 32    | W      | Data signal of running_var_data  |
| s_axi_control | output_data_1       | 0x64   | 32    | W      | Data signal of output_data       |
| s_axi_control | output_data_2       | 0x68   | 32    | W      | Data signal of output_data       |
+---------------+---------------------+--------+-------+--------+----------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+----------+
| Argument          | Direction | Datatype |
+-------------------+-----------+----------+
| input_data        | in        | float*   |
| weight_data       | in        | float*   |
| bias_data         | in        | float*   |
| gamma_data        | in        | float*   |
| beta_data         | in        | float*   |
| running_mean_data | in        | float*   |
| running_var_data  | in        | float*   |
| output_data       | out       | float*   |
+-------------------+-----------+----------+

* SW-to-HW Mapping
+-------------------+---------------+-----------+----------+-----------------------------------------------+
| Argument          | HW Interface  | HW Type   | HW Usage | HW Info                                       |
+-------------------+---------------+-----------+----------+-----------------------------------------------+
| input_data        | m_axi_gmem0   | interface |          |                                               |
| input_data        | s_axi_control | register  | offset   | name=input_data_1 offset=0x10 range=32        |
| input_data        | s_axi_control | register  | offset   | name=input_data_2 offset=0x14 range=32        |
| weight_data       | m_axi_gmem1   | interface |          |                                               |
| weight_data       | s_axi_control | register  | offset   | name=weight_data_1 offset=0x1c range=32       |
| weight_data       | s_axi_control | register  | offset   | name=weight_data_2 offset=0x20 range=32       |
| bias_data         | m_axi_gmem2   | interface |          |                                               |
| bias_data         | s_axi_control | register  | offset   | name=bias_data_1 offset=0x28 range=32         |
| bias_data         | s_axi_control | register  | offset   | name=bias_data_2 offset=0x2c range=32         |
| gamma_data        | m_axi_gmem3   | interface |          |                                               |
| gamma_data        | s_axi_control | register  | offset   | name=gamma_data_1 offset=0x34 range=32        |
| gamma_data        | s_axi_control | register  | offset   | name=gamma_data_2 offset=0x38 range=32        |
| beta_data         | m_axi_gmem4   | interface |          |                                               |
| beta_data         | s_axi_control | register  | offset   | name=beta_data_1 offset=0x40 range=32         |
| beta_data         | s_axi_control | register  | offset   | name=beta_data_2 offset=0x44 range=32         |
| running_mean_data | m_axi_gmem5   | interface |          |                                               |
| running_mean_data | s_axi_control | register  | offset   | name=running_mean_data_1 offset=0x4c range=32 |
| running_mean_data | s_axi_control | register  | offset   | name=running_mean_data_2 offset=0x50 range=32 |
| running_var_data  | m_axi_gmem6   | interface |          |                                               |
| running_var_data  | s_axi_control | register  | offset   | name=running_var_data_1 offset=0x58 range=32  |
| running_var_data  | s_axi_control | register  | offset   | name=running_var_data_2 offset=0x5c range=32  |
| output_data       | m_axi_gmem7   | interface |          |                                               |
| output_data       | s_axi_control | register  | offset   | name=output_data_1 offset=0x64 range=32       |
| output_data       | s_axi_control | register  | offset   | name=output_data_2 offset=0x68 range=32       |
+-------------------+---------------+-----------+----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+------------------+----------------------+
| HW Interface | Direction | Length | Width | Loop             | Loop Location        |
+--------------+-----------+--------+-------+------------------+----------------------+
| m_axi_gmem1  | read      | 768    | 32    | VITIS_LOOP_179_1 | gan_block.cpp:179:21 |
| m_axi_gmem2  | read      | 16     | 32    | VITIS_LOOP_201_1 | gan_block.cpp:201:21 |
| m_axi_gmem3  | read      | 16     | 32    | VITIS_LOOP_122_1 | gan_block.cpp:122:23 |
| m_axi_gmem4  | read      | 16     | 32    | VITIS_LOOP_122_1 | gan_block.cpp:122:23 |
| m_axi_gmem5  | read      | 16     | 32    | VITIS_LOOP_122_1 | gan_block.cpp:122:23 |
| m_axi_gmem6  | read      | 16     | 32    | VITIS_LOOP_122_1 | gan_block.cpp:122:23 |
+--------------+-----------+--------+-------+------------------+----------------------+

* All M_AXI Variable Accesses
+--------------+-------------------+----------------------+-----------+--------------+--------+------------------+----------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface | Variable          | Access Location      | Direction | Burst Status | Length | Loop             | Loop Location        | Resolution | Problem                                                                                                 |
+--------------+-------------------+----------------------+-----------+--------------+--------+------------------+----------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_gmem0  | input_data        | gan_block.cpp:160:52 | read      | Fail         |        | VITIS_LOOP_144_4 | gan_block.cpp:144:27 | 214-232    | Access load is in the conditional branch                                                                |
| m_axi_gmem1  | weight_data       | gan_block.cpp:189:72 | read      | Widen Fail   |        | VITIS_LOOP_182_4 | gan_block.cpp:182:27 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem1  | weight_data       | gan_block.cpp:189:72 | read      | Inferred     | 768    | VITIS_LOOP_179_1 | gan_block.cpp:179:21 |            |                                                                                                         |
| m_axi_gmem2  | bias_data         | gan_block.cpp:203:12 | read      | Widen Fail   |        | VITIS_LOOP_201_1 | gan_block.cpp:201:21 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem2  | bias_data         | gan_block.cpp:203:12 | read      | Inferred     | 16     | VITIS_LOOP_201_1 | gan_block.cpp:201:21 |            |                                                                                                         |
| m_axi_gmem3  | gamma_data        | gan_block.cpp:124:13 | read      | Widen Fail   |        | VITIS_LOOP_122_1 | gan_block.cpp:122:23 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem3  | gamma_data        | gan_block.cpp:203:12 | read      | Inferred     | 16     | VITIS_LOOP_122_1 | gan_block.cpp:122:23 |            |                                                                                                         |
| m_axi_gmem4  | beta_data         | gan_block.cpp:125:17 | read      | Widen Fail   |        | VITIS_LOOP_122_1 | gan_block.cpp:122:23 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem4  | beta_data         | gan_block.cpp:125:17 | read      | Inferred     | 16     | VITIS_LOOP_122_1 | gan_block.cpp:122:23 |            |                                                                                                         |
| m_axi_gmem5  | running_mean_data | gan_block.cpp:126:25 | read      | Widen Fail   |        | VITIS_LOOP_122_1 | gan_block.cpp:122:23 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem5  | running_mean_data | gan_block.cpp:126:25 | read      | Inferred     | 16     | VITIS_LOOP_122_1 | gan_block.cpp:122:23 |            |                                                                                                         |
| m_axi_gmem6  | running_var_data  | gan_block.cpp:127:24 | read      | Widen Fail   |        | VITIS_LOOP_122_1 | gan_block.cpp:122:23 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem6  | running_var_data  | gan_block.cpp:127:24 | read      | Inferred     | 16     | VITIS_LOOP_122_1 | gan_block.cpp:122:23 |            |                                                                                                         |
| m_axi_gmem7  | output_data       | gan_block.cpp:227:28 | write     | Fail         |        | VITIS_LOOP_220_2 | gan_block.cpp:220:25 | 214-230    | Stride is incompatible                                                                                  |
+--------------+-------------------+----------------------+-----------+--------------+--------+------------------+----------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+--------------+-------+-----------+---------+
| Name                                     | DSP | Pragma | Variable     | Op    | Impl      | Latency |
+------------------------------------------+-----+--------+--------------+-------+-----------+---------+
| + top                                    | 6   |        |              |       |           |         |
|   add_ln179_fu_1128_p2                   |     |        | add_ln179    | add   | fabric    | 0       |
|   add_ln180_fu_1162_p2                   |     |        | add_ln180    | add   | fabric    | 0       |
|   add_ln181_fu_1214_p2                   |     |        | add_ln181    | add   | fabric    | 0       |
|   add_ln181_2_fu_1330_p2                 |     |        | add_ln181_2  | add   | fabric    | 0       |
|   kernel_col_1_fu_1256_p2                |     |        | kernel_col_1 | add   | fabric    | 0       |
|   add_ln181_1_fu_1262_p2                 |     |        | add_ln181_1  | add   | fabric    | 0       |
|   add_ln180_1_fu_1276_p2                 |     |        | add_ln180_1  | add   | fabric    | 0       |
|   add_ln179_1_fu_1290_p2                 |     |        | add_ln179_1  | add   | fabric    | 0       |
|   add_ln272_fu_1365_p2                   |     |        | add_ln272    | add   | fabric    | 0       |
|   add_ln211_fu_1415_p2                   |     |        | add_ln211    | add   | fabric    | 0       |
|   add_ln272_1_fu_1429_p2                 |     |        | add_ln272_1  | add   | fabric    | 0       |
|   add_ln141_fu_1644_p2                   |     |        | add_ln141    | add   | fabric    | 0       |
|   add_ln142_fu_1670_p2                   |     |        | add_ln142    | add   | fabric    | 0       |
|   add_ln143_fu_1485_p2                   |     |        | add_ln143    | add   | fabric    | 0       |
|   empty_46_fu_1879_p2                    |     |        | empty_46     | sub   | fabric    | 0       |
|   add_ln160_2_fu_1916_p2                 |     |        | add_ln160_2  | add   | fabric    | 0       |
|   empty_48_fu_1686_p2                    |     |        | empty_48     | add   | fabric    | 0       |
|   p_neg_fu_1703_p2                       |     |        | p_neg        | sub   | fabric    | 0       |
|   p_neg_t_fu_1727_p2                     |     |        | p_neg_t      | sub   | fabric    | 0       |
|   add_ln160_3_fu_1958_p2                 |     |        | add_ln160_3  | add   | fabric    | 0       |
|   add_ln151_1_fu_1531_p2                 |     |        | add_ln151_1  | add   | fabric    | 0       |
|   add_ln151_fu_1540_p2                   |     |        | add_ln151    | add   | fabric    | 0       |
|   sub_ln151_fu_1554_p2                   |     |        | sub_ln151    | sub   | fabric    | 0       |
|   sub_ln151_1_fu_1775_p2                 |     |        | sub_ln151_1  | sub   | fabric    | 0       |
|   add_ln141_1_fu_1580_p2                 |     |        | add_ln141_1  | add   | fabric    | 0       |
|   add_ln159_fu_1972_p2                   |     |        | add_ln159    | add   | fabric    | 0       |
|   add_ln159_1_fu_1982_p2                 |     |        | add_ln159_1  | add   | fabric    | 0       |
|   index_fu_1992_p2                       |     |        | index        | add   | fabric    | 0       |
|   add_ln160_fu_2013_p2                   |     |        | add_ln160    | add   | fabric    | 0       |
|   col_fu_1586_p2                         |     |        | col          | add   | fabric    | 0       |
|   add_ln143_1_fu_1592_p2                 |     |        | add_ln143_1  | add   | fabric    | 0       |
|   add_ln142_1_fu_1606_p2                 |     |        | add_ln142_1  | add   | fabric    | 0       |
|   add_ln37_fu_2052_p2                    |     |        | add_ln37     | add   | fabric    | 0       |
|   sub_ln48_fu_2070_p2                    |     |        | sub_ln48     | sub   | fabric    | 0       |
|   add_ln38_fu_2090_p2                    |     |        | add_ln38     | add   | fabric    | 0       |
|   add_ln53_fu_2105_p2                    |     |        | add_ln53     | add   | fabric    | 0       |
|   add_ln41_fu_2121_p2                    |     |        | add_ln41     | add   | fabric    | 0       |
|   add_ln48_fu_2131_p2                    |     |        | add_ln48     | add   | fabric    | 0       |
|   add_ln47_fu_2152_p2                    |     |        | add_ln47     | add   | fabric    | 0       |
|   add_ln43_fu_2171_p2                    |     |        | add_ln43     | add   | fabric    | 0       |
|   add_ln48_1_fu_2185_p2                  |     |        | add_ln48_1   | add   | fabric    | 0       |
|   add_ln47_1_fu_2198_p2                  |     |        | add_ln47_1   | add   | fabric    | 0       |
|   add_ln45_fu_2217_p2                    |     |        | add_ln45     | add   | fabric    | 0       |
|   add_ln48_2_fu_2231_p2                  |     |        | add_ln48_2   | add   | fabric    | 0       |
|   add_ln47_2_fu_2241_p2                  |     |        | add_ln47_2   | add   | fabric    | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U17      | 3   |        | mul_i        | fmul  | maxdsp    | 3       |
|   faddfsub_32ns_32ns_32_7_full_dsp_1_U16 | 2   |        | sum_2        | fadd  | fulldsp   | 6       |
|   add_ln66_fu_2261_p2                    |     |        | add_ln66     | add   | fabric    | 0       |
|   add_ln67_fu_2281_p2                    |     |        | add_ln67     | add   | fabric    | 0       |
|   add_ln85_fu_2296_p2                    |     |        | add_ln85     | add   | fabric    | 0       |
|   faddfsub_32ns_32ns_32_7_full_dsp_1_U16 | 2   |        | var_eps      | fadd  | fulldsp   | 6       |
|   fsqrt_32ns_32ns_32_12_no_dsp_1_U20     |     |        | std_dev      | fsqrt | fabric    | 11      |
|   fdiv_32ns_32ns_32_12_no_dsp_1_U18      |     |        | scale        | fdiv  | fabric    | 11      |
|   fmul_32ns_32ns_32_4_max_dsp_1_U17      | 3   |        | mul_i1       | fmul  | maxdsp    | 3       |
|   faddfsub_32ns_32ns_32_7_full_dsp_1_U16 | 2   |        | shift        | fadd  | fulldsp   | 6       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U17      | 3   |        | mul17_i      | fmul  | maxdsp    | 3       |
|   faddfsub_32ns_32ns_32_7_full_dsp_1_U16 | 2   |        | add18_i      | fadd  | fulldsp   | 6       |
|   add_ln97_fu_2315_p2                    |     |        | add_ln97     | add   | fabric    | 0       |
|   add_ln98_fu_2335_p2                    |     |        | add_ln98     | add   | fabric    | 0       |
|   add_ln106_fu_2345_p2                   |     |        | add_ln106    | add   | fabric    | 0       |
|   add_ln219_fu_2403_p2                   |     |        | add_ln219    | add   | fabric    | 0       |
|   mul_3ns_20ns_20_1_1_U21                |     |        | mul_ln220    | mul   | auto      | 0       |
|   add_ln227_1_fu_2441_p2                 |     |        | add_ln227_1  | add   | fabric    | 0       |
|   mac_muladd_5ns_15ns_20ns_21_4_1_U22    | 1   |        | mul_ln226    | mul   | dsp_slice | 3       |
|   add_ln226_fu_2487_p2                   |     |        | add_ln226    | add   | fabric    | 0       |
|   mac_muladd_5ns_15ns_20ns_21_4_1_U22    | 1   |        | add_ln226_1  | add   | dsp_slice | 3       |
|   add_ln227_fu_2520_p2                   |     |        | add_ln227    | add   | fabric    | 0       |
|   channel_4_fu_2451_p2                   |     |        | channel_4    | add   | fabric    | 0       |
|   add_ln219_1_fu_2457_p2                 |     |        | add_ln219_1  | add   | fabric    | 0       |
|   add_ln273_fu_2550_p2                   |     |        | add_ln273    | add   | fabric    | 0       |
|  + load_bias_tile_1                      | 0   |        |              |       |           |         |
|    i_fu_160_p2                           |     |        | i            | add   | fabric    | 0       |
|  + load_batchnorm_params_1               | 0   |        |              |       |           |         |
|    i_fu_397_p2                           |     |        | i            | add   | fabric    | 0       |
+------------------------------------------+-----+--------+--------------+-------+-----------+---------+


================================================================
== Storage Report
================================================================
+--------------------------+--------------+-----------+------+------+--------+----------------------+------+---------+------------------+
| Name                     | Usage        | Type      | BRAM | URAM | Pragma | Variable             | Impl | Latency | Bitwidth, Depth, |
|                          |              |           |      |      |        |                      |      |         | Banks            |
+--------------------------+--------------+-----------+------+------+--------+----------------------+------+---------+------------------+
| + top                    |              |           | 19   | 0    |        |                      |      |         |                  |
|   control_s_axi_U        | interface    | s_axilite |      |      |        |                      |      |         |                  |
|   gmem0_m_axi_U          | interface    | m_axi     | 2    |      |        |                      |      |         |                  |
|   gmem1_m_axi_U          | interface    | m_axi     | 2    |      |        |                      |      |         |                  |
|   gmem2_m_axi_U          | interface    | m_axi     | 2    |      |        |                      |      |         |                  |
|   gmem3_m_axi_U          | interface    | m_axi     | 2    |      |        |                      |      |         |                  |
|   gmem4_m_axi_U          | interface    | m_axi     | 2    |      |        |                      |      |         |                  |
|   gmem5_m_axi_U          | interface    | m_axi     | 2    |      |        |                      |      |         |                  |
|   gmem6_m_axi_U          | interface    | m_axi     | 2    |      |        |                      |      |         |                  |
|   gmem7_m_axi_U          | interface    | m_axi     | 2    |      |        |                      |      |         |                  |
|   input_tile_U           | ram_1p array |           | 1    |      |        | input_tile           | auto | 1       | 32, 192, 1       |
|   weights_U              | ram_1p array |           | 2    |      |        | weights              | auto | 1       | 32, 768, 1       |
|   bias_U                 | ram_1p array |           |      |      |        | bias                 | auto | 1       | 32, 16, 1        |
|   gamma_U                | ram_1p array |           |      |      |        | gamma                | auto | 1       | 32, 16, 1        |
|   beta_U                 | ram_1p array |           |      |      |        | beta                 | auto | 1       | 32, 16, 1        |
|   running_mean_U         | ram_1p array |           |      |      |        | running_mean         | auto | 1       | 32, 16, 1        |
|   running_var_U          | ram_1p array |           |      |      |        | running_var          | auto | 1       | 32, 16, 1        |
|   conv_output_tile_0_0_U | ram_1p array |           |      |      |        | conv_output_tile_0_0 | auto | 1       | 32, 64, 1        |
|   bn_output_tile_0_0_U   | ram_1p array |           |      |      |        | bn_output_tile_0_0   | auto | 1       | 32, 64, 1        |
+--------------------------+--------------+-----------+------+------+--------+----------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------------------------------+---------------------------------------------------+
| Type      | Options                                                | Location                                          |
+-----------+--------------------------------------------------------+---------------------------------------------------+
| unroll    | factor=UNROLL_FACTOR                                   | gan_block.cpp:42 in kernel_convolution_layer_tile |
| unroll    | factor=UNROLL_FACTOR                                   | gan_block.cpp:44 in kernel_convolution_layer_tile |
| unroll    | factor=UNROLL_FACTOR                                   | gan_block.cpp:46 in kernel_convolution_layer_tile |
| pipeline  | II=1 rewind                                            | gan_block.cpp:123 in load_batchnorm_params        |
| pipeline  | II=1 rewind                                            | gan_block.cpp:145 in load_input_tile              |
| pipeline  | II=1 rewind                                            | gan_block.cpp:183 in load_weights_tile            |
| pipeline  | II=1 rewind                                            | gan_block.cpp:202 in load_bias_tile               |
| pipeline  | II=1 rewind                                            | gan_block.cpp:221 in store_output_tile            |
| interface | m_axi port=input_data offset=slave bundle=gmem0        | gan_block.cpp:243 in top, input_data              |
| interface | m_axi port=weight_data offset=slave bundle=gmem1       | gan_block.cpp:244 in top, weight_data             |
| interface | m_axi port=bias_data offset=slave bundle=gmem2         | gan_block.cpp:245 in top, bias_data               |
| interface | m_axi port=gamma_data offset=slave bundle=gmem3        | gan_block.cpp:246 in top, gamma_data              |
| interface | m_axi port=beta_data offset=slave bundle=gmem4         | gan_block.cpp:247 in top, beta_data               |
| interface | m_axi port=running_mean_data offset=slave bundle=gmem5 | gan_block.cpp:248 in top, running_mean_data       |
| interface | m_axi port=running_var_data offset=slave bundle=gmem6  | gan_block.cpp:249 in top, running_var_data        |
| interface | m_axi port=output_data offset=slave bundle=gmem7       | gan_block.cpp:250 in top, output_data             |
+-----------+--------------------------------------------------------+---------------------------------------------------+


