

================================================================
== Vitis HLS Report for 'convolution'
================================================================
* Date:           Sun Jan 17 13:41:49 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn_hls_pynq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    19841|    19841|  0.198 ms|  0.198 ms|  19841|  19841|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- conv_for_rows_pool_for_rows_pool_for_cols  |    19839|    19839|       265|         25|          1|   784|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 265


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 267
* Pipeline : 1
  Pipeline-0 : II = 25, D = 265, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 267 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 2 
267 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%filter_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %filter"   --->   Operation 268 'read' 'filter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_stream_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0198896, i32 0.0357628, i32 -0.0134662, i32 0.000673438, i2 %filter_read"   --->   Operation 270 'mux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (1.58ns)   --->   "%br_ln25 = br void" [05-Vitis-HLS/conv.cc:25]   --->   Operation 271 'br' 'br_ln25' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%indvar_flatten95 = phi i10 0, void, i10 %add_ln25_1, void %.split10" [05-Vitis-HLS/conv.cc:25]   --->   Operation 272 'phi' 'indvar_flatten95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i7 0, void, i7 %select_ln28_9, void %.split10" [05-Vitis-HLS/conv.cc:28]   --->   Operation 273 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void, i4 %select_ln33_6, void %.split10" [05-Vitis-HLS/conv.cc:33]   --->   Operation 274 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (1.73ns)   --->   "%add_ln25_1 = add i10 %indvar_flatten95, i10 1" [05-Vitis-HLS/conv.cc:25]   --->   Operation 275 'add' 'add_ln25_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (1.77ns)   --->   "%icmp_ln25 = icmp_eq  i10 %indvar_flatten95, i10 784" [05-Vitis-HLS/conv.cc:25]   --->   Operation 276 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split10, void" [05-Vitis-HLS/conv.cc:25]   --->   Operation 277 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (1.48ns)   --->   "%icmp_ln28 = icmp_eq  i7 %indvar_flatten43, i7 56" [05-Vitis-HLS/conv.cc:28]   --->   Operation 278 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.97ns)   --->   "%xor_ln25 = xor i1 %icmp_ln28, i1 1" [05-Vitis-HLS/conv.cc:25]   --->   Operation 279 'xor' 'xor_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (1.30ns)   --->   "%icmp_ln33 = icmp_eq  i4 %indvar_flatten, i4 4" [05-Vitis-HLS/conv.cc:33]   --->   Operation 280 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln25)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.97ns)   --->   "%and_ln25_1 = and i1 %icmp_ln33, i1 %xor_ln25" [05-Vitis-HLS/conv.cc:25]   --->   Operation 281 'and' 'and_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (1.73ns)   --->   "%add_ln33_4 = add i4 %indvar_flatten, i4 1" [05-Vitis-HLS/conv.cc:33]   --->   Operation 282 'add' 'add_ln33_4' <Predicate = (!icmp_ln25)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (1.87ns)   --->   "%add_ln28_1 = add i7 %indvar_flatten43, i7 1" [05-Vitis-HLS/conv.cc:28]   --->   Operation 283 'add' 'add_ln28_1' <Predicate = (!icmp_ln25)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.53>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%r = phi i5 0, void, i5 %select_ln25_5, void %.split10" [05-Vitis-HLS/conv.cc:25]   --->   Operation 284 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%c = phi i5 0, void, i5 %select_ln28_8, void %.split10" [05-Vitis-HLS/conv.cc:28]   --->   Operation 285 'phi' 'c' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%pr = phi i2 0, void, i2 %select_ln33_5, void %.split10" [05-Vitis-HLS/conv.cc:33]   --->   Operation 286 'phi' 'pr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%pc = phi i2 0, void, i2 %add_ln36, void %.split10" [05-Vitis-HLS/conv.cc:36]   --->   Operation 287 'phi' 'pc' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i2 %pr" [05-Vitis-HLS/conv.cc:33]   --->   Operation 288 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (1.78ns)   --->   "%add_ln49_1 = add i5 %zext_ln33, i5 %r" [05-Vitis-HLS/conv.cc:49]   --->   Operation 289 'add' 'add_ln49_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (1.78ns)   --->   "%add_ln25 = add i5 %r, i5 2" [05-Vitis-HLS/conv.cc:25]   --->   Operation 290 'add' 'add_ln25' <Predicate = (!icmp_ln25)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (1.21ns)   --->   "%select_ln25 = select i1 %icmp_ln28, i5 0, i5 %c" [05-Vitis-HLS/conv.cc:25]   --->   Operation 291 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_4)   --->   "%select_ln25_1 = select i1 %icmp_ln28, i5 %add_ln25, i5 %add_ln49_1" [05-Vitis-HLS/conv.cc:25]   --->   Operation 292 'select' 'select_ln25_1' <Predicate = (!icmp_ln25 & !and_ln25_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.95ns)   --->   "%icmp_ln36 = icmp_eq  i2 %pc, i2 2" [05-Vitis-HLS/conv.cc:36]   --->   Operation 293 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln25)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln28)   --->   "%and_ln25 = and i1 %icmp_ln36, i1 %xor_ln25" [05-Vitis-HLS/conv.cc:25]   --->   Operation 294 'and' 'and_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (1.21ns)   --->   "%select_ln25_5 = select i1 %icmp_ln28, i5 %add_ln25, i5 %r" [05-Vitis-HLS/conv.cc:25]   --->   Operation 295 'select' 'select_ln25_5' <Predicate = (!icmp_ln25)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (1.78ns)   --->   "%add_ln28 = add i5 %select_ln25, i5 2" [05-Vitis-HLS/conv.cc:28]   --->   Operation 296 'add' 'add_ln28' <Predicate = (!icmp_ln25 & and_ln25_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.97ns)   --->   "%or_ln28 = or i1 %and_ln25_1, i1 %icmp_ln28" [05-Vitis-HLS/conv.cc:28]   --->   Operation 297 'or' 'or_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.99ns)   --->   "%select_ln28 = select i1 %or_ln28, i2 0, i2 %pr" [05-Vitis-HLS/conv.cc:28]   --->   Operation 298 'select' 'select_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln28_4 = select i1 %and_ln25_1, i5 %select_ln25_5, i5 %select_ln25_1" [05-Vitis-HLS/conv.cc:28]   --->   Operation 299 'select' 'select_ln28_4' <Predicate = (!icmp_ln25)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln28)   --->   "%xor_ln28 = xor i1 %icmp_ln33, i1 1" [05-Vitis-HLS/conv.cc:28]   --->   Operation 300 'xor' 'xor_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln28)   --->   "%or_ln28_7 = or i1 %icmp_ln28, i1 %xor_ln28" [05-Vitis-HLS/conv.cc:28]   --->   Operation 301 'or' 'or_ln28_7' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28 = and i1 %and_ln25, i1 %or_ln28_7" [05-Vitis-HLS/conv.cc:28]   --->   Operation 302 'and' 'and_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (1.21ns)   --->   "%select_ln28_8 = select i1 %and_ln25_1, i5 %add_ln28, i5 %select_ln25" [05-Vitis-HLS/conv.cc:28]   --->   Operation 303 'select' 'select_ln28_8' <Predicate = (!icmp_ln25)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (1.56ns)   --->   "%add_ln33 = add i2 %select_ln28, i2 1" [05-Vitis-HLS/conv.cc:33]   --->   Operation 304 'add' 'add_ln33' <Predicate = (!icmp_ln25)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33 = or i1 %and_ln28, i1 %and_ln25_1" [05-Vitis-HLS/conv.cc:33]   --->   Operation 305 'or' 'or_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33_1 = or i1 %or_ln33, i1 %icmp_ln28" [05-Vitis-HLS/conv.cc:33]   --->   Operation 306 'or' 'or_ln33_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %or_ln33_1, i2 0, i2 %pc" [05-Vitis-HLS/conv.cc:33]   --->   Operation 307 'select' 'select_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i2 %add_ln33" [05-Vitis-HLS/conv.cc:33]   --->   Operation 308 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (1.78ns)   --->   "%add_ln49_17 = add i5 %zext_ln33_1, i5 %select_ln25_5" [05-Vitis-HLS/conv.cc:49]   --->   Operation 309 'add' 'add_ln49_17' <Predicate = (!icmp_ln25)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln33_1 = select i1 %and_ln28, i5 %add_ln49_17, i5 %select_ln28_4" [05-Vitis-HLS/conv.cc:33]   --->   Operation 310 'select' 'select_ln33_1' <Predicate = (!icmp_ln25)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%pc_cast = zext i2 %select_ln33" [05-Vitis-HLS/conv.cc:33]   --->   Operation 311 'zext' 'pc_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (1.78ns)   --->   "%add_ln49 = add i5 %pc_cast, i5 %select_ln28_8" [05-Vitis-HLS/conv.cc:49]   --->   Operation 312 'add' 'add_ln49' <Predicate = (!icmp_ln25)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 313 [1/1] (1.78ns)   --->   "%add_ln49_8 = add i5 %add_ln49_1, i5 1" [05-Vitis-HLS/conv.cc:49]   --->   Operation 313 'add' 'add_ln49_8' <Predicate = (!icmp_ln28 & !and_ln25_1 & !and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 314 [1/1] (1.78ns)   --->   "%add_ln49_9 = add i5 %add_ln49_1, i5 2" [05-Vitis-HLS/conv.cc:49]   --->   Operation 314 'add' 'add_ln49_9' <Predicate = (!icmp_ln28 & !and_ln25_1 & !and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 315 [1/1] (1.78ns)   --->   "%add_ln49_10 = add i5 %add_ln49_1, i5 3" [05-Vitis-HLS/conv.cc:49]   --->   Operation 315 'add' 'add_ln49_10' <Predicate = (!icmp_ln28 & !and_ln25_1 & !and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 316 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (1.78ns)   --->   "%add_ln49_11 = add i5 %r, i5 3" [05-Vitis-HLS/conv.cc:49]   --->   Operation 317 'add' 'add_ln49_11' <Predicate = (!icmp_ln25 & icmp_ln28 & !and_ln25_1 & !and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_5)   --->   "%select_ln25_2 = select i1 %icmp_ln28, i5 %add_ln49_11, i5 %add_ln49_8" [05-Vitis-HLS/conv.cc:25]   --->   Operation 318 'select' 'select_ln25_2' <Predicate = (!icmp_ln25 & !and_ln25_1 & !and_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (1.78ns)   --->   "%add_ln49_12 = add i5 %r, i5 4" [05-Vitis-HLS/conv.cc:49]   --->   Operation 319 'add' 'add_ln49_12' <Predicate = (!icmp_ln25 & icmp_ln28 & !and_ln25_1 & !and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_6)   --->   "%select_ln25_3 = select i1 %icmp_ln28, i5 %add_ln49_12, i5 %add_ln49_9" [05-Vitis-HLS/conv.cc:25]   --->   Operation 320 'select' 'select_ln25_3' <Predicate = (!icmp_ln25 & !and_ln25_1 & !and_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 321 [1/1] (1.78ns)   --->   "%add_ln49_13 = add i5 %r, i5 5" [05-Vitis-HLS/conv.cc:49]   --->   Operation 321 'add' 'add_ln49_13' <Predicate = (!icmp_ln25 & icmp_ln28 & !and_ln25_1 & !and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_7)   --->   "%select_ln25_4 = select i1 %icmp_ln28, i5 %add_ln49_13, i5 %add_ln49_10" [05-Vitis-HLS/conv.cc:25]   --->   Operation 322 'select' 'select_ln25_4' <Predicate = (!icmp_ln25 & !and_ln25_1 & !and_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (1.78ns)   --->   "%add_ln49_14 = add i5 %select_ln25_5, i5 1" [05-Vitis-HLS/conv.cc:49]   --->   Operation 323 'add' 'add_ln49_14' <Predicate = (!icmp_ln25 & and_ln25_1 & !and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln28_5 = select i1 %and_ln25_1, i5 %add_ln49_14, i5 %select_ln25_2" [05-Vitis-HLS/conv.cc:28]   --->   Operation 324 'select' 'select_ln28_5' <Predicate = (!icmp_ln25 & !and_ln28)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (1.78ns)   --->   "%add_ln49_15 = add i5 %select_ln25_5, i5 2" [05-Vitis-HLS/conv.cc:49]   --->   Operation 325 'add' 'add_ln49_15' <Predicate = (!icmp_ln25 & and_ln25_1 & !and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln28_6 = select i1 %and_ln25_1, i5 %add_ln49_15, i5 %select_ln25_3" [05-Vitis-HLS/conv.cc:28]   --->   Operation 326 'select' 'select_ln28_6' <Predicate = (!icmp_ln25 & !and_ln28)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (1.78ns)   --->   "%add_ln49_16 = add i5 %select_ln25_5, i5 3" [05-Vitis-HLS/conv.cc:49]   --->   Operation 327 'add' 'add_ln49_16' <Predicate = (!icmp_ln25 & and_ln25_1 & !and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln28_7 = select i1 %and_ln25_1, i5 %add_ln49_16, i5 %select_ln25_4" [05-Vitis-HLS/conv.cc:28]   --->   Operation 328 'select' 'select_ln28_7' <Predicate = (!icmp_ln25 & !and_ln28)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln33_1, i5 0" [05-Vitis-HLS/conv.cc:49]   --->   Operation 329 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %tmp_4" [05-Vitis-HLS/conv.cc:49]   --->   Operation 330 'zext' 'zext_ln49' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln33_1, i1 0" [05-Vitis-HLS/conv.cc:49]   --->   Operation 331 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i6 %tmp_5" [05-Vitis-HLS/conv.cc:49]   --->   Operation 332 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (1.73ns)   --->   "%add_ln49_18 = add i11 %zext_ln49, i11 %zext_ln49_1" [05-Vitis-HLS/conv.cc:49]   --->   Operation 333 'add' 'add_ln49_18' <Predicate = (!icmp_ln25)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 334 [1/1] (1.78ns)   --->   "%add_ln49_19 = add i5 %add_ln49_17, i5 1" [05-Vitis-HLS/conv.cc:49]   --->   Operation 334 'add' 'add_ln49_19' <Predicate = (!icmp_ln25 & and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln33_2 = select i1 %and_ln28, i5 %add_ln49_19, i5 %select_ln28_5" [05-Vitis-HLS/conv.cc:33]   --->   Operation 335 'select' 'select_ln33_2' <Predicate = (!icmp_ln25)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 336 [1/1] (1.78ns)   --->   "%add_ln49_21 = add i5 %add_ln49_17, i5 2" [05-Vitis-HLS/conv.cc:49]   --->   Operation 336 'add' 'add_ln49_21' <Predicate = (!icmp_ln25 & and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln33_3 = select i1 %and_ln28, i5 %add_ln49_21, i5 %select_ln28_6" [05-Vitis-HLS/conv.cc:33]   --->   Operation 337 'select' 'select_ln33_3' <Predicate = (!icmp_ln25)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (1.78ns)   --->   "%add_ln49_23 = add i5 %add_ln49_17, i5 3" [05-Vitis-HLS/conv.cc:49]   --->   Operation 338 'add' 'add_ln49_23' <Predicate = (!icmp_ln25 & and_ln28)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln33_4 = select i1 %and_ln28, i5 %add_ln49_23, i5 %select_ln28_7" [05-Vitis-HLS/conv.cc:33]   --->   Operation 339 'select' 'select_ln33_4' <Predicate = (!icmp_ln25)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln49_12 = zext i5 %add_ln49" [05-Vitis-HLS/conv.cc:49]   --->   Operation 340 'zext' 'zext_ln49_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (1.63ns)   --->   "%add_ln49_28 = add i11 %add_ln49_18, i11 %zext_ln49_12" [05-Vitis-HLS/conv.cc:49]   --->   Operation 341 'add' 'add_ln49_28' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln49_13 = zext i11 %add_ln49_28" [05-Vitis-HLS/conv.cc:49]   --->   Operation 342 'zext' 'zext_ln49_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%pad_img_addr = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_13" [05-Vitis-HLS/conv.cc:49]   --->   Operation 343 'getelementptr' 'pad_img_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 344 [2/2] (3.25ns)   --->   "%pad_img_load = load i11 %pad_img_addr" [05-Vitis-HLS/conv.cc:49]   --->   Operation 344 'load' 'pad_img_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_4 : Operation 345 [1/1] (1.78ns)   --->   "%add_ln49_2 = add i5 %add_ln49, i5 1" [05-Vitis-HLS/conv.cc:49]   --->   Operation 345 'add' 'add_ln49_2' <Predicate = (!icmp_ln25)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln49_20 = zext i5 %add_ln49_2" [05-Vitis-HLS/conv.cc:49]   --->   Operation 346 'zext' 'zext_ln49_20' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (1.63ns)   --->   "%add_ln49_35 = add i11 %add_ln49_18, i11 %zext_ln49_20" [05-Vitis-HLS/conv.cc:49]   --->   Operation 347 'add' 'add_ln49_35' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln49_21 = zext i11 %add_ln49_35" [05-Vitis-HLS/conv.cc:49]   --->   Operation 348 'zext' 'zext_ln49_21' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%pad_img_addr_1 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_21" [05-Vitis-HLS/conv.cc:49]   --->   Operation 349 'getelementptr' 'pad_img_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 350 [2/2] (3.25ns)   --->   "%pad_img_load_1 = load i11 %pad_img_addr_1" [05-Vitis-HLS/conv.cc:49]   --->   Operation 350 'load' 'pad_img_load_1' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 351 [1/1] (1.82ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.838457, i32 -0.215518, i32 -0.087611, i32 0.34868, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 351 'mux' 'tmp_s' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 352 [1/2] (3.25ns)   --->   "%pad_img_load = load i11 %pad_img_addr" [05-Vitis-HLS/conv.cc:49]   --->   Operation 352 'load' 'pad_img_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_5 : Operation 353 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.786743, i32 0.026423, i32 0.0292906, i32 0.473553, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 353 'mux' 'tmp_1' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 354 [1/2] (3.25ns)   --->   "%pad_img_load_1 = load i11 %pad_img_addr_1" [05-Vitis-HLS/conv.cc:49]   --->   Operation 354 'load' 'pad_img_load_1' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_5 : Operation 355 [1/1] (1.78ns)   --->   "%add_ln49_3 = add i5 %add_ln49, i5 2" [05-Vitis-HLS/conv.cc:49]   --->   Operation 355 'add' 'add_ln49_3' <Predicate = (!icmp_ln25)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln49_28 = zext i5 %add_ln49_3" [05-Vitis-HLS/conv.cc:49]   --->   Operation 356 'zext' 'zext_ln49_28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (1.63ns)   --->   "%add_ln49_42 = add i11 %add_ln49_18, i11 %zext_ln49_28" [05-Vitis-HLS/conv.cc:49]   --->   Operation 357 'add' 'add_ln49_42' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln49_29 = zext i11 %add_ln49_42" [05-Vitis-HLS/conv.cc:49]   --->   Operation 358 'zext' 'zext_ln49_29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%pad_img_addr_2 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_29" [05-Vitis-HLS/conv.cc:49]   --->   Operation 359 'getelementptr' 'pad_img_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 360 [2/2] (3.25ns)   --->   "%pad_img_load_2 = load i11 %pad_img_addr_2" [05-Vitis-HLS/conv.cc:49]   --->   Operation 360 'load' 'pad_img_load_2' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_5 : Operation 361 [1/1] (1.78ns)   --->   "%add_ln49_4 = add i5 %add_ln49, i5 3" [05-Vitis-HLS/conv.cc:49]   --->   Operation 361 'add' 'add_ln49_4' <Predicate = (!icmp_ln25)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln49_36 = zext i5 %add_ln49_4" [05-Vitis-HLS/conv.cc:49]   --->   Operation 362 'zext' 'zext_ln49_36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (1.63ns)   --->   "%add_ln49_49 = add i11 %add_ln49_18, i11 %zext_ln49_36" [05-Vitis-HLS/conv.cc:49]   --->   Operation 363 'add' 'add_ln49_49' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln49_37 = zext i11 %add_ln49_49" [05-Vitis-HLS/conv.cc:49]   --->   Operation 364 'zext' 'zext_ln49_37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%pad_img_addr_3 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_37" [05-Vitis-HLS/conv.cc:49]   --->   Operation 365 'getelementptr' 'pad_img_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 366 [2/2] (3.25ns)   --->   "%pad_img_load_3 = load i11 %pad_img_addr_3" [05-Vitis-HLS/conv.cc:49]   --->   Operation 366 'load' 'pad_img_load_3' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 367 [1/1] (0.99ns)   --->   "%select_ln33_5 = select i1 %and_ln28, i2 %add_ln33, i2 %select_ln28" [05-Vitis-HLS/conv.cc:33]   --->   Operation 367 'select' 'select_ln33_5' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln49_8 = zext i5 %add_ln49" [05-Vitis-HLS/conv.cc:49]   --->   Operation 368 'zext' 'zext_ln49_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 369 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp_s, i32 %pad_img_load" [05-Vitis-HLS/conv.cc:50]   --->   Operation 369 'fmul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 370 [4/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %tmp_1, i32 %pad_img_load_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 370 'fmul' 'mul_0_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 371 [1/1] (1.82ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.235741, i32 0.483691, i32 0.433809, i32 0.424849, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 371 'mux' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 372 [1/2] (3.25ns)   --->   "%pad_img_load_2 = load i11 %pad_img_addr_2" [05-Vitis-HLS/conv.cc:49]   --->   Operation 372 'load' 'pad_img_load_2' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_6 : Operation 373 [1/1] (1.82ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.231535, i32 0.0325353, i32 0.186413, i32 0.184228, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 373 'mux' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 374 [1/2] (3.25ns)   --->   "%pad_img_load_3 = load i11 %pad_img_addr_3" [05-Vitis-HLS/conv.cc:49]   --->   Operation 374 'load' 'pad_img_load_3' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_6 : Operation 375 [1/1] (1.78ns)   --->   "%add_ln49_5 = add i6 %zext_ln49_8, i6 4" [05-Vitis-HLS/conv.cc:49]   --->   Operation 375 'add' 'add_ln49_5' <Predicate = (!icmp_ln25)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln49_44 = zext i6 %add_ln49_5" [05-Vitis-HLS/conv.cc:49]   --->   Operation 376 'zext' 'zext_ln49_44' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (1.63ns)   --->   "%add_ln49_56 = add i11 %add_ln49_18, i11 %zext_ln49_44" [05-Vitis-HLS/conv.cc:49]   --->   Operation 377 'add' 'add_ln49_56' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln49_45 = zext i11 %add_ln49_56" [05-Vitis-HLS/conv.cc:49]   --->   Operation 378 'zext' 'zext_ln49_45' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%pad_img_addr_4 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_45" [05-Vitis-HLS/conv.cc:49]   --->   Operation 379 'getelementptr' 'pad_img_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 380 [2/2] (3.25ns)   --->   "%pad_img_load_4 = load i11 %pad_img_addr_4" [05-Vitis-HLS/conv.cc:49]   --->   Operation 380 'load' 'pad_img_load_4' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_6 : Operation 381 [1/1] (1.78ns)   --->   "%add_ln49_6 = add i6 %zext_ln49_8, i6 5" [05-Vitis-HLS/conv.cc:49]   --->   Operation 381 'add' 'add_ln49_6' <Predicate = (!icmp_ln25)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln49_52 = zext i6 %add_ln49_6" [05-Vitis-HLS/conv.cc:49]   --->   Operation 382 'zext' 'zext_ln49_52' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (1.63ns)   --->   "%add_ln49_63 = add i11 %add_ln49_18, i11 %zext_ln49_52" [05-Vitis-HLS/conv.cc:49]   --->   Operation 383 'add' 'add_ln49_63' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln49_53 = zext i11 %add_ln49_63" [05-Vitis-HLS/conv.cc:49]   --->   Operation 384 'zext' 'zext_ln49_53' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%pad_img_addr_5 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_53" [05-Vitis-HLS/conv.cc:49]   --->   Operation 385 'getelementptr' 'pad_img_addr_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 386 [2/2] (3.25ns)   --->   "%pad_img_load_5 = load i11 %pad_img_addr_5" [05-Vitis-HLS/conv.cc:49]   --->   Operation 386 'load' 'pad_img_load_5' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_6 : Operation 387 [1/1] (1.78ns)   --->   "%add_ln49_7 = add i6 %zext_ln49_8, i6 6" [05-Vitis-HLS/conv.cc:49]   --->   Operation 387 'add' 'add_ln49_7' <Predicate = (!icmp_ln25)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.62>
ST_7 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln33_2, i5 0" [05-Vitis-HLS/conv.cc:49]   --->   Operation 388 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i10 %tmp_6" [05-Vitis-HLS/conv.cc:49]   --->   Operation 389 'zext' 'zext_ln49_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln33_2, i1 0" [05-Vitis-HLS/conv.cc:49]   --->   Operation 390 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i6 %tmp_7" [05-Vitis-HLS/conv.cc:49]   --->   Operation 391 'zext' 'zext_ln49_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 392 [1/1] (1.73ns)   --->   "%add_ln49_20 = add i11 %zext_ln49_2, i11 %zext_ln49_3" [05-Vitis-HLS/conv.cc:49]   --->   Operation 392 'add' 'add_ln49_20' <Predicate = (!icmp_ln25)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (1.63ns)   --->   "%add_ln49_29 = add i11 %add_ln49_20, i11 %zext_ln49_12" [05-Vitis-HLS/conv.cc:49]   --->   Operation 393 'add' 'add_ln49_29' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln49_14 = zext i11 %add_ln49_29" [05-Vitis-HLS/conv.cc:49]   --->   Operation 394 'zext' 'zext_ln49_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%pad_img_addr_7 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_14" [05-Vitis-HLS/conv.cc:49]   --->   Operation 395 'getelementptr' 'pad_img_addr_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 396 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp_s, i32 %pad_img_load" [05-Vitis-HLS/conv.cc:50]   --->   Operation 396 'fmul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [3/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %tmp_1, i32 %pad_img_load_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 397 'fmul' 'mul_0_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 398 [4/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %tmp_2, i32 %pad_img_load_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 398 'fmul' 'mul_0_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 399 [4/4] (5.70ns)   --->   "%mul_0_3 = fmul i32 %tmp_3, i32 %pad_img_load_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 399 'fmul' 'mul_0_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [1/1] (1.82ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.433406, i32 -0.38943, i32 -0.56269, i32 0.319475, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 400 'mux' 'tmp_11' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 401 [1/2] (3.25ns)   --->   "%pad_img_load_4 = load i11 %pad_img_addr_4" [05-Vitis-HLS/conv.cc:49]   --->   Operation 401 'load' 'pad_img_load_4' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_7 : Operation 402 [1/1] (1.82ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0950562, i32 -0.0371099, i32 -0.705881, i32 0.305004, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 402 'mux' 'tmp_12' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 403 [1/2] (3.25ns)   --->   "%pad_img_load_5 = load i11 %pad_img_addr_5" [05-Vitis-HLS/conv.cc:49]   --->   Operation 403 'load' 'pad_img_load_5' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln49_60 = zext i6 %add_ln49_7" [05-Vitis-HLS/conv.cc:49]   --->   Operation 404 'zext' 'zext_ln49_60' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 405 [1/1] (1.63ns)   --->   "%add_ln49_70 = add i11 %add_ln49_18, i11 %zext_ln49_60" [05-Vitis-HLS/conv.cc:49]   --->   Operation 405 'add' 'add_ln49_70' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln49_61 = zext i11 %add_ln49_70" [05-Vitis-HLS/conv.cc:49]   --->   Operation 406 'zext' 'zext_ln49_61' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 407 [1/1] (0.00ns)   --->   "%pad_img_addr_6 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_61" [05-Vitis-HLS/conv.cc:49]   --->   Operation 407 'getelementptr' 'pad_img_addr_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 408 [2/2] (3.25ns)   --->   "%pad_img_load_6 = load i11 %pad_img_addr_6" [05-Vitis-HLS/conv.cc:49]   --->   Operation 408 'load' 'pad_img_load_6' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_7 : Operation 409 [2/2] (3.25ns)   --->   "%pad_img_load_7 = load i11 %pad_img_addr_7" [05-Vitis-HLS/conv.cc:49]   --->   Operation 409 'load' 'pad_img_load_7' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 410 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp_s, i32 %pad_img_load" [05-Vitis-HLS/conv.cc:50]   --->   Operation 410 'fmul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 411 [1/1] (1.63ns)   --->   "%add_ln49_36 = add i11 %add_ln49_20, i11 %zext_ln49_20" [05-Vitis-HLS/conv.cc:49]   --->   Operation 411 'add' 'add_ln49_36' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln49_22 = zext i11 %add_ln49_36" [05-Vitis-HLS/conv.cc:49]   --->   Operation 412 'zext' 'zext_ln49_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 413 [1/1] (0.00ns)   --->   "%pad_img_addr_8 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_22" [05-Vitis-HLS/conv.cc:49]   --->   Operation 413 'getelementptr' 'pad_img_addr_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 414 [2/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %tmp_1, i32 %pad_img_load_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 414 'fmul' 'mul_0_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 415 [1/1] (1.63ns)   --->   "%add_ln49_43 = add i11 %add_ln49_20, i11 %zext_ln49_28" [05-Vitis-HLS/conv.cc:49]   --->   Operation 415 'add' 'add_ln49_43' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln49_30 = zext i11 %add_ln49_43" [05-Vitis-HLS/conv.cc:49]   --->   Operation 416 'zext' 'zext_ln49_30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 417 [1/1] (0.00ns)   --->   "%pad_img_addr_9 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_30" [05-Vitis-HLS/conv.cc:49]   --->   Operation 417 'getelementptr' 'pad_img_addr_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 418 [3/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %tmp_2, i32 %pad_img_load_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 418 'fmul' 'mul_0_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 419 [3/4] (5.70ns)   --->   "%mul_0_3 = fmul i32 %tmp_3, i32 %pad_img_load_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 419 'fmul' 'mul_0_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 420 [4/4] (5.70ns)   --->   "%mul_0_4 = fmul i32 %tmp_11, i32 %pad_img_load_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 420 'fmul' 'mul_0_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 421 [4/4] (5.70ns)   --->   "%mul_0_5 = fmul i32 %tmp_12, i32 %pad_img_load_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 421 'fmul' 'mul_0_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 422 [1/1] (1.82ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.30898, i32 -0.117296, i32 -0.448481, i32 0.342977, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 422 'mux' 'tmp_13' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 423 [1/2] (3.25ns)   --->   "%pad_img_load_6 = load i11 %pad_img_addr_6" [05-Vitis-HLS/conv.cc:49]   --->   Operation 423 'load' 'pad_img_load_6' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_8 : Operation 424 [1/1] (1.82ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.367336, i32 0.0846297, i32 -0.418101, i32 0.21793, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 424 'mux' 'tmp_14' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 425 [1/2] (3.25ns)   --->   "%pad_img_load_7 = load i11 %pad_img_addr_7" [05-Vitis-HLS/conv.cc:49]   --->   Operation 425 'load' 'pad_img_load_7' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_8 : Operation 426 [2/2] (3.25ns)   --->   "%pad_img_load_8 = load i11 %pad_img_addr_8" [05-Vitis-HLS/conv.cc:49]   --->   Operation 426 'load' 'pad_img_load_8' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_8 : Operation 427 [2/2] (3.25ns)   --->   "%pad_img_load_9 = load i11 %pad_img_addr_9" [05-Vitis-HLS/conv.cc:49]   --->   Operation 427 'load' 'pad_img_load_9' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 428 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp_s, i32 %pad_img_load" [05-Vitis-HLS/conv.cc:50]   --->   Operation 428 'fmul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 429 [1/4] (5.70ns)   --->   "%mul_0_1 = fmul i32 %tmp_1, i32 %pad_img_load_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 429 'fmul' 'mul_0_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 430 [2/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %tmp_2, i32 %pad_img_load_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 430 'fmul' 'mul_0_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 431 [1/1] (1.63ns)   --->   "%add_ln49_50 = add i11 %add_ln49_20, i11 %zext_ln49_36" [05-Vitis-HLS/conv.cc:49]   --->   Operation 431 'add' 'add_ln49_50' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln49_38 = zext i11 %add_ln49_50" [05-Vitis-HLS/conv.cc:49]   --->   Operation 432 'zext' 'zext_ln49_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 433 [1/1] (0.00ns)   --->   "%pad_img_addr_10 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_38" [05-Vitis-HLS/conv.cc:49]   --->   Operation 433 'getelementptr' 'pad_img_addr_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 434 [2/4] (5.70ns)   --->   "%mul_0_3 = fmul i32 %tmp_3, i32 %pad_img_load_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 434 'fmul' 'mul_0_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 435 [1/1] (1.63ns)   --->   "%add_ln49_57 = add i11 %add_ln49_20, i11 %zext_ln49_44" [05-Vitis-HLS/conv.cc:49]   --->   Operation 435 'add' 'add_ln49_57' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln49_46 = zext i11 %add_ln49_57" [05-Vitis-HLS/conv.cc:49]   --->   Operation 436 'zext' 'zext_ln49_46' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 437 [1/1] (0.00ns)   --->   "%pad_img_addr_11 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_46" [05-Vitis-HLS/conv.cc:49]   --->   Operation 437 'getelementptr' 'pad_img_addr_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 438 [3/4] (5.70ns)   --->   "%mul_0_4 = fmul i32 %tmp_11, i32 %pad_img_load_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 438 'fmul' 'mul_0_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 439 [3/4] (5.70ns)   --->   "%mul_0_5 = fmul i32 %tmp_12, i32 %pad_img_load_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 439 'fmul' 'mul_0_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 440 [4/4] (5.70ns)   --->   "%mul_0_6 = fmul i32 %tmp_13, i32 %pad_img_load_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 440 'fmul' 'mul_0_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 441 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %tmp_14, i32 %pad_img_load_7" [05-Vitis-HLS/conv.cc:50]   --->   Operation 441 'fmul' 'mul_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 442 [1/1] (1.82ns)   --->   "%tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.146152, i32 0.222008, i32 -0.149963, i32 0.207356, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 442 'mux' 'tmp_15' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 443 [1/2] (3.25ns)   --->   "%pad_img_load_8 = load i11 %pad_img_addr_8" [05-Vitis-HLS/conv.cc:49]   --->   Operation 443 'load' 'pad_img_load_8' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_9 : Operation 444 [1/1] (1.82ns)   --->   "%tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.37793, i32 0.485387, i32 0.50065, i32 0.330215, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 444 'mux' 'tmp_16' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 445 [1/2] (3.25ns)   --->   "%pad_img_load_9 = load i11 %pad_img_addr_9" [05-Vitis-HLS/conv.cc:49]   --->   Operation 445 'load' 'pad_img_load_9' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_9 : Operation 446 [2/2] (3.25ns)   --->   "%pad_img_load_10 = load i11 %pad_img_addr_10" [05-Vitis-HLS/conv.cc:49]   --->   Operation 446 'load' 'pad_img_load_10' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_9 : Operation 447 [2/2] (3.25ns)   --->   "%pad_img_load_11 = load i11 %pad_img_addr_11" [05-Vitis-HLS/conv.cc:49]   --->   Operation 447 'load' 'pad_img_load_11' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 448 [5/5] (7.25ns)   --->   "%w_sum_1 = fadd i32 %mul, i32 0" [05-Vitis-HLS/conv.cc:50]   --->   Operation 448 'fadd' 'w_sum_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 449 [1/4] (5.70ns)   --->   "%mul_0_2 = fmul i32 %tmp_2, i32 %pad_img_load_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 449 'fmul' 'mul_0_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 450 [1/4] (5.70ns)   --->   "%mul_0_3 = fmul i32 %tmp_3, i32 %pad_img_load_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 450 'fmul' 'mul_0_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 451 [2/4] (5.70ns)   --->   "%mul_0_4 = fmul i32 %tmp_11, i32 %pad_img_load_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 451 'fmul' 'mul_0_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 452 [1/1] (1.63ns)   --->   "%add_ln49_64 = add i11 %add_ln49_20, i11 %zext_ln49_52" [05-Vitis-HLS/conv.cc:49]   --->   Operation 452 'add' 'add_ln49_64' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln49_54 = zext i11 %add_ln49_64" [05-Vitis-HLS/conv.cc:49]   --->   Operation 453 'zext' 'zext_ln49_54' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 454 [1/1] (0.00ns)   --->   "%pad_img_addr_12 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_54" [05-Vitis-HLS/conv.cc:49]   --->   Operation 454 'getelementptr' 'pad_img_addr_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 455 [2/4] (5.70ns)   --->   "%mul_0_5 = fmul i32 %tmp_12, i32 %pad_img_load_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 455 'fmul' 'mul_0_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 456 [1/1] (1.63ns)   --->   "%add_ln49_71 = add i11 %add_ln49_20, i11 %zext_ln49_60" [05-Vitis-HLS/conv.cc:49]   --->   Operation 456 'add' 'add_ln49_71' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln49_62 = zext i11 %add_ln49_71" [05-Vitis-HLS/conv.cc:49]   --->   Operation 457 'zext' 'zext_ln49_62' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 458 [1/1] (0.00ns)   --->   "%pad_img_addr_13 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_62" [05-Vitis-HLS/conv.cc:49]   --->   Operation 458 'getelementptr' 'pad_img_addr_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 459 [3/4] (5.70ns)   --->   "%mul_0_6 = fmul i32 %tmp_13, i32 %pad_img_load_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 459 'fmul' 'mul_0_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 460 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %tmp_14, i32 %pad_img_load_7" [05-Vitis-HLS/conv.cc:50]   --->   Operation 460 'fmul' 'mul_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 461 [4/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %tmp_15, i32 %pad_img_load_8" [05-Vitis-HLS/conv.cc:50]   --->   Operation 461 'fmul' 'mul_1_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 462 [4/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %tmp_16, i32 %pad_img_load_9" [05-Vitis-HLS/conv.cc:50]   --->   Operation 462 'fmul' 'mul_1_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 463 [1/1] (1.82ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.143754, i32 0.0860939, i32 0.705908, i32 0.792476, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 463 'mux' 'tmp_17' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 464 [1/2] (3.25ns)   --->   "%pad_img_load_10 = load i11 %pad_img_addr_10" [05-Vitis-HLS/conv.cc:49]   --->   Operation 464 'load' 'pad_img_load_10' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_10 : Operation 465 [1/1] (1.82ns)   --->   "%tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.242035, i32 -0.556994, i32 0.104429, i32 0.720177, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 465 'mux' 'tmp_18' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 466 [1/2] (3.25ns)   --->   "%pad_img_load_11 = load i11 %pad_img_addr_11" [05-Vitis-HLS/conv.cc:49]   --->   Operation 466 'load' 'pad_img_load_11' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_10 : Operation 467 [2/2] (3.25ns)   --->   "%pad_img_load_12 = load i11 %pad_img_addr_12" [05-Vitis-HLS/conv.cc:49]   --->   Operation 467 'load' 'pad_img_load_12' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_10 : Operation 468 [2/2] (3.25ns)   --->   "%pad_img_load_13 = load i11 %pad_img_addr_13" [05-Vitis-HLS/conv.cc:49]   --->   Operation 468 'load' 'pad_img_load_13' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln33_3, i5 0" [05-Vitis-HLS/conv.cc:49]   --->   Operation 469 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln49_4 = zext i10 %tmp_8" [05-Vitis-HLS/conv.cc:49]   --->   Operation 470 'zext' 'zext_ln49_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln33_3, i1 0" [05-Vitis-HLS/conv.cc:49]   --->   Operation 471 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln49_5 = zext i6 %tmp_9" [05-Vitis-HLS/conv.cc:49]   --->   Operation 472 'zext' 'zext_ln49_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 473 [1/1] (1.73ns)   --->   "%add_ln49_22 = add i11 %zext_ln49_4, i11 %zext_ln49_5" [05-Vitis-HLS/conv.cc:49]   --->   Operation 473 'add' 'add_ln49_22' <Predicate = (!icmp_ln25)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 474 [1/1] (1.63ns)   --->   "%add_ln49_30 = add i11 %add_ln49_22, i11 %zext_ln49_12" [05-Vitis-HLS/conv.cc:49]   --->   Operation 474 'add' 'add_ln49_30' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln49_15 = zext i11 %add_ln49_30" [05-Vitis-HLS/conv.cc:49]   --->   Operation 475 'zext' 'zext_ln49_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 476 [1/1] (0.00ns)   --->   "%pad_img_addr_14 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_15" [05-Vitis-HLS/conv.cc:49]   --->   Operation 476 'getelementptr' 'pad_img_addr_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 477 [4/5] (7.25ns)   --->   "%w_sum_1 = fadd i32 %mul, i32 0" [05-Vitis-HLS/conv.cc:50]   --->   Operation 477 'fadd' 'w_sum_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 478 [1/1] (1.63ns)   --->   "%add_ln49_37 = add i11 %add_ln49_22, i11 %zext_ln49_20" [05-Vitis-HLS/conv.cc:49]   --->   Operation 478 'add' 'add_ln49_37' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln49_23 = zext i11 %add_ln49_37" [05-Vitis-HLS/conv.cc:49]   --->   Operation 479 'zext' 'zext_ln49_23' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 480 [1/1] (0.00ns)   --->   "%pad_img_addr_15 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_23" [05-Vitis-HLS/conv.cc:49]   --->   Operation 480 'getelementptr' 'pad_img_addr_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 481 [1/4] (5.70ns)   --->   "%mul_0_4 = fmul i32 %tmp_11, i32 %pad_img_load_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 481 'fmul' 'mul_0_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 482 [1/4] (5.70ns)   --->   "%mul_0_5 = fmul i32 %tmp_12, i32 %pad_img_load_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 482 'fmul' 'mul_0_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 483 [2/4] (5.70ns)   --->   "%mul_0_6 = fmul i32 %tmp_13, i32 %pad_img_load_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 483 'fmul' 'mul_0_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 484 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %tmp_14, i32 %pad_img_load_7" [05-Vitis-HLS/conv.cc:50]   --->   Operation 484 'fmul' 'mul_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 485 [3/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %tmp_15, i32 %pad_img_load_8" [05-Vitis-HLS/conv.cc:50]   --->   Operation 485 'fmul' 'mul_1_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 486 [3/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %tmp_16, i32 %pad_img_load_9" [05-Vitis-HLS/conv.cc:50]   --->   Operation 486 'fmul' 'mul_1_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 487 [4/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %tmp_17, i32 %pad_img_load_10" [05-Vitis-HLS/conv.cc:50]   --->   Operation 487 'fmul' 'mul_1_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 488 [4/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %tmp_18, i32 %pad_img_load_11" [05-Vitis-HLS/conv.cc:50]   --->   Operation 488 'fmul' 'mul_1_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 489 [1/1] (1.82ns)   --->   "%tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.0843113, i32 -0.174492, i32 -0.677849, i32 0.71531, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 489 'mux' 'tmp_19' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 490 [1/2] (3.25ns)   --->   "%pad_img_load_12 = load i11 %pad_img_addr_12" [05-Vitis-HLS/conv.cc:49]   --->   Operation 490 'load' 'pad_img_load_12' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_11 : Operation 491 [1/1] (1.82ns)   --->   "%tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.17094, i32 0.316821, i32 -1.08023, i32 0.357531, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 491 'mux' 'tmp_20' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 492 [1/2] (3.25ns)   --->   "%pad_img_load_13 = load i11 %pad_img_addr_13" [05-Vitis-HLS/conv.cc:49]   --->   Operation 492 'load' 'pad_img_load_13' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_11 : Operation 493 [2/2] (3.25ns)   --->   "%pad_img_load_14 = load i11 %pad_img_addr_14" [05-Vitis-HLS/conv.cc:49]   --->   Operation 493 'load' 'pad_img_load_14' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_11 : Operation 494 [2/2] (3.25ns)   --->   "%pad_img_load_15 = load i11 %pad_img_addr_15" [05-Vitis-HLS/conv.cc:49]   --->   Operation 494 'load' 'pad_img_load_15' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 495 [3/5] (7.25ns)   --->   "%w_sum_1 = fadd i32 %mul, i32 0" [05-Vitis-HLS/conv.cc:50]   --->   Operation 495 'fadd' 'w_sum_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 496 [1/1] (1.63ns)   --->   "%add_ln49_44 = add i11 %add_ln49_22, i11 %zext_ln49_28" [05-Vitis-HLS/conv.cc:49]   --->   Operation 496 'add' 'add_ln49_44' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln49_31 = zext i11 %add_ln49_44" [05-Vitis-HLS/conv.cc:49]   --->   Operation 497 'zext' 'zext_ln49_31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 498 [1/1] (0.00ns)   --->   "%pad_img_addr_16 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_31" [05-Vitis-HLS/conv.cc:49]   --->   Operation 498 'getelementptr' 'pad_img_addr_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 499 [1/1] (1.63ns)   --->   "%add_ln49_51 = add i11 %add_ln49_22, i11 %zext_ln49_36" [05-Vitis-HLS/conv.cc:49]   --->   Operation 499 'add' 'add_ln49_51' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln49_39 = zext i11 %add_ln49_51" [05-Vitis-HLS/conv.cc:49]   --->   Operation 500 'zext' 'zext_ln49_39' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 501 [1/1] (0.00ns)   --->   "%pad_img_addr_17 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_39" [05-Vitis-HLS/conv.cc:49]   --->   Operation 501 'getelementptr' 'pad_img_addr_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 502 [1/4] (5.70ns)   --->   "%mul_0_6 = fmul i32 %tmp_13, i32 %pad_img_load_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 502 'fmul' 'mul_0_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 503 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %tmp_14, i32 %pad_img_load_7" [05-Vitis-HLS/conv.cc:50]   --->   Operation 503 'fmul' 'mul_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 504 [2/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %tmp_15, i32 %pad_img_load_8" [05-Vitis-HLS/conv.cc:50]   --->   Operation 504 'fmul' 'mul_1_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 505 [2/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %tmp_16, i32 %pad_img_load_9" [05-Vitis-HLS/conv.cc:50]   --->   Operation 505 'fmul' 'mul_1_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 506 [3/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %tmp_17, i32 %pad_img_load_10" [05-Vitis-HLS/conv.cc:50]   --->   Operation 506 'fmul' 'mul_1_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 507 [3/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %tmp_18, i32 %pad_img_load_11" [05-Vitis-HLS/conv.cc:50]   --->   Operation 507 'fmul' 'mul_1_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 508 [4/4] (5.70ns)   --->   "%mul_1_5 = fmul i32 %tmp_19, i32 %pad_img_load_12" [05-Vitis-HLS/conv.cc:50]   --->   Operation 508 'fmul' 'mul_1_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 509 [4/4] (5.70ns)   --->   "%mul_1_6 = fmul i32 %tmp_20, i32 %pad_img_load_13" [05-Vitis-HLS/conv.cc:50]   --->   Operation 509 'fmul' 'mul_1_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 510 [1/1] (1.82ns)   --->   "%tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.373892, i32 0.356982, i32 -0.579554, i32 0.0897711, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 510 'mux' 'tmp_21' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 511 [1/2] (3.25ns)   --->   "%pad_img_load_14 = load i11 %pad_img_addr_14" [05-Vitis-HLS/conv.cc:49]   --->   Operation 511 'load' 'pad_img_load_14' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_12 : Operation 512 [1/1] (1.82ns)   --->   "%tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.172272, i32 0.474769, i32 0.0597379, i32 -0.0150098, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 512 'mux' 'tmp_22' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 513 [1/2] (3.25ns)   --->   "%pad_img_load_15 = load i11 %pad_img_addr_15" [05-Vitis-HLS/conv.cc:49]   --->   Operation 513 'load' 'pad_img_load_15' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_12 : Operation 514 [2/2] (3.25ns)   --->   "%pad_img_load_16 = load i11 %pad_img_addr_16" [05-Vitis-HLS/conv.cc:49]   --->   Operation 514 'load' 'pad_img_load_16' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_12 : Operation 515 [2/2] (3.25ns)   --->   "%pad_img_load_17 = load i11 %pad_img_addr_17" [05-Vitis-HLS/conv.cc:49]   --->   Operation 515 'load' 'pad_img_load_17' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 516 [2/5] (7.25ns)   --->   "%w_sum_1 = fadd i32 %mul, i32 0" [05-Vitis-HLS/conv.cc:50]   --->   Operation 516 'fadd' 'w_sum_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 517 [1/1] (1.63ns)   --->   "%add_ln49_58 = add i11 %add_ln49_22, i11 %zext_ln49_44" [05-Vitis-HLS/conv.cc:49]   --->   Operation 517 'add' 'add_ln49_58' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln49_47 = zext i11 %add_ln49_58" [05-Vitis-HLS/conv.cc:49]   --->   Operation 518 'zext' 'zext_ln49_47' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 519 [1/1] (0.00ns)   --->   "%pad_img_addr_18 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_47" [05-Vitis-HLS/conv.cc:49]   --->   Operation 519 'getelementptr' 'pad_img_addr_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 520 [1/1] (1.63ns)   --->   "%add_ln49_65 = add i11 %add_ln49_22, i11 %zext_ln49_52" [05-Vitis-HLS/conv.cc:49]   --->   Operation 520 'add' 'add_ln49_65' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln49_55 = zext i11 %add_ln49_65" [05-Vitis-HLS/conv.cc:49]   --->   Operation 521 'zext' 'zext_ln49_55' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 522 [1/1] (0.00ns)   --->   "%pad_img_addr_19 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_55" [05-Vitis-HLS/conv.cc:49]   --->   Operation 522 'getelementptr' 'pad_img_addr_19' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 523 [1/4] (5.70ns)   --->   "%mul_1_1 = fmul i32 %tmp_15, i32 %pad_img_load_8" [05-Vitis-HLS/conv.cc:50]   --->   Operation 523 'fmul' 'mul_1_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 524 [1/4] (5.70ns)   --->   "%mul_1_2 = fmul i32 %tmp_16, i32 %pad_img_load_9" [05-Vitis-HLS/conv.cc:50]   --->   Operation 524 'fmul' 'mul_1_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 525 [2/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %tmp_17, i32 %pad_img_load_10" [05-Vitis-HLS/conv.cc:50]   --->   Operation 525 'fmul' 'mul_1_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 526 [2/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %tmp_18, i32 %pad_img_load_11" [05-Vitis-HLS/conv.cc:50]   --->   Operation 526 'fmul' 'mul_1_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 527 [3/4] (5.70ns)   --->   "%mul_1_5 = fmul i32 %tmp_19, i32 %pad_img_load_12" [05-Vitis-HLS/conv.cc:50]   --->   Operation 527 'fmul' 'mul_1_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 528 [3/4] (5.70ns)   --->   "%mul_1_6 = fmul i32 %tmp_20, i32 %pad_img_load_13" [05-Vitis-HLS/conv.cc:50]   --->   Operation 528 'fmul' 'mul_1_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 529 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %tmp_21, i32 %pad_img_load_14" [05-Vitis-HLS/conv.cc:50]   --->   Operation 529 'fmul' 'mul_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 530 [4/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %tmp_22, i32 %pad_img_load_15" [05-Vitis-HLS/conv.cc:50]   --->   Operation 530 'fmul' 'mul_2_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 531 [1/1] (1.82ns)   --->   "%tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.464027, i32 0.565875, i32 -0.000256369, i32 0.312882, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 531 'mux' 'tmp_23' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 532 [1/2] (3.25ns)   --->   "%pad_img_load_16 = load i11 %pad_img_addr_16" [05-Vitis-HLS/conv.cc:49]   --->   Operation 532 'load' 'pad_img_load_16' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_13 : Operation 533 [1/1] (1.82ns)   --->   "%tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.658604, i32 -0.288019, i32 0.797686, i32 0.0778783, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 533 'mux' 'tmp_24' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 534 [1/2] (3.25ns)   --->   "%pad_img_load_17 = load i11 %pad_img_addr_17" [05-Vitis-HLS/conv.cc:49]   --->   Operation 534 'load' 'pad_img_load_17' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_13 : Operation 535 [2/2] (3.25ns)   --->   "%pad_img_load_18 = load i11 %pad_img_addr_18" [05-Vitis-HLS/conv.cc:49]   --->   Operation 535 'load' 'pad_img_load_18' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_13 : Operation 536 [2/2] (3.25ns)   --->   "%pad_img_load_19 = load i11 %pad_img_addr_19" [05-Vitis-HLS/conv.cc:49]   --->   Operation 536 'load' 'pad_img_load_19' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln33_4, i5 0" [05-Vitis-HLS/conv.cc:49]   --->   Operation 537 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln49_6 = zext i10 %tmp_10" [05-Vitis-HLS/conv.cc:49]   --->   Operation 538 'zext' 'zext_ln49_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln33_4, i1 0" [05-Vitis-HLS/conv.cc:49]   --->   Operation 539 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln49_7 = zext i6 %tmp_58" [05-Vitis-HLS/conv.cc:49]   --->   Operation 540 'zext' 'zext_ln49_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 541 [1/1] (1.73ns)   --->   "%add_ln49_24 = add i11 %zext_ln49_6, i11 %zext_ln49_7" [05-Vitis-HLS/conv.cc:49]   --->   Operation 541 'add' 'add_ln49_24' <Predicate = (!icmp_ln25)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 542 [1/1] (1.63ns)   --->   "%add_ln49_31 = add i11 %add_ln49_24, i11 %zext_ln49_12" [05-Vitis-HLS/conv.cc:49]   --->   Operation 542 'add' 'add_ln49_31' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln49_16 = zext i11 %add_ln49_31" [05-Vitis-HLS/conv.cc:49]   --->   Operation 543 'zext' 'zext_ln49_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 544 [1/1] (0.00ns)   --->   "%pad_img_addr_21 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_16" [05-Vitis-HLS/conv.cc:49]   --->   Operation 544 'getelementptr' 'pad_img_addr_21' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 545 [1/5] (7.25ns)   --->   "%w_sum_1 = fadd i32 %mul, i32 0" [05-Vitis-HLS/conv.cc:50]   --->   Operation 545 'fadd' 'w_sum_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 546 [1/1] (1.63ns)   --->   "%add_ln49_72 = add i11 %add_ln49_22, i11 %zext_ln49_60" [05-Vitis-HLS/conv.cc:49]   --->   Operation 546 'add' 'add_ln49_72' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln49_63 = zext i11 %add_ln49_72" [05-Vitis-HLS/conv.cc:49]   --->   Operation 547 'zext' 'zext_ln49_63' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 548 [1/1] (0.00ns)   --->   "%pad_img_addr_20 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_63" [05-Vitis-HLS/conv.cc:49]   --->   Operation 548 'getelementptr' 'pad_img_addr_20' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 549 [1/4] (5.70ns)   --->   "%mul_1_3 = fmul i32 %tmp_17, i32 %pad_img_load_10" [05-Vitis-HLS/conv.cc:50]   --->   Operation 549 'fmul' 'mul_1_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 550 [1/4] (5.70ns)   --->   "%mul_1_4 = fmul i32 %tmp_18, i32 %pad_img_load_11" [05-Vitis-HLS/conv.cc:50]   --->   Operation 550 'fmul' 'mul_1_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 551 [2/4] (5.70ns)   --->   "%mul_1_5 = fmul i32 %tmp_19, i32 %pad_img_load_12" [05-Vitis-HLS/conv.cc:50]   --->   Operation 551 'fmul' 'mul_1_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 552 [2/4] (5.70ns)   --->   "%mul_1_6 = fmul i32 %tmp_20, i32 %pad_img_load_13" [05-Vitis-HLS/conv.cc:50]   --->   Operation 552 'fmul' 'mul_1_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 553 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %tmp_21, i32 %pad_img_load_14" [05-Vitis-HLS/conv.cc:50]   --->   Operation 553 'fmul' 'mul_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 554 [3/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %tmp_22, i32 %pad_img_load_15" [05-Vitis-HLS/conv.cc:50]   --->   Operation 554 'fmul' 'mul_2_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 555 [4/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %tmp_23, i32 %pad_img_load_16" [05-Vitis-HLS/conv.cc:50]   --->   Operation 555 'fmul' 'mul_2_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 556 [4/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %tmp_24, i32 %pad_img_load_17" [05-Vitis-HLS/conv.cc:50]   --->   Operation 556 'fmul' 'mul_2_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 557 [1/1] (1.82ns)   --->   "%tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.27031, i32 -0.922784, i32 0.687221, i32 0.087365, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 557 'mux' 'tmp_25' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 558 [1/2] (3.25ns)   --->   "%pad_img_load_18 = load i11 %pad_img_addr_18" [05-Vitis-HLS/conv.cc:49]   --->   Operation 558 'load' 'pad_img_load_18' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_14 : Operation 559 [1/1] (1.82ns)   --->   "%tmp_26 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.222688, i32 -0.266632, i32 0.273484, i32 0.495682, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 559 'mux' 'tmp_26' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 560 [1/2] (3.25ns)   --->   "%pad_img_load_19 = load i11 %pad_img_addr_19" [05-Vitis-HLS/conv.cc:49]   --->   Operation 560 'load' 'pad_img_load_19' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_14 : Operation 561 [2/2] (3.25ns)   --->   "%pad_img_load_20 = load i11 %pad_img_addr_20" [05-Vitis-HLS/conv.cc:49]   --->   Operation 561 'load' 'pad_img_load_20' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_14 : Operation 562 [2/2] (3.25ns)   --->   "%pad_img_load_21 = load i11 %pad_img_addr_21" [05-Vitis-HLS/conv.cc:49]   --->   Operation 562 'load' 'pad_img_load_21' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 563 [1/1] (1.63ns)   --->   "%add_ln49_38 = add i11 %add_ln49_24, i11 %zext_ln49_20" [05-Vitis-HLS/conv.cc:49]   --->   Operation 563 'add' 'add_ln49_38' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln49_24 = zext i11 %add_ln49_38" [05-Vitis-HLS/conv.cc:49]   --->   Operation 564 'zext' 'zext_ln49_24' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 565 [1/1] (0.00ns)   --->   "%pad_img_addr_22 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_24" [05-Vitis-HLS/conv.cc:49]   --->   Operation 565 'getelementptr' 'pad_img_addr_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 566 [5/5] (7.25ns)   --->   "%w_sum_1_0_1 = fadd i32 %w_sum_1, i32 %mul_0_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 566 'fadd' 'w_sum_1_0_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 567 [1/1] (1.63ns)   --->   "%add_ln49_45 = add i11 %add_ln49_24, i11 %zext_ln49_28" [05-Vitis-HLS/conv.cc:49]   --->   Operation 567 'add' 'add_ln49_45' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln49_32 = zext i11 %add_ln49_45" [05-Vitis-HLS/conv.cc:49]   --->   Operation 568 'zext' 'zext_ln49_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 569 [1/1] (0.00ns)   --->   "%pad_img_addr_23 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_32" [05-Vitis-HLS/conv.cc:49]   --->   Operation 569 'getelementptr' 'pad_img_addr_23' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 570 [1/4] (5.70ns)   --->   "%mul_1_5 = fmul i32 %tmp_19, i32 %pad_img_load_12" [05-Vitis-HLS/conv.cc:50]   --->   Operation 570 'fmul' 'mul_1_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 571 [1/4] (5.70ns)   --->   "%mul_1_6 = fmul i32 %tmp_20, i32 %pad_img_load_13" [05-Vitis-HLS/conv.cc:50]   --->   Operation 571 'fmul' 'mul_1_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 572 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %tmp_21, i32 %pad_img_load_14" [05-Vitis-HLS/conv.cc:50]   --->   Operation 572 'fmul' 'mul_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 573 [2/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %tmp_22, i32 %pad_img_load_15" [05-Vitis-HLS/conv.cc:50]   --->   Operation 573 'fmul' 'mul_2_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 574 [3/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %tmp_23, i32 %pad_img_load_16" [05-Vitis-HLS/conv.cc:50]   --->   Operation 574 'fmul' 'mul_2_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 575 [3/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %tmp_24, i32 %pad_img_load_17" [05-Vitis-HLS/conv.cc:50]   --->   Operation 575 'fmul' 'mul_2_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 576 [4/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %tmp_25, i32 %pad_img_load_18" [05-Vitis-HLS/conv.cc:50]   --->   Operation 576 'fmul' 'mul_2_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 577 [4/4] (5.70ns)   --->   "%mul_2_5 = fmul i32 %tmp_26, i32 %pad_img_load_19" [05-Vitis-HLS/conv.cc:50]   --->   Operation 577 'fmul' 'mul_2_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 578 [1/1] (1.82ns)   --->   "%tmp_27 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.276961, i32 0.0617119, i32 -0.589462, i32 0.264641, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 578 'mux' 'tmp_27' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 579 [1/2] (3.25ns)   --->   "%pad_img_load_20 = load i11 %pad_img_addr_20" [05-Vitis-HLS/conv.cc:49]   --->   Operation 579 'load' 'pad_img_load_20' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_15 : Operation 580 [1/1] (1.82ns)   --->   "%tmp_28 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0870243, i32 0.23861, i32 -0.211115, i32 -0.577489, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 580 'mux' 'tmp_28' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 581 [1/2] (3.25ns)   --->   "%pad_img_load_21 = load i11 %pad_img_addr_21" [05-Vitis-HLS/conv.cc:49]   --->   Operation 581 'load' 'pad_img_load_21' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_15 : Operation 582 [2/2] (3.25ns)   --->   "%pad_img_load_22 = load i11 %pad_img_addr_22" [05-Vitis-HLS/conv.cc:49]   --->   Operation 582 'load' 'pad_img_load_22' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_15 : Operation 583 [2/2] (3.25ns)   --->   "%pad_img_load_23 = load i11 %pad_img_addr_23" [05-Vitis-HLS/conv.cc:49]   --->   Operation 583 'load' 'pad_img_load_23' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 584 [4/5] (7.25ns)   --->   "%w_sum_1_0_1 = fadd i32 %w_sum_1, i32 %mul_0_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 584 'fadd' 'w_sum_1_0_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 585 [1/1] (1.63ns)   --->   "%add_ln49_52 = add i11 %add_ln49_24, i11 %zext_ln49_36" [05-Vitis-HLS/conv.cc:49]   --->   Operation 585 'add' 'add_ln49_52' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln49_40 = zext i11 %add_ln49_52" [05-Vitis-HLS/conv.cc:49]   --->   Operation 586 'zext' 'zext_ln49_40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 587 [1/1] (0.00ns)   --->   "%pad_img_addr_24 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_40" [05-Vitis-HLS/conv.cc:49]   --->   Operation 587 'getelementptr' 'pad_img_addr_24' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 588 [1/1] (1.63ns)   --->   "%add_ln49_59 = add i11 %add_ln49_24, i11 %zext_ln49_44" [05-Vitis-HLS/conv.cc:49]   --->   Operation 588 'add' 'add_ln49_59' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln49_48 = zext i11 %add_ln49_59" [05-Vitis-HLS/conv.cc:49]   --->   Operation 589 'zext' 'zext_ln49_48' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 590 [1/1] (0.00ns)   --->   "%pad_img_addr_25 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_48" [05-Vitis-HLS/conv.cc:49]   --->   Operation 590 'getelementptr' 'pad_img_addr_25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 591 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %tmp_21, i32 %pad_img_load_14" [05-Vitis-HLS/conv.cc:50]   --->   Operation 591 'fmul' 'mul_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 592 [1/4] (5.70ns)   --->   "%mul_2_1 = fmul i32 %tmp_22, i32 %pad_img_load_15" [05-Vitis-HLS/conv.cc:50]   --->   Operation 592 'fmul' 'mul_2_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 593 [2/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %tmp_23, i32 %pad_img_load_16" [05-Vitis-HLS/conv.cc:50]   --->   Operation 593 'fmul' 'mul_2_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 594 [2/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %tmp_24, i32 %pad_img_load_17" [05-Vitis-HLS/conv.cc:50]   --->   Operation 594 'fmul' 'mul_2_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 595 [3/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %tmp_25, i32 %pad_img_load_18" [05-Vitis-HLS/conv.cc:50]   --->   Operation 595 'fmul' 'mul_2_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 596 [3/4] (5.70ns)   --->   "%mul_2_5 = fmul i32 %tmp_26, i32 %pad_img_load_19" [05-Vitis-HLS/conv.cc:50]   --->   Operation 596 'fmul' 'mul_2_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 597 [4/4] (5.70ns)   --->   "%mul_2_6 = fmul i32 %tmp_27, i32 %pad_img_load_20" [05-Vitis-HLS/conv.cc:50]   --->   Operation 597 'fmul' 'mul_2_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 598 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %tmp_28, i32 %pad_img_load_21" [05-Vitis-HLS/conv.cc:50]   --->   Operation 598 'fmul' 'mul_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 599 [1/1] (1.82ns)   --->   "%tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.491638, i32 0.540895, i32 -0.445329, i32 -0.208143, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 599 'mux' 'tmp_29' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 600 [1/2] (3.25ns)   --->   "%pad_img_load_22 = load i11 %pad_img_addr_22" [05-Vitis-HLS/conv.cc:49]   --->   Operation 600 'load' 'pad_img_load_22' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_16 : Operation 601 [1/1] (1.82ns)   --->   "%tmp_30 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.472437, i32 -0.097468, i32 0.252452, i32 -0.270341, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 601 'mux' 'tmp_30' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 602 [1/2] (3.25ns)   --->   "%pad_img_load_23 = load i11 %pad_img_addr_23" [05-Vitis-HLS/conv.cc:49]   --->   Operation 602 'load' 'pad_img_load_23' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_16 : Operation 603 [2/2] (3.25ns)   --->   "%pad_img_load_24 = load i11 %pad_img_addr_24" [05-Vitis-HLS/conv.cc:49]   --->   Operation 603 'load' 'pad_img_load_24' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_16 : Operation 604 [2/2] (3.25ns)   --->   "%pad_img_load_25 = load i11 %pad_img_addr_25" [05-Vitis-HLS/conv.cc:49]   --->   Operation 604 'load' 'pad_img_load_25' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i5 %select_ln33_1" [05-Vitis-HLS/conv.cc:33]   --->   Operation 605 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 606 [1/1] (1.78ns)   --->   "%add_ln33_1 = add i6 %zext_ln33_2, i6 4" [05-Vitis-HLS/conv.cc:33]   --->   Operation 606 'add' 'add_ln33_1' <Predicate = (!icmp_ln25)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 607 [3/5] (7.25ns)   --->   "%w_sum_1_0_1 = fadd i32 %w_sum_1, i32 %mul_0_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 607 'fadd' 'w_sum_1_0_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 608 [1/1] (1.63ns)   --->   "%add_ln49_66 = add i11 %add_ln49_24, i11 %zext_ln49_52" [05-Vitis-HLS/conv.cc:49]   --->   Operation 608 'add' 'add_ln49_66' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln49_56 = zext i11 %add_ln49_66" [05-Vitis-HLS/conv.cc:49]   --->   Operation 609 'zext' 'zext_ln49_56' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 610 [1/1] (0.00ns)   --->   "%pad_img_addr_26 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_56" [05-Vitis-HLS/conv.cc:49]   --->   Operation 610 'getelementptr' 'pad_img_addr_26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 611 [1/1] (1.63ns)   --->   "%add_ln49_73 = add i11 %add_ln49_24, i11 %zext_ln49_60" [05-Vitis-HLS/conv.cc:49]   --->   Operation 611 'add' 'add_ln49_73' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln49_64 = zext i11 %add_ln49_73" [05-Vitis-HLS/conv.cc:49]   --->   Operation 612 'zext' 'zext_ln49_64' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 613 [1/1] (0.00ns)   --->   "%pad_img_addr_27 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_64" [05-Vitis-HLS/conv.cc:49]   --->   Operation 613 'getelementptr' 'pad_img_addr_27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 614 [1/4] (5.70ns)   --->   "%mul_2_2 = fmul i32 %tmp_23, i32 %pad_img_load_16" [05-Vitis-HLS/conv.cc:50]   --->   Operation 614 'fmul' 'mul_2_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 615 [1/4] (5.70ns)   --->   "%mul_2_3 = fmul i32 %tmp_24, i32 %pad_img_load_17" [05-Vitis-HLS/conv.cc:50]   --->   Operation 615 'fmul' 'mul_2_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 616 [2/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %tmp_25, i32 %pad_img_load_18" [05-Vitis-HLS/conv.cc:50]   --->   Operation 616 'fmul' 'mul_2_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 617 [2/4] (5.70ns)   --->   "%mul_2_5 = fmul i32 %tmp_26, i32 %pad_img_load_19" [05-Vitis-HLS/conv.cc:50]   --->   Operation 617 'fmul' 'mul_2_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 618 [3/4] (5.70ns)   --->   "%mul_2_6 = fmul i32 %tmp_27, i32 %pad_img_load_20" [05-Vitis-HLS/conv.cc:50]   --->   Operation 618 'fmul' 'mul_2_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 619 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %tmp_28, i32 %pad_img_load_21" [05-Vitis-HLS/conv.cc:50]   --->   Operation 619 'fmul' 'mul_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 620 [4/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %tmp_29, i32 %pad_img_load_22" [05-Vitis-HLS/conv.cc:50]   --->   Operation 620 'fmul' 'mul_3_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 621 [4/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %tmp_30, i32 %pad_img_load_23" [05-Vitis-HLS/conv.cc:50]   --->   Operation 621 'fmul' 'mul_3_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 622 [1/1] (1.82ns)   --->   "%tmp_31 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.0242783, i32 -0.284165, i32 0.126539, i32 -0.0304456, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 622 'mux' 'tmp_31' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 623 [1/2] (3.25ns)   --->   "%pad_img_load_24 = load i11 %pad_img_addr_24" [05-Vitis-HLS/conv.cc:49]   --->   Operation 623 'load' 'pad_img_load_24' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_17 : Operation 624 [1/1] (1.82ns)   --->   "%tmp_32 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.022767, i32 -0.890574, i32 0.818484, i32 -0.313779, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 624 'mux' 'tmp_32' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 625 [1/2] (3.25ns)   --->   "%pad_img_load_25 = load i11 %pad_img_addr_25" [05-Vitis-HLS/conv.cc:49]   --->   Operation 625 'load' 'pad_img_load_25' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_17 : Operation 626 [2/2] (3.25ns)   --->   "%pad_img_load_26 = load i11 %pad_img_addr_26" [05-Vitis-HLS/conv.cc:49]   --->   Operation 626 'load' 'pad_img_load_26' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_17 : Operation 627 [2/2] (3.25ns)   --->   "%pad_img_load_27 = load i11 %pad_img_addr_27" [05-Vitis-HLS/conv.cc:49]   --->   Operation 627 'load' 'pad_img_load_27' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %add_ln33_1, i5 0" [05-Vitis-HLS/conv.cc:49]   --->   Operation 628 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln33_1, i1 0" [05-Vitis-HLS/conv.cc:49]   --->   Operation 629 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln49_9 = zext i7 %tmp_60" [05-Vitis-HLS/conv.cc:49]   --->   Operation 630 'zext' 'zext_ln49_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 631 [1/1] (1.63ns)   --->   "%add_ln49_25 = add i11 %tmp_59, i11 %zext_ln49_9" [05-Vitis-HLS/conv.cc:49]   --->   Operation 631 'add' 'add_ln49_25' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 632 [1/1] (1.63ns)   --->   "%add_ln49_32 = add i11 %add_ln49_25, i11 %zext_ln49_12" [05-Vitis-HLS/conv.cc:49]   --->   Operation 632 'add' 'add_ln49_32' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln49_17 = zext i11 %add_ln49_32" [05-Vitis-HLS/conv.cc:49]   --->   Operation 633 'zext' 'zext_ln49_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 634 [1/1] (0.00ns)   --->   "%pad_img_addr_28 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_17" [05-Vitis-HLS/conv.cc:49]   --->   Operation 634 'getelementptr' 'pad_img_addr_28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 635 [1/1] (1.63ns)   --->   "%add_ln49_39 = add i11 %add_ln49_25, i11 %zext_ln49_20" [05-Vitis-HLS/conv.cc:49]   --->   Operation 635 'add' 'add_ln49_39' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln49_25 = zext i11 %add_ln49_39" [05-Vitis-HLS/conv.cc:49]   --->   Operation 636 'zext' 'zext_ln49_25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 637 [1/1] (0.00ns)   --->   "%pad_img_addr_29 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_25" [05-Vitis-HLS/conv.cc:49]   --->   Operation 637 'getelementptr' 'pad_img_addr_29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 638 [2/5] (7.25ns)   --->   "%w_sum_1_0_1 = fadd i32 %w_sum_1, i32 %mul_0_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 638 'fadd' 'w_sum_1_0_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 639 [1/4] (5.70ns)   --->   "%mul_2_4 = fmul i32 %tmp_25, i32 %pad_img_load_18" [05-Vitis-HLS/conv.cc:50]   --->   Operation 639 'fmul' 'mul_2_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 640 [1/4] (5.70ns)   --->   "%mul_2_5 = fmul i32 %tmp_26, i32 %pad_img_load_19" [05-Vitis-HLS/conv.cc:50]   --->   Operation 640 'fmul' 'mul_2_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 641 [2/4] (5.70ns)   --->   "%mul_2_6 = fmul i32 %tmp_27, i32 %pad_img_load_20" [05-Vitis-HLS/conv.cc:50]   --->   Operation 641 'fmul' 'mul_2_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 642 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %tmp_28, i32 %pad_img_load_21" [05-Vitis-HLS/conv.cc:50]   --->   Operation 642 'fmul' 'mul_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 643 [3/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %tmp_29, i32 %pad_img_load_22" [05-Vitis-HLS/conv.cc:50]   --->   Operation 643 'fmul' 'mul_3_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 644 [3/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %tmp_30, i32 %pad_img_load_23" [05-Vitis-HLS/conv.cc:50]   --->   Operation 644 'fmul' 'mul_3_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 645 [4/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %tmp_31, i32 %pad_img_load_24" [05-Vitis-HLS/conv.cc:50]   --->   Operation 645 'fmul' 'mul_3_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 646 [4/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %tmp_32, i32 %pad_img_load_25" [05-Vitis-HLS/conv.cc:50]   --->   Operation 646 'fmul' 'mul_3_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 647 [1/1] (1.82ns)   --->   "%tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.170202, i32 0.10763, i32 0.47382, i32 -0.491159, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 647 'mux' 'tmp_33' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 648 [1/2] (3.25ns)   --->   "%pad_img_load_26 = load i11 %pad_img_addr_26" [05-Vitis-HLS/conv.cc:49]   --->   Operation 648 'load' 'pad_img_load_26' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_18 : Operation 649 [1/1] (1.82ns)   --->   "%tmp_34 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.515654, i32 0.0586989, i32 -0.435258, i32 0.080355, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 649 'mux' 'tmp_34' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 650 [1/2] (3.25ns)   --->   "%pad_img_load_27 = load i11 %pad_img_addr_27" [05-Vitis-HLS/conv.cc:49]   --->   Operation 650 'load' 'pad_img_load_27' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_18 : Operation 651 [2/2] (3.25ns)   --->   "%pad_img_load_28 = load i11 %pad_img_addr_28" [05-Vitis-HLS/conv.cc:49]   --->   Operation 651 'load' 'pad_img_load_28' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_18 : Operation 652 [2/2] (3.25ns)   --->   "%pad_img_load_29 = load i11 %pad_img_addr_29" [05-Vitis-HLS/conv.cc:49]   --->   Operation 652 'load' 'pad_img_load_29' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 653 [1/5] (7.25ns)   --->   "%w_sum_1_0_1 = fadd i32 %w_sum_1, i32 %mul_0_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 653 'fadd' 'w_sum_1_0_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 654 [1/1] (1.63ns)   --->   "%add_ln49_46 = add i11 %add_ln49_25, i11 %zext_ln49_28" [05-Vitis-HLS/conv.cc:49]   --->   Operation 654 'add' 'add_ln49_46' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln49_33 = zext i11 %add_ln49_46" [05-Vitis-HLS/conv.cc:49]   --->   Operation 655 'zext' 'zext_ln49_33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 656 [1/1] (0.00ns)   --->   "%pad_img_addr_30 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_33" [05-Vitis-HLS/conv.cc:49]   --->   Operation 656 'getelementptr' 'pad_img_addr_30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 657 [1/1] (1.63ns)   --->   "%add_ln49_53 = add i11 %add_ln49_25, i11 %zext_ln49_36" [05-Vitis-HLS/conv.cc:49]   --->   Operation 657 'add' 'add_ln49_53' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln49_41 = zext i11 %add_ln49_53" [05-Vitis-HLS/conv.cc:49]   --->   Operation 658 'zext' 'zext_ln49_41' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 659 [1/1] (0.00ns)   --->   "%pad_img_addr_31 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_41" [05-Vitis-HLS/conv.cc:49]   --->   Operation 659 'getelementptr' 'pad_img_addr_31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 660 [1/4] (5.70ns)   --->   "%mul_2_6 = fmul i32 %tmp_27, i32 %pad_img_load_20" [05-Vitis-HLS/conv.cc:50]   --->   Operation 660 'fmul' 'mul_2_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 661 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %tmp_28, i32 %pad_img_load_21" [05-Vitis-HLS/conv.cc:50]   --->   Operation 661 'fmul' 'mul_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 662 [2/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %tmp_29, i32 %pad_img_load_22" [05-Vitis-HLS/conv.cc:50]   --->   Operation 662 'fmul' 'mul_3_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 663 [2/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %tmp_30, i32 %pad_img_load_23" [05-Vitis-HLS/conv.cc:50]   --->   Operation 663 'fmul' 'mul_3_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 664 [3/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %tmp_31, i32 %pad_img_load_24" [05-Vitis-HLS/conv.cc:50]   --->   Operation 664 'fmul' 'mul_3_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 665 [3/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %tmp_32, i32 %pad_img_load_25" [05-Vitis-HLS/conv.cc:50]   --->   Operation 665 'fmul' 'mul_3_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 666 [4/4] (5.70ns)   --->   "%mul_3_5 = fmul i32 %tmp_33, i32 %pad_img_load_26" [05-Vitis-HLS/conv.cc:50]   --->   Operation 666 'fmul' 'mul_3_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 667 [4/4] (5.70ns)   --->   "%mul_3_6 = fmul i32 %tmp_34, i32 %pad_img_load_27" [05-Vitis-HLS/conv.cc:50]   --->   Operation 667 'fmul' 'mul_3_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 668 [1/1] (1.82ns)   --->   "%tmp_35 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.592075, i32 0.25042, i32 -0.215333, i32 -1.04009, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 668 'mux' 'tmp_35' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 669 [1/2] (3.25ns)   --->   "%pad_img_load_28 = load i11 %pad_img_addr_28" [05-Vitis-HLS/conv.cc:49]   --->   Operation 669 'load' 'pad_img_load_28' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_19 : Operation 670 [1/1] (1.82ns)   --->   "%tmp_36 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.474401, i32 0.539534, i32 -0.263907, i32 -0.817416, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 670 'mux' 'tmp_36' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 671 [1/2] (3.25ns)   --->   "%pad_img_load_29 = load i11 %pad_img_addr_29" [05-Vitis-HLS/conv.cc:49]   --->   Operation 671 'load' 'pad_img_load_29' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_19 : Operation 672 [2/2] (3.25ns)   --->   "%pad_img_load_30 = load i11 %pad_img_addr_30" [05-Vitis-HLS/conv.cc:49]   --->   Operation 672 'load' 'pad_img_load_30' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_19 : Operation 673 [2/2] (3.25ns)   --->   "%pad_img_load_31 = load i11 %pad_img_addr_31" [05-Vitis-HLS/conv.cc:49]   --->   Operation 673 'load' 'pad_img_load_31' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 674 [1/1] (1.78ns)   --->   "%add_ln33_2 = add i6 %zext_ln33_2, i6 5" [05-Vitis-HLS/conv.cc:33]   --->   Operation 674 'add' 'add_ln33_2' <Predicate = (!icmp_ln25)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 675 [5/5] (7.25ns)   --->   "%w_sum_1_0_2 = fadd i32 %w_sum_1_0_1, i32 %mul_0_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 675 'fadd' 'w_sum_1_0_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 676 [1/1] (1.63ns)   --->   "%add_ln49_60 = add i11 %add_ln49_25, i11 %zext_ln49_44" [05-Vitis-HLS/conv.cc:49]   --->   Operation 676 'add' 'add_ln49_60' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln49_49 = zext i11 %add_ln49_60" [05-Vitis-HLS/conv.cc:49]   --->   Operation 677 'zext' 'zext_ln49_49' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 678 [1/1] (0.00ns)   --->   "%pad_img_addr_32 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_49" [05-Vitis-HLS/conv.cc:49]   --->   Operation 678 'getelementptr' 'pad_img_addr_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 679 [1/1] (1.63ns)   --->   "%add_ln49_67 = add i11 %add_ln49_25, i11 %zext_ln49_52" [05-Vitis-HLS/conv.cc:49]   --->   Operation 679 'add' 'add_ln49_67' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln49_57 = zext i11 %add_ln49_67" [05-Vitis-HLS/conv.cc:49]   --->   Operation 680 'zext' 'zext_ln49_57' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 681 [1/1] (0.00ns)   --->   "%pad_img_addr_33 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_57" [05-Vitis-HLS/conv.cc:49]   --->   Operation 681 'getelementptr' 'pad_img_addr_33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 682 [1/4] (5.70ns)   --->   "%mul_3_1 = fmul i32 %tmp_29, i32 %pad_img_load_22" [05-Vitis-HLS/conv.cc:50]   --->   Operation 682 'fmul' 'mul_3_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 683 [1/4] (5.70ns)   --->   "%mul_3_2 = fmul i32 %tmp_30, i32 %pad_img_load_23" [05-Vitis-HLS/conv.cc:50]   --->   Operation 683 'fmul' 'mul_3_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 684 [2/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %tmp_31, i32 %pad_img_load_24" [05-Vitis-HLS/conv.cc:50]   --->   Operation 684 'fmul' 'mul_3_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 685 [2/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %tmp_32, i32 %pad_img_load_25" [05-Vitis-HLS/conv.cc:50]   --->   Operation 685 'fmul' 'mul_3_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 686 [3/4] (5.70ns)   --->   "%mul_3_5 = fmul i32 %tmp_33, i32 %pad_img_load_26" [05-Vitis-HLS/conv.cc:50]   --->   Operation 686 'fmul' 'mul_3_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 687 [3/4] (5.70ns)   --->   "%mul_3_6 = fmul i32 %tmp_34, i32 %pad_img_load_27" [05-Vitis-HLS/conv.cc:50]   --->   Operation 687 'fmul' 'mul_3_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 688 [4/4] (5.70ns)   --->   "%mul_4 = fmul i32 %tmp_35, i32 %pad_img_load_28" [05-Vitis-HLS/conv.cc:50]   --->   Operation 688 'fmul' 'mul_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 689 [4/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %tmp_36, i32 %pad_img_load_29" [05-Vitis-HLS/conv.cc:50]   --->   Operation 689 'fmul' 'mul_4_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 690 [1/1] (1.82ns)   --->   "%tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.170656, i32 -0.311671, i32 -0.311957, i32 -0.713316, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 690 'mux' 'tmp_37' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 691 [1/2] (3.25ns)   --->   "%pad_img_load_30 = load i11 %pad_img_addr_30" [05-Vitis-HLS/conv.cc:49]   --->   Operation 691 'load' 'pad_img_load_30' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_20 : Operation 692 [1/1] (1.82ns)   --->   "%tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.264401, i32 -0.26858, i32 -0.0197828, i32 -0.715029, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 692 'mux' 'tmp_38' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 693 [1/2] (3.25ns)   --->   "%pad_img_load_31 = load i11 %pad_img_addr_31" [05-Vitis-HLS/conv.cc:49]   --->   Operation 693 'load' 'pad_img_load_31' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_20 : Operation 694 [2/2] (3.25ns)   --->   "%pad_img_load_32 = load i11 %pad_img_addr_32" [05-Vitis-HLS/conv.cc:49]   --->   Operation 694 'load' 'pad_img_load_32' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_20 : Operation 695 [2/2] (3.25ns)   --->   "%pad_img_load_33 = load i11 %pad_img_addr_33" [05-Vitis-HLS/conv.cc:49]   --->   Operation 695 'load' 'pad_img_load_33' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %add_ln33_2, i5 0" [05-Vitis-HLS/conv.cc:49]   --->   Operation 696 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln33_2, i1 0" [05-Vitis-HLS/conv.cc:49]   --->   Operation 697 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln49_10 = zext i7 %tmp_62" [05-Vitis-HLS/conv.cc:49]   --->   Operation 698 'zext' 'zext_ln49_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 699 [1/1] (1.63ns)   --->   "%add_ln49_26 = add i11 %tmp_61, i11 %zext_ln49_10" [05-Vitis-HLS/conv.cc:49]   --->   Operation 699 'add' 'add_ln49_26' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 700 [1/1] (1.63ns)   --->   "%add_ln49_33 = add i11 %add_ln49_26, i11 %zext_ln49_12" [05-Vitis-HLS/conv.cc:49]   --->   Operation 700 'add' 'add_ln49_33' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln49_18 = zext i11 %add_ln49_33" [05-Vitis-HLS/conv.cc:49]   --->   Operation 701 'zext' 'zext_ln49_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 702 [1/1] (0.00ns)   --->   "%pad_img_addr_35 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_18" [05-Vitis-HLS/conv.cc:49]   --->   Operation 702 'getelementptr' 'pad_img_addr_35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 703 [4/5] (7.25ns)   --->   "%w_sum_1_0_2 = fadd i32 %w_sum_1_0_1, i32 %mul_0_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 703 'fadd' 'w_sum_1_0_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 704 [1/1] (1.63ns)   --->   "%add_ln49_74 = add i11 %add_ln49_25, i11 %zext_ln49_60" [05-Vitis-HLS/conv.cc:49]   --->   Operation 704 'add' 'add_ln49_74' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln49_65 = zext i11 %add_ln49_74" [05-Vitis-HLS/conv.cc:49]   --->   Operation 705 'zext' 'zext_ln49_65' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 706 [1/1] (0.00ns)   --->   "%pad_img_addr_34 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_65" [05-Vitis-HLS/conv.cc:49]   --->   Operation 706 'getelementptr' 'pad_img_addr_34' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 707 [1/4] (5.70ns)   --->   "%mul_3_3 = fmul i32 %tmp_31, i32 %pad_img_load_24" [05-Vitis-HLS/conv.cc:50]   --->   Operation 707 'fmul' 'mul_3_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 708 [1/4] (5.70ns)   --->   "%mul_3_4 = fmul i32 %tmp_32, i32 %pad_img_load_25" [05-Vitis-HLS/conv.cc:50]   --->   Operation 708 'fmul' 'mul_3_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 709 [2/4] (5.70ns)   --->   "%mul_3_5 = fmul i32 %tmp_33, i32 %pad_img_load_26" [05-Vitis-HLS/conv.cc:50]   --->   Operation 709 'fmul' 'mul_3_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 710 [2/4] (5.70ns)   --->   "%mul_3_6 = fmul i32 %tmp_34, i32 %pad_img_load_27" [05-Vitis-HLS/conv.cc:50]   --->   Operation 710 'fmul' 'mul_3_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 711 [3/4] (5.70ns)   --->   "%mul_4 = fmul i32 %tmp_35, i32 %pad_img_load_28" [05-Vitis-HLS/conv.cc:50]   --->   Operation 711 'fmul' 'mul_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 712 [3/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %tmp_36, i32 %pad_img_load_29" [05-Vitis-HLS/conv.cc:50]   --->   Operation 712 'fmul' 'mul_4_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 713 [4/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %tmp_37, i32 %pad_img_load_30" [05-Vitis-HLS/conv.cc:50]   --->   Operation 713 'fmul' 'mul_4_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 714 [4/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %tmp_38, i32 %pad_img_load_31" [05-Vitis-HLS/conv.cc:50]   --->   Operation 714 'fmul' 'mul_4_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 715 [1/1] (1.82ns)   --->   "%tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.0665283, i32 -0.315715, i32 0.413677, i32 -1.00393, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 715 'mux' 'tmp_39' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 716 [1/2] (3.25ns)   --->   "%pad_img_load_32 = load i11 %pad_img_addr_32" [05-Vitis-HLS/conv.cc:49]   --->   Operation 716 'load' 'pad_img_load_32' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_21 : Operation 717 [1/1] (1.82ns)   --->   "%tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.270242, i32 -0.0946628, i32 0.192181, i32 -0.874918, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 717 'mux' 'tmp_40' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 718 [1/2] (3.25ns)   --->   "%pad_img_load_33 = load i11 %pad_img_addr_33" [05-Vitis-HLS/conv.cc:49]   --->   Operation 718 'load' 'pad_img_load_33' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_21 : Operation 719 [2/2] (3.25ns)   --->   "%pad_img_load_34 = load i11 %pad_img_addr_34" [05-Vitis-HLS/conv.cc:49]   --->   Operation 719 'load' 'pad_img_load_34' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_21 : Operation 720 [2/2] (3.25ns)   --->   "%pad_img_load_35 = load i11 %pad_img_addr_35" [05-Vitis-HLS/conv.cc:49]   --->   Operation 720 'load' 'pad_img_load_35' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 721 [1/1] (1.63ns)   --->   "%add_ln49_40 = add i11 %add_ln49_26, i11 %zext_ln49_20" [05-Vitis-HLS/conv.cc:49]   --->   Operation 721 'add' 'add_ln49_40' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln49_26 = zext i11 %add_ln49_40" [05-Vitis-HLS/conv.cc:49]   --->   Operation 722 'zext' 'zext_ln49_26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 723 [1/1] (0.00ns)   --->   "%pad_img_addr_36 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_26" [05-Vitis-HLS/conv.cc:49]   --->   Operation 723 'getelementptr' 'pad_img_addr_36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 724 [1/1] (1.63ns)   --->   "%add_ln49_47 = add i11 %add_ln49_26, i11 %zext_ln49_28" [05-Vitis-HLS/conv.cc:49]   --->   Operation 724 'add' 'add_ln49_47' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln49_34 = zext i11 %add_ln49_47" [05-Vitis-HLS/conv.cc:49]   --->   Operation 725 'zext' 'zext_ln49_34' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 726 [1/1] (0.00ns)   --->   "%pad_img_addr_37 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_34" [05-Vitis-HLS/conv.cc:49]   --->   Operation 726 'getelementptr' 'pad_img_addr_37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 727 [3/5] (7.25ns)   --->   "%w_sum_1_0_2 = fadd i32 %w_sum_1_0_1, i32 %mul_0_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 727 'fadd' 'w_sum_1_0_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 728 [1/4] (5.70ns)   --->   "%mul_3_5 = fmul i32 %tmp_33, i32 %pad_img_load_26" [05-Vitis-HLS/conv.cc:50]   --->   Operation 728 'fmul' 'mul_3_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 729 [1/4] (5.70ns)   --->   "%mul_3_6 = fmul i32 %tmp_34, i32 %pad_img_load_27" [05-Vitis-HLS/conv.cc:50]   --->   Operation 729 'fmul' 'mul_3_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 730 [2/4] (5.70ns)   --->   "%mul_4 = fmul i32 %tmp_35, i32 %pad_img_load_28" [05-Vitis-HLS/conv.cc:50]   --->   Operation 730 'fmul' 'mul_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 731 [2/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %tmp_36, i32 %pad_img_load_29" [05-Vitis-HLS/conv.cc:50]   --->   Operation 731 'fmul' 'mul_4_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 732 [3/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %tmp_37, i32 %pad_img_load_30" [05-Vitis-HLS/conv.cc:50]   --->   Operation 732 'fmul' 'mul_4_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 733 [3/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %tmp_38, i32 %pad_img_load_31" [05-Vitis-HLS/conv.cc:50]   --->   Operation 733 'fmul' 'mul_4_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 734 [4/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %tmp_39, i32 %pad_img_load_32" [05-Vitis-HLS/conv.cc:50]   --->   Operation 734 'fmul' 'mul_4_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 735 [4/4] (5.70ns)   --->   "%mul_4_5 = fmul i32 %tmp_40, i32 %pad_img_load_33" [05-Vitis-HLS/conv.cc:50]   --->   Operation 735 'fmul' 'mul_4_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 736 [1/1] (1.82ns)   --->   "%tmp_41 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.593949, i32 0.775109, i32 0.224236, i32 -0.786404, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 736 'mux' 'tmp_41' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 737 [1/2] (3.25ns)   --->   "%pad_img_load_34 = load i11 %pad_img_addr_34" [05-Vitis-HLS/conv.cc:49]   --->   Operation 737 'load' 'pad_img_load_34' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_22 : Operation 738 [1/1] (1.82ns)   --->   "%tmp_42 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.273157, i32 0.383117, i32 -0.291015, i32 -0.429459, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 738 'mux' 'tmp_42' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 739 [1/2] (3.25ns)   --->   "%pad_img_load_35 = load i11 %pad_img_addr_35" [05-Vitis-HLS/conv.cc:49]   --->   Operation 739 'load' 'pad_img_load_35' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_22 : Operation 740 [2/2] (3.25ns)   --->   "%pad_img_load_36 = load i11 %pad_img_addr_36" [05-Vitis-HLS/conv.cc:49]   --->   Operation 740 'load' 'pad_img_load_36' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_22 : Operation 741 [2/2] (3.25ns)   --->   "%pad_img_load_37 = load i11 %pad_img_addr_37" [05-Vitis-HLS/conv.cc:49]   --->   Operation 741 'load' 'pad_img_load_37' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 742 [1/1] (1.78ns)   --->   "%add_ln33_3 = add i6 %zext_ln33_2, i6 6" [05-Vitis-HLS/conv.cc:33]   --->   Operation 742 'add' 'add_ln33_3' <Predicate = (!icmp_ln25)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %add_ln33_3, i5 0" [05-Vitis-HLS/conv.cc:49]   --->   Operation 743 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln33_3, i1 0" [05-Vitis-HLS/conv.cc:49]   --->   Operation 744 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln49_11 = zext i7 %tmp_64" [05-Vitis-HLS/conv.cc:49]   --->   Operation 745 'zext' 'zext_ln49_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 746 [1/1] (1.63ns)   --->   "%add_ln49_27 = add i11 %tmp_63, i11 %zext_ln49_11" [05-Vitis-HLS/conv.cc:49]   --->   Operation 746 'add' 'add_ln49_27' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 747 [1/1] (1.63ns)   --->   "%add_ln49_34 = add i11 %add_ln49_27, i11 %zext_ln49_12" [05-Vitis-HLS/conv.cc:49]   --->   Operation 747 'add' 'add_ln49_34' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 748 [1/1] (1.63ns)   --->   "%add_ln49_41 = add i11 %add_ln49_27, i11 %zext_ln49_20" [05-Vitis-HLS/conv.cc:49]   --->   Operation 748 'add' 'add_ln49_41' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 749 [1/1] (1.63ns)   --->   "%add_ln49_48 = add i11 %add_ln49_27, i11 %zext_ln49_28" [05-Vitis-HLS/conv.cc:49]   --->   Operation 749 'add' 'add_ln49_48' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 750 [2/5] (7.25ns)   --->   "%w_sum_1_0_2 = fadd i32 %w_sum_1_0_1, i32 %mul_0_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 750 'fadd' 'w_sum_1_0_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 751 [1/1] (1.63ns)   --->   "%add_ln49_54 = add i11 %add_ln49_26, i11 %zext_ln49_36" [05-Vitis-HLS/conv.cc:49]   --->   Operation 751 'add' 'add_ln49_54' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln49_42 = zext i11 %add_ln49_54" [05-Vitis-HLS/conv.cc:49]   --->   Operation 752 'zext' 'zext_ln49_42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 753 [1/1] (0.00ns)   --->   "%pad_img_addr_38 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_42" [05-Vitis-HLS/conv.cc:49]   --->   Operation 753 'getelementptr' 'pad_img_addr_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 754 [1/1] (1.63ns)   --->   "%add_ln49_55 = add i11 %add_ln49_27, i11 %zext_ln49_36" [05-Vitis-HLS/conv.cc:49]   --->   Operation 754 'add' 'add_ln49_55' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 755 [1/1] (1.63ns)   --->   "%add_ln49_61 = add i11 %add_ln49_26, i11 %zext_ln49_44" [05-Vitis-HLS/conv.cc:49]   --->   Operation 755 'add' 'add_ln49_61' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln49_50 = zext i11 %add_ln49_61" [05-Vitis-HLS/conv.cc:49]   --->   Operation 756 'zext' 'zext_ln49_50' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 757 [1/1] (0.00ns)   --->   "%pad_img_addr_39 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_50" [05-Vitis-HLS/conv.cc:49]   --->   Operation 757 'getelementptr' 'pad_img_addr_39' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 758 [1/1] (1.63ns)   --->   "%add_ln49_62 = add i11 %add_ln49_27, i11 %zext_ln49_44" [05-Vitis-HLS/conv.cc:49]   --->   Operation 758 'add' 'add_ln49_62' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 759 [1/1] (1.63ns)   --->   "%add_ln49_68 = add i11 %add_ln49_26, i11 %zext_ln49_52" [05-Vitis-HLS/conv.cc:49]   --->   Operation 759 'add' 'add_ln49_68' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 760 [1/1] (1.63ns)   --->   "%add_ln49_69 = add i11 %add_ln49_27, i11 %zext_ln49_52" [05-Vitis-HLS/conv.cc:49]   --->   Operation 760 'add' 'add_ln49_69' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 761 [1/1] (1.63ns)   --->   "%add_ln49_75 = add i11 %add_ln49_26, i11 %zext_ln49_60" [05-Vitis-HLS/conv.cc:49]   --->   Operation 761 'add' 'add_ln49_75' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 762 [1/1] (1.63ns)   --->   "%add_ln49_76 = add i11 %add_ln49_27, i11 %zext_ln49_60" [05-Vitis-HLS/conv.cc:49]   --->   Operation 762 'add' 'add_ln49_76' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 763 [1/4] (5.70ns)   --->   "%mul_4 = fmul i32 %tmp_35, i32 %pad_img_load_28" [05-Vitis-HLS/conv.cc:50]   --->   Operation 763 'fmul' 'mul_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 764 [1/4] (5.70ns)   --->   "%mul_4_1 = fmul i32 %tmp_36, i32 %pad_img_load_29" [05-Vitis-HLS/conv.cc:50]   --->   Operation 764 'fmul' 'mul_4_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 765 [2/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %tmp_37, i32 %pad_img_load_30" [05-Vitis-HLS/conv.cc:50]   --->   Operation 765 'fmul' 'mul_4_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 766 [2/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %tmp_38, i32 %pad_img_load_31" [05-Vitis-HLS/conv.cc:50]   --->   Operation 766 'fmul' 'mul_4_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 767 [3/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %tmp_39, i32 %pad_img_load_32" [05-Vitis-HLS/conv.cc:50]   --->   Operation 767 'fmul' 'mul_4_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 768 [3/4] (5.70ns)   --->   "%mul_4_5 = fmul i32 %tmp_40, i32 %pad_img_load_33" [05-Vitis-HLS/conv.cc:50]   --->   Operation 768 'fmul' 'mul_4_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 769 [4/4] (5.70ns)   --->   "%mul_4_6 = fmul i32 %tmp_41, i32 %pad_img_load_34" [05-Vitis-HLS/conv.cc:50]   --->   Operation 769 'fmul' 'mul_4_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 770 [4/4] (5.70ns)   --->   "%mul_5 = fmul i32 %tmp_42, i32 %pad_img_load_35" [05-Vitis-HLS/conv.cc:50]   --->   Operation 770 'fmul' 'mul_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 771 [1/1] (1.82ns)   --->   "%tmp_43 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.15801, i32 -0.117893, i32 -0.278794, i32 -0.1446, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 771 'mux' 'tmp_43' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 772 [1/2] (3.25ns)   --->   "%pad_img_load_36 = load i11 %pad_img_addr_36" [05-Vitis-HLS/conv.cc:49]   --->   Operation 772 'load' 'pad_img_load_36' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_23 : Operation 773 [1/1] (1.82ns)   --->   "%tmp_44 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.131003, i32 0.0487087, i32 0.100702, i32 -0.622983, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 773 'mux' 'tmp_44' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 774 [1/2] (3.25ns)   --->   "%pad_img_load_37 = load i11 %pad_img_addr_37" [05-Vitis-HLS/conv.cc:49]   --->   Operation 774 'load' 'pad_img_load_37' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_23 : Operation 775 [2/2] (3.25ns)   --->   "%pad_img_load_38 = load i11 %pad_img_addr_38" [05-Vitis-HLS/conv.cc:49]   --->   Operation 775 'load' 'pad_img_load_38' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_23 : Operation 776 [2/2] (3.25ns)   --->   "%pad_img_load_39 = load i11 %pad_img_addr_39" [05-Vitis-HLS/conv.cc:49]   --->   Operation 776 'load' 'pad_img_load_39' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_23 : Operation 777 [1/1] (1.56ns)   --->   "%add_ln36 = add i2 %select_ln33, i2 1" [05-Vitis-HLS/conv.cc:36]   --->   Operation 777 'add' 'add_ln36' <Predicate = (!icmp_ln25)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 778 [1/1] (1.02ns)   --->   "%select_ln33_6 = select i1 %or_ln28, i4 1, i4 %add_ln33_4" [05-Vitis-HLS/conv.cc:33]   --->   Operation 778 'select' 'select_ln33_6' <Predicate = (!icmp_ln25)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 779 [1/5] (7.25ns)   --->   "%w_sum_1_0_2 = fadd i32 %w_sum_1_0_1, i32 %mul_0_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 779 'fadd' 'w_sum_1_0_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln49_58 = zext i11 %add_ln49_68" [05-Vitis-HLS/conv.cc:49]   --->   Operation 780 'zext' 'zext_ln49_58' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 781 [1/1] (0.00ns)   --->   "%pad_img_addr_40 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_58" [05-Vitis-HLS/conv.cc:49]   --->   Operation 781 'getelementptr' 'pad_img_addr_40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln49_66 = zext i11 %add_ln49_75" [05-Vitis-HLS/conv.cc:49]   --->   Operation 782 'zext' 'zext_ln49_66' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 783 [1/1] (0.00ns)   --->   "%pad_img_addr_41 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_66" [05-Vitis-HLS/conv.cc:49]   --->   Operation 783 'getelementptr' 'pad_img_addr_41' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 784 [1/4] (5.70ns)   --->   "%mul_4_2 = fmul i32 %tmp_37, i32 %pad_img_load_30" [05-Vitis-HLS/conv.cc:50]   --->   Operation 784 'fmul' 'mul_4_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 785 [1/4] (5.70ns)   --->   "%mul_4_3 = fmul i32 %tmp_38, i32 %pad_img_load_31" [05-Vitis-HLS/conv.cc:50]   --->   Operation 785 'fmul' 'mul_4_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 786 [2/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %tmp_39, i32 %pad_img_load_32" [05-Vitis-HLS/conv.cc:50]   --->   Operation 786 'fmul' 'mul_4_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 787 [2/4] (5.70ns)   --->   "%mul_4_5 = fmul i32 %tmp_40, i32 %pad_img_load_33" [05-Vitis-HLS/conv.cc:50]   --->   Operation 787 'fmul' 'mul_4_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 788 [3/4] (5.70ns)   --->   "%mul_4_6 = fmul i32 %tmp_41, i32 %pad_img_load_34" [05-Vitis-HLS/conv.cc:50]   --->   Operation 788 'fmul' 'mul_4_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 789 [3/4] (5.70ns)   --->   "%mul_5 = fmul i32 %tmp_42, i32 %pad_img_load_35" [05-Vitis-HLS/conv.cc:50]   --->   Operation 789 'fmul' 'mul_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 790 [4/4] (5.70ns)   --->   "%mul_5_1 = fmul i32 %tmp_43, i32 %pad_img_load_36" [05-Vitis-HLS/conv.cc:50]   --->   Operation 790 'fmul' 'mul_5_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 791 [4/4] (5.70ns)   --->   "%mul_5_2 = fmul i32 %tmp_44, i32 %pad_img_load_37" [05-Vitis-HLS/conv.cc:50]   --->   Operation 791 'fmul' 'mul_5_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 792 [1/1] (1.82ns)   --->   "%tmp_45 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0645869, i32 -0.439997, i32 -0.307544, i32 -0.696788, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 792 'mux' 'tmp_45' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 793 [1/2] (3.25ns)   --->   "%pad_img_load_38 = load i11 %pad_img_addr_38" [05-Vitis-HLS/conv.cc:49]   --->   Operation 793 'load' 'pad_img_load_38' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_24 : Operation 794 [1/1] (1.82ns)   --->   "%tmp_46 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.340808, i32 -0.819136, i32 0.197383, i32 -0.491139, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 794 'mux' 'tmp_46' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 795 [1/2] (3.25ns)   --->   "%pad_img_load_39 = load i11 %pad_img_addr_39" [05-Vitis-HLS/conv.cc:49]   --->   Operation 795 'load' 'pad_img_load_39' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_24 : Operation 796 [2/2] (3.25ns)   --->   "%pad_img_load_40 = load i11 %pad_img_addr_40" [05-Vitis-HLS/conv.cc:49]   --->   Operation 796 'load' 'pad_img_load_40' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_24 : Operation 797 [2/2] (3.25ns)   --->   "%pad_img_load_41 = load i11 %pad_img_addr_41" [05-Vitis-HLS/conv.cc:49]   --->   Operation 797 'load' 'pad_img_load_41' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln49_19 = zext i11 %add_ln49_34" [05-Vitis-HLS/conv.cc:49]   --->   Operation 798 'zext' 'zext_ln49_19' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 799 [1/1] (0.00ns)   --->   "%pad_img_addr_42 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_19" [05-Vitis-HLS/conv.cc:49]   --->   Operation 799 'getelementptr' 'pad_img_addr_42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln49_27 = zext i11 %add_ln49_41" [05-Vitis-HLS/conv.cc:49]   --->   Operation 800 'zext' 'zext_ln49_27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 801 [1/1] (0.00ns)   --->   "%pad_img_addr_43 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_27" [05-Vitis-HLS/conv.cc:49]   --->   Operation 801 'getelementptr' 'pad_img_addr_43' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 802 [5/5] (7.25ns)   --->   "%w_sum_1_0_3 = fadd i32 %w_sum_1_0_2, i32 %mul_0_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 802 'fadd' 'w_sum_1_0_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 803 [1/4] (5.70ns)   --->   "%mul_4_4 = fmul i32 %tmp_39, i32 %pad_img_load_32" [05-Vitis-HLS/conv.cc:50]   --->   Operation 803 'fmul' 'mul_4_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 804 [1/4] (5.70ns)   --->   "%mul_4_5 = fmul i32 %tmp_40, i32 %pad_img_load_33" [05-Vitis-HLS/conv.cc:50]   --->   Operation 804 'fmul' 'mul_4_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 805 [2/4] (5.70ns)   --->   "%mul_4_6 = fmul i32 %tmp_41, i32 %pad_img_load_34" [05-Vitis-HLS/conv.cc:50]   --->   Operation 805 'fmul' 'mul_4_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 806 [2/4] (5.70ns)   --->   "%mul_5 = fmul i32 %tmp_42, i32 %pad_img_load_35" [05-Vitis-HLS/conv.cc:50]   --->   Operation 806 'fmul' 'mul_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 807 [3/4] (5.70ns)   --->   "%mul_5_1 = fmul i32 %tmp_43, i32 %pad_img_load_36" [05-Vitis-HLS/conv.cc:50]   --->   Operation 807 'fmul' 'mul_5_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 808 [3/4] (5.70ns)   --->   "%mul_5_2 = fmul i32 %tmp_44, i32 %pad_img_load_37" [05-Vitis-HLS/conv.cc:50]   --->   Operation 808 'fmul' 'mul_5_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 809 [4/4] (5.70ns)   --->   "%mul_5_3 = fmul i32 %tmp_45, i32 %pad_img_load_38" [05-Vitis-HLS/conv.cc:50]   --->   Operation 809 'fmul' 'mul_5_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 810 [4/4] (5.70ns)   --->   "%mul_5_4 = fmul i32 %tmp_46, i32 %pad_img_load_39" [05-Vitis-HLS/conv.cc:50]   --->   Operation 810 'fmul' 'mul_5_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 811 [1/1] (1.82ns)   --->   "%tmp_47 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.282914, i32 -0.286374, i32 0.164195, i32 0.101633, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 811 'mux' 'tmp_47' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 812 [1/2] (3.25ns)   --->   "%pad_img_load_40 = load i11 %pad_img_addr_40" [05-Vitis-HLS/conv.cc:49]   --->   Operation 812 'load' 'pad_img_load_40' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_25 : Operation 813 [1/1] (1.82ns)   --->   "%tmp_48 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.2143, i32 0.295965, i32 0.148054, i32 0.249936, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 813 'mux' 'tmp_48' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 814 [1/2] (3.25ns)   --->   "%pad_img_load_41 = load i11 %pad_img_addr_41" [05-Vitis-HLS/conv.cc:49]   --->   Operation 814 'load' 'pad_img_load_41' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_25 : Operation 815 [2/2] (3.25ns)   --->   "%pad_img_load_42 = load i11 %pad_img_addr_42" [05-Vitis-HLS/conv.cc:49]   --->   Operation 815 'load' 'pad_img_load_42' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_25 : Operation 816 [2/2] (3.25ns)   --->   "%pad_img_load_43 = load i11 %pad_img_addr_43" [05-Vitis-HLS/conv.cc:49]   --->   Operation 816 'load' 'pad_img_load_43' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln49_35 = zext i11 %add_ln49_48" [05-Vitis-HLS/conv.cc:49]   --->   Operation 817 'zext' 'zext_ln49_35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 818 [1/1] (0.00ns)   --->   "%pad_img_addr_44 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_35" [05-Vitis-HLS/conv.cc:49]   --->   Operation 818 'getelementptr' 'pad_img_addr_44' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln49_43 = zext i11 %add_ln49_55" [05-Vitis-HLS/conv.cc:49]   --->   Operation 819 'zext' 'zext_ln49_43' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 820 [1/1] (0.00ns)   --->   "%pad_img_addr_45 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_43" [05-Vitis-HLS/conv.cc:49]   --->   Operation 820 'getelementptr' 'pad_img_addr_45' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 821 [4/5] (7.25ns)   --->   "%w_sum_1_0_3 = fadd i32 %w_sum_1_0_2, i32 %mul_0_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 821 'fadd' 'w_sum_1_0_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 822 [1/4] (5.70ns)   --->   "%mul_4_6 = fmul i32 %tmp_41, i32 %pad_img_load_34" [05-Vitis-HLS/conv.cc:50]   --->   Operation 822 'fmul' 'mul_4_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 823 [1/4] (5.70ns)   --->   "%mul_5 = fmul i32 %tmp_42, i32 %pad_img_load_35" [05-Vitis-HLS/conv.cc:50]   --->   Operation 823 'fmul' 'mul_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 824 [2/4] (5.70ns)   --->   "%mul_5_1 = fmul i32 %tmp_43, i32 %pad_img_load_36" [05-Vitis-HLS/conv.cc:50]   --->   Operation 824 'fmul' 'mul_5_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 825 [2/4] (5.70ns)   --->   "%mul_5_2 = fmul i32 %tmp_44, i32 %pad_img_load_37" [05-Vitis-HLS/conv.cc:50]   --->   Operation 825 'fmul' 'mul_5_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 826 [3/4] (5.70ns)   --->   "%mul_5_3 = fmul i32 %tmp_45, i32 %pad_img_load_38" [05-Vitis-HLS/conv.cc:50]   --->   Operation 826 'fmul' 'mul_5_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 827 [3/4] (5.70ns)   --->   "%mul_5_4 = fmul i32 %tmp_46, i32 %pad_img_load_39" [05-Vitis-HLS/conv.cc:50]   --->   Operation 827 'fmul' 'mul_5_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 828 [4/4] (5.70ns)   --->   "%mul_5_5 = fmul i32 %tmp_47, i32 %pad_img_load_40" [05-Vitis-HLS/conv.cc:50]   --->   Operation 828 'fmul' 'mul_5_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 829 [4/4] (5.70ns)   --->   "%mul_5_6 = fmul i32 %tmp_48, i32 %pad_img_load_41" [05-Vitis-HLS/conv.cc:50]   --->   Operation 829 'fmul' 'mul_5_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 830 [1/1] (1.82ns)   --->   "%tmp_49 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.187386, i32 -0.152782, i32 -0.514544, i32 -0.0174853, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 830 'mux' 'tmp_49' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 831 [1/2] (3.25ns)   --->   "%pad_img_load_42 = load i11 %pad_img_addr_42" [05-Vitis-HLS/conv.cc:49]   --->   Operation 831 'load' 'pad_img_load_42' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_26 : Operation 832 [1/1] (1.82ns)   --->   "%tmp_50 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.341327, i32 -0.0560039, i32 0.0408449, i32 -0.039358, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 832 'mux' 'tmp_50' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 833 [1/2] (3.25ns)   --->   "%pad_img_load_43 = load i11 %pad_img_addr_43" [05-Vitis-HLS/conv.cc:49]   --->   Operation 833 'load' 'pad_img_load_43' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_26 : Operation 834 [2/2] (3.25ns)   --->   "%pad_img_load_44 = load i11 %pad_img_addr_44" [05-Vitis-HLS/conv.cc:49]   --->   Operation 834 'load' 'pad_img_load_44' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_26 : Operation 835 [2/2] (3.25ns)   --->   "%pad_img_load_45 = load i11 %pad_img_addr_45" [05-Vitis-HLS/conv.cc:49]   --->   Operation 835 'load' 'pad_img_load_45' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_26 : Operation 836 [1/1] (0.99ns)   --->   "%select_ln28_9 = select i1 %icmp_ln28, i7 1, i7 %add_ln28_1" [05-Vitis-HLS/conv.cc:28]   --->   Operation 836 'select' 'select_ln28_9' <Predicate = (!icmp_ln25)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 837 [3/5] (7.25ns)   --->   "%w_sum_1_0_3 = fadd i32 %w_sum_1_0_2, i32 %mul_0_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 837 'fadd' 'w_sum_1_0_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln49_51 = zext i11 %add_ln49_62" [05-Vitis-HLS/conv.cc:49]   --->   Operation 838 'zext' 'zext_ln49_51' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 839 [1/1] (0.00ns)   --->   "%pad_img_addr_46 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_51" [05-Vitis-HLS/conv.cc:49]   --->   Operation 839 'getelementptr' 'pad_img_addr_46' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln49_59 = zext i11 %add_ln49_69" [05-Vitis-HLS/conv.cc:49]   --->   Operation 840 'zext' 'zext_ln49_59' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 841 [1/1] (0.00ns)   --->   "%pad_img_addr_47 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_59" [05-Vitis-HLS/conv.cc:49]   --->   Operation 841 'getelementptr' 'pad_img_addr_47' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_27 : Operation 842 [1/4] (5.70ns)   --->   "%mul_5_1 = fmul i32 %tmp_43, i32 %pad_img_load_36" [05-Vitis-HLS/conv.cc:50]   --->   Operation 842 'fmul' 'mul_5_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 843 [1/4] (5.70ns)   --->   "%mul_5_2 = fmul i32 %tmp_44, i32 %pad_img_load_37" [05-Vitis-HLS/conv.cc:50]   --->   Operation 843 'fmul' 'mul_5_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 844 [2/4] (5.70ns)   --->   "%mul_5_3 = fmul i32 %tmp_45, i32 %pad_img_load_38" [05-Vitis-HLS/conv.cc:50]   --->   Operation 844 'fmul' 'mul_5_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 845 [2/4] (5.70ns)   --->   "%mul_5_4 = fmul i32 %tmp_46, i32 %pad_img_load_39" [05-Vitis-HLS/conv.cc:50]   --->   Operation 845 'fmul' 'mul_5_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 846 [3/4] (5.70ns)   --->   "%mul_5_5 = fmul i32 %tmp_47, i32 %pad_img_load_40" [05-Vitis-HLS/conv.cc:50]   --->   Operation 846 'fmul' 'mul_5_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 847 [3/4] (5.70ns)   --->   "%mul_5_6 = fmul i32 %tmp_48, i32 %pad_img_load_41" [05-Vitis-HLS/conv.cc:50]   --->   Operation 847 'fmul' 'mul_5_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 848 [4/4] (5.70ns)   --->   "%mul_6 = fmul i32 %tmp_49, i32 %pad_img_load_42" [05-Vitis-HLS/conv.cc:50]   --->   Operation 848 'fmul' 'mul_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 849 [4/4] (5.70ns)   --->   "%mul_6_1 = fmul i32 %tmp_50, i32 %pad_img_load_43" [05-Vitis-HLS/conv.cc:50]   --->   Operation 849 'fmul' 'mul_6_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 850 [1/1] (1.82ns)   --->   "%tmp_51 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.398067, i32 -0.611974, i32 0.197346, i32 -0.292306, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 850 'mux' 'tmp_51' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 851 [1/2] (3.25ns)   --->   "%pad_img_load_44 = load i11 %pad_img_addr_44" [05-Vitis-HLS/conv.cc:49]   --->   Operation 851 'load' 'pad_img_load_44' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_27 : Operation 852 [1/1] (1.82ns)   --->   "%tmp_52 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.179694, i32 -0.428359, i32 -0.305802, i32 -0.0273141, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 852 'mux' 'tmp_52' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 853 [1/2] (3.25ns)   --->   "%pad_img_load_45 = load i11 %pad_img_addr_45" [05-Vitis-HLS/conv.cc:49]   --->   Operation 853 'load' 'pad_img_load_45' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_27 : Operation 854 [2/2] (3.25ns)   --->   "%pad_img_load_46 = load i11 %pad_img_addr_46" [05-Vitis-HLS/conv.cc:49]   --->   Operation 854 'load' 'pad_img_load_46' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_27 : Operation 855 [2/2] (3.25ns)   --->   "%pad_img_load_47 = load i11 %pad_img_addr_47" [05-Vitis-HLS/conv.cc:49]   --->   Operation 855 'load' 'pad_img_load_47' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 856 [2/5] (7.25ns)   --->   "%w_sum_1_0_3 = fadd i32 %w_sum_1_0_2, i32 %mul_0_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 856 'fadd' 'w_sum_1_0_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln49_67 = zext i11 %add_ln49_76" [05-Vitis-HLS/conv.cc:49]   --->   Operation 857 'zext' 'zext_ln49_67' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_28 : Operation 858 [1/1] (0.00ns)   --->   "%pad_img_addr_48 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_67" [05-Vitis-HLS/conv.cc:49]   --->   Operation 858 'getelementptr' 'pad_img_addr_48' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_28 : Operation 859 [1/4] (5.70ns)   --->   "%mul_5_3 = fmul i32 %tmp_45, i32 %pad_img_load_38" [05-Vitis-HLS/conv.cc:50]   --->   Operation 859 'fmul' 'mul_5_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 860 [1/4] (5.70ns)   --->   "%mul_5_4 = fmul i32 %tmp_46, i32 %pad_img_load_39" [05-Vitis-HLS/conv.cc:50]   --->   Operation 860 'fmul' 'mul_5_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 861 [2/4] (5.70ns)   --->   "%mul_5_5 = fmul i32 %tmp_47, i32 %pad_img_load_40" [05-Vitis-HLS/conv.cc:50]   --->   Operation 861 'fmul' 'mul_5_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 862 [2/4] (5.70ns)   --->   "%mul_5_6 = fmul i32 %tmp_48, i32 %pad_img_load_41" [05-Vitis-HLS/conv.cc:50]   --->   Operation 862 'fmul' 'mul_5_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 863 [3/4] (5.70ns)   --->   "%mul_6 = fmul i32 %tmp_49, i32 %pad_img_load_42" [05-Vitis-HLS/conv.cc:50]   --->   Operation 863 'fmul' 'mul_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 864 [3/4] (5.70ns)   --->   "%mul_6_1 = fmul i32 %tmp_50, i32 %pad_img_load_43" [05-Vitis-HLS/conv.cc:50]   --->   Operation 864 'fmul' 'mul_6_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 865 [4/4] (5.70ns)   --->   "%mul_6_2 = fmul i32 %tmp_51, i32 %pad_img_load_44" [05-Vitis-HLS/conv.cc:50]   --->   Operation 865 'fmul' 'mul_6_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 866 [4/4] (5.70ns)   --->   "%mul_6_3 = fmul i32 %tmp_52, i32 %pad_img_load_45" [05-Vitis-HLS/conv.cc:50]   --->   Operation 866 'fmul' 'mul_6_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 867 [1/1] (1.82ns)   --->   "%tmp_53 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.377198, i32 -0.435766, i32 0.0734409, i32 0.548503, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 867 'mux' 'tmp_53' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 868 [1/2] (3.25ns)   --->   "%pad_img_load_46 = load i11 %pad_img_addr_46" [05-Vitis-HLS/conv.cc:49]   --->   Operation 868 'load' 'pad_img_load_46' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_28 : Operation 869 [1/1] (1.82ns)   --->   "%tmp_54 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.214891, i32 -0.390614, i32 0.118564, i32 0.256582, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 869 'mux' 'tmp_54' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 870 [1/2] (3.25ns)   --->   "%pad_img_load_47 = load i11 %pad_img_addr_47" [05-Vitis-HLS/conv.cc:49]   --->   Operation 870 'load' 'pad_img_load_47' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_28 : Operation 871 [2/2] (3.25ns)   --->   "%pad_img_load_48 = load i11 %pad_img_addr_48" [05-Vitis-HLS/conv.cc:49]   --->   Operation 871 'load' 'pad_img_load_48' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 872 [1/5] (7.25ns)   --->   "%w_sum_1_0_3 = fadd i32 %w_sum_1_0_2, i32 %mul_0_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 872 'fadd' 'w_sum_1_0_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 873 [1/4] (5.70ns)   --->   "%mul_5_5 = fmul i32 %tmp_47, i32 %pad_img_load_40" [05-Vitis-HLS/conv.cc:50]   --->   Operation 873 'fmul' 'mul_5_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 874 [1/4] (5.70ns)   --->   "%mul_5_6 = fmul i32 %tmp_48, i32 %pad_img_load_41" [05-Vitis-HLS/conv.cc:50]   --->   Operation 874 'fmul' 'mul_5_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 875 [2/4] (5.70ns)   --->   "%mul_6 = fmul i32 %tmp_49, i32 %pad_img_load_42" [05-Vitis-HLS/conv.cc:50]   --->   Operation 875 'fmul' 'mul_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 876 [2/4] (5.70ns)   --->   "%mul_6_1 = fmul i32 %tmp_50, i32 %pad_img_load_43" [05-Vitis-HLS/conv.cc:50]   --->   Operation 876 'fmul' 'mul_6_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 877 [3/4] (5.70ns)   --->   "%mul_6_2 = fmul i32 %tmp_51, i32 %pad_img_load_44" [05-Vitis-HLS/conv.cc:50]   --->   Operation 877 'fmul' 'mul_6_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 878 [3/4] (5.70ns)   --->   "%mul_6_3 = fmul i32 %tmp_52, i32 %pad_img_load_45" [05-Vitis-HLS/conv.cc:50]   --->   Operation 878 'fmul' 'mul_6_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 879 [4/4] (5.70ns)   --->   "%mul_6_4 = fmul i32 %tmp_53, i32 %pad_img_load_46" [05-Vitis-HLS/conv.cc:50]   --->   Operation 879 'fmul' 'mul_6_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 880 [4/4] (5.70ns)   --->   "%mul_6_5 = fmul i32 %tmp_54, i32 %pad_img_load_47" [05-Vitis-HLS/conv.cc:50]   --->   Operation 880 'fmul' 'mul_6_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 881 [1/1] (1.82ns)   --->   "%tmp_55 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.335259, i32 -0.599644, i32 -0.119868, i32 0.0254173, i2 %filter_read" [05-Vitis-HLS/conv.cc:48]   --->   Operation 881 'mux' 'tmp_55' <Predicate = (!icmp_ln25)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 882 [1/2] (3.25ns)   --->   "%pad_img_load_48 = load i11 %pad_img_addr_48" [05-Vitis-HLS/conv.cc:49]   --->   Operation 882 'load' 'pad_img_load_48' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 883 [5/5] (7.25ns)   --->   "%w_sum_1_0_4 = fadd i32 %w_sum_1_0_3, i32 %mul_0_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 883 'fadd' 'w_sum_1_0_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 884 [1/4] (5.70ns)   --->   "%mul_6 = fmul i32 %tmp_49, i32 %pad_img_load_42" [05-Vitis-HLS/conv.cc:50]   --->   Operation 884 'fmul' 'mul_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 885 [1/4] (5.70ns)   --->   "%mul_6_1 = fmul i32 %tmp_50, i32 %pad_img_load_43" [05-Vitis-HLS/conv.cc:50]   --->   Operation 885 'fmul' 'mul_6_1' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 886 [2/4] (5.70ns)   --->   "%mul_6_2 = fmul i32 %tmp_51, i32 %pad_img_load_44" [05-Vitis-HLS/conv.cc:50]   --->   Operation 886 'fmul' 'mul_6_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 887 [2/4] (5.70ns)   --->   "%mul_6_3 = fmul i32 %tmp_52, i32 %pad_img_load_45" [05-Vitis-HLS/conv.cc:50]   --->   Operation 887 'fmul' 'mul_6_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 888 [3/4] (5.70ns)   --->   "%mul_6_4 = fmul i32 %tmp_53, i32 %pad_img_load_46" [05-Vitis-HLS/conv.cc:50]   --->   Operation 888 'fmul' 'mul_6_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 889 [3/4] (5.70ns)   --->   "%mul_6_5 = fmul i32 %tmp_54, i32 %pad_img_load_47" [05-Vitis-HLS/conv.cc:50]   --->   Operation 889 'fmul' 'mul_6_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 890 [4/4] (5.70ns)   --->   "%mul_6_6 = fmul i32 %tmp_55, i32 %pad_img_load_48" [05-Vitis-HLS/conv.cc:50]   --->   Operation 890 'fmul' 'mul_6_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 891 [4/5] (7.25ns)   --->   "%w_sum_1_0_4 = fadd i32 %w_sum_1_0_3, i32 %mul_0_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 891 'fadd' 'w_sum_1_0_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 892 [1/4] (5.70ns)   --->   "%mul_6_2 = fmul i32 %tmp_51, i32 %pad_img_load_44" [05-Vitis-HLS/conv.cc:50]   --->   Operation 892 'fmul' 'mul_6_2' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 893 [1/4] (5.70ns)   --->   "%mul_6_3 = fmul i32 %tmp_52, i32 %pad_img_load_45" [05-Vitis-HLS/conv.cc:50]   --->   Operation 893 'fmul' 'mul_6_3' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 894 [2/4] (5.70ns)   --->   "%mul_6_4 = fmul i32 %tmp_53, i32 %pad_img_load_46" [05-Vitis-HLS/conv.cc:50]   --->   Operation 894 'fmul' 'mul_6_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 895 [2/4] (5.70ns)   --->   "%mul_6_5 = fmul i32 %tmp_54, i32 %pad_img_load_47" [05-Vitis-HLS/conv.cc:50]   --->   Operation 895 'fmul' 'mul_6_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 896 [3/4] (5.70ns)   --->   "%mul_6_6 = fmul i32 %tmp_55, i32 %pad_img_load_48" [05-Vitis-HLS/conv.cc:50]   --->   Operation 896 'fmul' 'mul_6_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 897 [3/5] (7.25ns)   --->   "%w_sum_1_0_4 = fadd i32 %w_sum_1_0_3, i32 %mul_0_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 897 'fadd' 'w_sum_1_0_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 898 [1/4] (5.70ns)   --->   "%mul_6_4 = fmul i32 %tmp_53, i32 %pad_img_load_46" [05-Vitis-HLS/conv.cc:50]   --->   Operation 898 'fmul' 'mul_6_4' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 899 [1/4] (5.70ns)   --->   "%mul_6_5 = fmul i32 %tmp_54, i32 %pad_img_load_47" [05-Vitis-HLS/conv.cc:50]   --->   Operation 899 'fmul' 'mul_6_5' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 900 [2/4] (5.70ns)   --->   "%mul_6_6 = fmul i32 %tmp_55, i32 %pad_img_load_48" [05-Vitis-HLS/conv.cc:50]   --->   Operation 900 'fmul' 'mul_6_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 901 [2/5] (7.25ns)   --->   "%w_sum_1_0_4 = fadd i32 %w_sum_1_0_3, i32 %mul_0_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 901 'fadd' 'w_sum_1_0_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 902 [1/4] (5.70ns)   --->   "%mul_6_6 = fmul i32 %tmp_55, i32 %pad_img_load_48" [05-Vitis-HLS/conv.cc:50]   --->   Operation 902 'fmul' 'mul_6_6' <Predicate = (!icmp_ln25)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 903 [1/5] (7.25ns)   --->   "%w_sum_1_0_4 = fadd i32 %w_sum_1_0_3, i32 %mul_0_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 903 'fadd' 'w_sum_1_0_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 904 [5/5] (7.25ns)   --->   "%w_sum_1_0_5 = fadd i32 %w_sum_1_0_4, i32 %mul_0_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 904 'fadd' 'w_sum_1_0_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 905 [4/5] (7.25ns)   --->   "%w_sum_1_0_5 = fadd i32 %w_sum_1_0_4, i32 %mul_0_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 905 'fadd' 'w_sum_1_0_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 906 [3/5] (7.25ns)   --->   "%w_sum_1_0_5 = fadd i32 %w_sum_1_0_4, i32 %mul_0_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 906 'fadd' 'w_sum_1_0_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 907 [2/5] (7.25ns)   --->   "%w_sum_1_0_5 = fadd i32 %w_sum_1_0_4, i32 %mul_0_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 907 'fadd' 'w_sum_1_0_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 908 [1/5] (7.25ns)   --->   "%w_sum_1_0_5 = fadd i32 %w_sum_1_0_4, i32 %mul_0_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 908 'fadd' 'w_sum_1_0_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 909 [5/5] (7.25ns)   --->   "%w_sum_1_0_6 = fadd i32 %w_sum_1_0_5, i32 %mul_0_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 909 'fadd' 'w_sum_1_0_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 910 [4/5] (7.25ns)   --->   "%w_sum_1_0_6 = fadd i32 %w_sum_1_0_5, i32 %mul_0_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 910 'fadd' 'w_sum_1_0_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 911 [3/5] (7.25ns)   --->   "%w_sum_1_0_6 = fadd i32 %w_sum_1_0_5, i32 %mul_0_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 911 'fadd' 'w_sum_1_0_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 912 [2/5] (7.25ns)   --->   "%w_sum_1_0_6 = fadd i32 %w_sum_1_0_5, i32 %mul_0_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 912 'fadd' 'w_sum_1_0_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 913 [1/5] (7.25ns)   --->   "%w_sum_1_0_6 = fadd i32 %w_sum_1_0_5, i32 %mul_0_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 913 'fadd' 'w_sum_1_0_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 914 [5/5] (7.25ns)   --->   "%w_sum_1_1 = fadd i32 %w_sum_1_0_6, i32 %mul_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 914 'fadd' 'w_sum_1_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 915 [4/5] (7.25ns)   --->   "%w_sum_1_1 = fadd i32 %w_sum_1_0_6, i32 %mul_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 915 'fadd' 'w_sum_1_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 916 [3/5] (7.25ns)   --->   "%w_sum_1_1 = fadd i32 %w_sum_1_0_6, i32 %mul_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 916 'fadd' 'w_sum_1_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 917 [2/5] (7.25ns)   --->   "%w_sum_1_1 = fadd i32 %w_sum_1_0_6, i32 %mul_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 917 'fadd' 'w_sum_1_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 918 [1/5] (7.25ns)   --->   "%w_sum_1_1 = fadd i32 %w_sum_1_0_6, i32 %mul_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 918 'fadd' 'w_sum_1_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 919 [5/5] (7.25ns)   --->   "%w_sum_1_1_1 = fadd i32 %w_sum_1_1, i32 %mul_1_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 919 'fadd' 'w_sum_1_1_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 920 [4/5] (7.25ns)   --->   "%w_sum_1_1_1 = fadd i32 %w_sum_1_1, i32 %mul_1_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 920 'fadd' 'w_sum_1_1_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 921 [3/5] (7.25ns)   --->   "%w_sum_1_1_1 = fadd i32 %w_sum_1_1, i32 %mul_1_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 921 'fadd' 'w_sum_1_1_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 922 [2/5] (7.25ns)   --->   "%w_sum_1_1_1 = fadd i32 %w_sum_1_1, i32 %mul_1_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 922 'fadd' 'w_sum_1_1_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 923 [1/5] (7.25ns)   --->   "%w_sum_1_1_1 = fadd i32 %w_sum_1_1, i32 %mul_1_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 923 'fadd' 'w_sum_1_1_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 924 [5/5] (7.25ns)   --->   "%w_sum_1_1_2 = fadd i32 %w_sum_1_1_1, i32 %mul_1_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 924 'fadd' 'w_sum_1_1_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 925 [4/5] (7.25ns)   --->   "%w_sum_1_1_2 = fadd i32 %w_sum_1_1_1, i32 %mul_1_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 925 'fadd' 'w_sum_1_1_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 926 [3/5] (7.25ns)   --->   "%w_sum_1_1_2 = fadd i32 %w_sum_1_1_1, i32 %mul_1_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 926 'fadd' 'w_sum_1_1_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 927 [2/5] (7.25ns)   --->   "%w_sum_1_1_2 = fadd i32 %w_sum_1_1_1, i32 %mul_1_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 927 'fadd' 'w_sum_1_1_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 928 [1/5] (7.25ns)   --->   "%w_sum_1_1_2 = fadd i32 %w_sum_1_1_1, i32 %mul_1_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 928 'fadd' 'w_sum_1_1_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 0.00>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 929 [5/5] (7.25ns)   --->   "%w_sum_1_1_3 = fadd i32 %w_sum_1_1_2, i32 %mul_1_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 929 'fadd' 'w_sum_1_1_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 930 [4/5] (7.25ns)   --->   "%w_sum_1_1_3 = fadd i32 %w_sum_1_1_2, i32 %mul_1_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 930 'fadd' 'w_sum_1_1_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 931 [3/5] (7.25ns)   --->   "%w_sum_1_1_3 = fadd i32 %w_sum_1_1_2, i32 %mul_1_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 931 'fadd' 'w_sum_1_1_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 932 [2/5] (7.25ns)   --->   "%w_sum_1_1_3 = fadd i32 %w_sum_1_1_2, i32 %mul_1_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 932 'fadd' 'w_sum_1_1_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 933 [1/5] (7.25ns)   --->   "%w_sum_1_1_3 = fadd i32 %w_sum_1_1_2, i32 %mul_1_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 933 'fadd' 'w_sum_1_1_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 934 [5/5] (7.25ns)   --->   "%w_sum_1_1_4 = fadd i32 %w_sum_1_1_3, i32 %mul_1_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 934 'fadd' 'w_sum_1_1_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 935 [4/5] (7.25ns)   --->   "%w_sum_1_1_4 = fadd i32 %w_sum_1_1_3, i32 %mul_1_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 935 'fadd' 'w_sum_1_1_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 936 [3/5] (7.25ns)   --->   "%w_sum_1_1_4 = fadd i32 %w_sum_1_1_3, i32 %mul_1_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 936 'fadd' 'w_sum_1_1_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 937 [2/5] (7.25ns)   --->   "%w_sum_1_1_4 = fadd i32 %w_sum_1_1_3, i32 %mul_1_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 937 'fadd' 'w_sum_1_1_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 938 [1/5] (7.25ns)   --->   "%w_sum_1_1_4 = fadd i32 %w_sum_1_1_3, i32 %mul_1_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 938 'fadd' 'w_sum_1_1_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 939 [5/5] (7.25ns)   --->   "%w_sum_1_1_5 = fadd i32 %w_sum_1_1_4, i32 %mul_1_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 939 'fadd' 'w_sum_1_1_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 940 [4/5] (7.25ns)   --->   "%w_sum_1_1_5 = fadd i32 %w_sum_1_1_4, i32 %mul_1_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 940 'fadd' 'w_sum_1_1_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 941 [3/5] (7.25ns)   --->   "%w_sum_1_1_5 = fadd i32 %w_sum_1_1_4, i32 %mul_1_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 941 'fadd' 'w_sum_1_1_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 942 [2/5] (7.25ns)   --->   "%w_sum_1_1_5 = fadd i32 %w_sum_1_1_4, i32 %mul_1_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 942 'fadd' 'w_sum_1_1_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 943 [1/5] (7.25ns)   --->   "%w_sum_1_1_5 = fadd i32 %w_sum_1_1_4, i32 %mul_1_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 943 'fadd' 'w_sum_1_1_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 944 [5/5] (7.25ns)   --->   "%w_sum_1_1_6 = fadd i32 %w_sum_1_1_5, i32 %mul_1_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 944 'fadd' 'w_sum_1_1_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 945 [4/5] (7.25ns)   --->   "%w_sum_1_1_6 = fadd i32 %w_sum_1_1_5, i32 %mul_1_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 945 'fadd' 'w_sum_1_1_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 946 [3/5] (7.25ns)   --->   "%w_sum_1_1_6 = fadd i32 %w_sum_1_1_5, i32 %mul_1_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 946 'fadd' 'w_sum_1_1_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 947 [2/5] (7.25ns)   --->   "%w_sum_1_1_6 = fadd i32 %w_sum_1_1_5, i32 %mul_1_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 947 'fadd' 'w_sum_1_1_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 948 [1/5] (7.25ns)   --->   "%w_sum_1_1_6 = fadd i32 %w_sum_1_1_5, i32 %mul_1_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 948 'fadd' 'w_sum_1_1_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 949 [5/5] (7.25ns)   --->   "%w_sum_1_2 = fadd i32 %w_sum_1_1_6, i32 %mul_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 949 'fadd' 'w_sum_1_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 950 [4/5] (7.25ns)   --->   "%w_sum_1_2 = fadd i32 %w_sum_1_1_6, i32 %mul_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 950 'fadd' 'w_sum_1_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 951 [3/5] (7.25ns)   --->   "%w_sum_1_2 = fadd i32 %w_sum_1_1_6, i32 %mul_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 951 'fadd' 'w_sum_1_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 952 [2/5] (7.25ns)   --->   "%w_sum_1_2 = fadd i32 %w_sum_1_1_6, i32 %mul_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 952 'fadd' 'w_sum_1_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.25>
ST_85 : Operation 953 [1/5] (7.25ns)   --->   "%w_sum_1_2 = fadd i32 %w_sum_1_1_6, i32 %mul_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 953 'fadd' 'w_sum_1_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 954 [5/5] (7.25ns)   --->   "%w_sum_1_2_1 = fadd i32 %w_sum_1_2, i32 %mul_2_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 954 'fadd' 'w_sum_1_2_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 955 [4/5] (7.25ns)   --->   "%w_sum_1_2_1 = fadd i32 %w_sum_1_2, i32 %mul_2_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 955 'fadd' 'w_sum_1_2_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 956 [3/5] (7.25ns)   --->   "%w_sum_1_2_1 = fadd i32 %w_sum_1_2, i32 %mul_2_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 956 'fadd' 'w_sum_1_2_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 957 [2/5] (7.25ns)   --->   "%w_sum_1_2_1 = fadd i32 %w_sum_1_2, i32 %mul_2_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 957 'fadd' 'w_sum_1_2_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 958 [1/5] (7.25ns)   --->   "%w_sum_1_2_1 = fadd i32 %w_sum_1_2, i32 %mul_2_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 958 'fadd' 'w_sum_1_2_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 959 [5/5] (7.25ns)   --->   "%w_sum_1_2_2 = fadd i32 %w_sum_1_2_1, i32 %mul_2_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 959 'fadd' 'w_sum_1_2_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 960 [4/5] (7.25ns)   --->   "%w_sum_1_2_2 = fadd i32 %w_sum_1_2_1, i32 %mul_2_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 960 'fadd' 'w_sum_1_2_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 961 [3/5] (7.25ns)   --->   "%w_sum_1_2_2 = fadd i32 %w_sum_1_2_1, i32 %mul_2_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 961 'fadd' 'w_sum_1_2_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 962 [2/5] (7.25ns)   --->   "%w_sum_1_2_2 = fadd i32 %w_sum_1_2_1, i32 %mul_2_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 962 'fadd' 'w_sum_1_2_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 963 [1/5] (7.25ns)   --->   "%w_sum_1_2_2 = fadd i32 %w_sum_1_2_1, i32 %mul_2_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 963 'fadd' 'w_sum_1_2_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.25>
ST_96 : Operation 964 [5/5] (7.25ns)   --->   "%w_sum_1_2_3 = fadd i32 %w_sum_1_2_2, i32 %mul_2_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 964 'fadd' 'w_sum_1_2_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 965 [4/5] (7.25ns)   --->   "%w_sum_1_2_3 = fadd i32 %w_sum_1_2_2, i32 %mul_2_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 965 'fadd' 'w_sum_1_2_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 966 [3/5] (7.25ns)   --->   "%w_sum_1_2_3 = fadd i32 %w_sum_1_2_2, i32 %mul_2_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 966 'fadd' 'w_sum_1_2_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 967 [2/5] (7.25ns)   --->   "%w_sum_1_2_3 = fadd i32 %w_sum_1_2_2, i32 %mul_2_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 967 'fadd' 'w_sum_1_2_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 968 [1/5] (7.25ns)   --->   "%w_sum_1_2_3 = fadd i32 %w_sum_1_2_2, i32 %mul_2_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 968 'fadd' 'w_sum_1_2_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 969 [5/5] (7.25ns)   --->   "%w_sum_1_2_4 = fadd i32 %w_sum_1_2_3, i32 %mul_2_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 969 'fadd' 'w_sum_1_2_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.25>
ST_102 : Operation 970 [4/5] (7.25ns)   --->   "%w_sum_1_2_4 = fadd i32 %w_sum_1_2_3, i32 %mul_2_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 970 'fadd' 'w_sum_1_2_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 971 [3/5] (7.25ns)   --->   "%w_sum_1_2_4 = fadd i32 %w_sum_1_2_3, i32 %mul_2_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 971 'fadd' 'w_sum_1_2_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 972 [2/5] (7.25ns)   --->   "%w_sum_1_2_4 = fadd i32 %w_sum_1_2_3, i32 %mul_2_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 972 'fadd' 'w_sum_1_2_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 973 [1/5] (7.25ns)   --->   "%w_sum_1_2_4 = fadd i32 %w_sum_1_2_3, i32 %mul_2_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 973 'fadd' 'w_sum_1_2_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 974 [5/5] (7.25ns)   --->   "%w_sum_1_2_5 = fadd i32 %w_sum_1_2_4, i32 %mul_2_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 974 'fadd' 'w_sum_1_2_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 975 [4/5] (7.25ns)   --->   "%w_sum_1_2_5 = fadd i32 %w_sum_1_2_4, i32 %mul_2_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 975 'fadd' 'w_sum_1_2_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 976 [3/5] (7.25ns)   --->   "%w_sum_1_2_5 = fadd i32 %w_sum_1_2_4, i32 %mul_2_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 976 'fadd' 'w_sum_1_2_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 977 [2/5] (7.25ns)   --->   "%w_sum_1_2_5 = fadd i32 %w_sum_1_2_4, i32 %mul_2_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 977 'fadd' 'w_sum_1_2_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 978 [1/5] (7.25ns)   --->   "%w_sum_1_2_5 = fadd i32 %w_sum_1_2_4, i32 %mul_2_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 978 'fadd' 'w_sum_1_2_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 0.00>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 979 [5/5] (7.25ns)   --->   "%w_sum_1_2_6 = fadd i32 %w_sum_1_2_5, i32 %mul_2_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 979 'fadd' 'w_sum_1_2_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 980 [4/5] (7.25ns)   --->   "%w_sum_1_2_6 = fadd i32 %w_sum_1_2_5, i32 %mul_2_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 980 'fadd' 'w_sum_1_2_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.25>
ST_114 : Operation 981 [3/5] (7.25ns)   --->   "%w_sum_1_2_6 = fadd i32 %w_sum_1_2_5, i32 %mul_2_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 981 'fadd' 'w_sum_1_2_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 982 [2/5] (7.25ns)   --->   "%w_sum_1_2_6 = fadd i32 %w_sum_1_2_5, i32 %mul_2_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 982 'fadd' 'w_sum_1_2_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 983 [1/5] (7.25ns)   --->   "%w_sum_1_2_6 = fadd i32 %w_sum_1_2_5, i32 %mul_2_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 983 'fadd' 'w_sum_1_2_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 984 [5/5] (7.25ns)   --->   "%w_sum_1_3 = fadd i32 %w_sum_1_2_6, i32 %mul_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 984 'fadd' 'w_sum_1_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 985 [4/5] (7.25ns)   --->   "%w_sum_1_3 = fadd i32 %w_sum_1_2_6, i32 %mul_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 985 'fadd' 'w_sum_1_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 986 [3/5] (7.25ns)   --->   "%w_sum_1_3 = fadd i32 %w_sum_1_2_6, i32 %mul_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 986 'fadd' 'w_sum_1_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.25>
ST_120 : Operation 987 [2/5] (7.25ns)   --->   "%w_sum_1_3 = fadd i32 %w_sum_1_2_6, i32 %mul_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 987 'fadd' 'w_sum_1_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.25>
ST_121 : Operation 988 [1/5] (7.25ns)   --->   "%w_sum_1_3 = fadd i32 %w_sum_1_2_6, i32 %mul_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 988 'fadd' 'w_sum_1_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 989 [5/5] (7.25ns)   --->   "%w_sum_1_3_1 = fadd i32 %w_sum_1_3, i32 %mul_3_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 989 'fadd' 'w_sum_1_3_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 990 [4/5] (7.25ns)   --->   "%w_sum_1_3_1 = fadd i32 %w_sum_1_3, i32 %mul_3_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 990 'fadd' 'w_sum_1_3_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 991 [3/5] (7.25ns)   --->   "%w_sum_1_3_1 = fadd i32 %w_sum_1_3, i32 %mul_3_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 991 'fadd' 'w_sum_1_3_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 992 [2/5] (7.25ns)   --->   "%w_sum_1_3_1 = fadd i32 %w_sum_1_3, i32 %mul_3_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 992 'fadd' 'w_sum_1_3_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.25>
ST_126 : Operation 993 [1/5] (7.25ns)   --->   "%w_sum_1_3_1 = fadd i32 %w_sum_1_3, i32 %mul_3_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 993 'fadd' 'w_sum_1_3_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 994 [5/5] (7.25ns)   --->   "%w_sum_1_3_2 = fadd i32 %w_sum_1_3_1, i32 %mul_3_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 994 'fadd' 'w_sum_1_3_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 995 [4/5] (7.25ns)   --->   "%w_sum_1_3_2 = fadd i32 %w_sum_1_3_1, i32 %mul_3_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 995 'fadd' 'w_sum_1_3_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 996 [3/5] (7.25ns)   --->   "%w_sum_1_3_2 = fadd i32 %w_sum_1_3_1, i32 %mul_3_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 996 'fadd' 'w_sum_1_3_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 997 [2/5] (7.25ns)   --->   "%w_sum_1_3_2 = fadd i32 %w_sum_1_3_1, i32 %mul_3_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 997 'fadd' 'w_sum_1_3_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.25>
ST_131 : Operation 998 [1/5] (7.25ns)   --->   "%w_sum_1_3_2 = fadd i32 %w_sum_1_3_1, i32 %mul_3_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 998 'fadd' 'w_sum_1_3_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.25>
ST_132 : Operation 999 [5/5] (7.25ns)   --->   "%w_sum_1_3_3 = fadd i32 %w_sum_1_3_2, i32 %mul_3_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 999 'fadd' 'w_sum_1_3_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 1000 [4/5] (7.25ns)   --->   "%w_sum_1_3_3 = fadd i32 %w_sum_1_3_2, i32 %mul_3_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1000 'fadd' 'w_sum_1_3_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.25>
ST_134 : Operation 1001 [3/5] (7.25ns)   --->   "%w_sum_1_3_3 = fadd i32 %w_sum_1_3_2, i32 %mul_3_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1001 'fadd' 'w_sum_1_3_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 1002 [2/5] (7.25ns)   --->   "%w_sum_1_3_3 = fadd i32 %w_sum_1_3_2, i32 %mul_3_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1002 'fadd' 'w_sum_1_3_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.25>
ST_136 : Operation 1003 [1/5] (7.25ns)   --->   "%w_sum_1_3_3 = fadd i32 %w_sum_1_3_2, i32 %mul_3_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1003 'fadd' 'w_sum_1_3_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 1004 [5/5] (7.25ns)   --->   "%w_sum_1_3_4 = fadd i32 %w_sum_1_3_3, i32 %mul_3_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1004 'fadd' 'w_sum_1_3_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.25>
ST_138 : Operation 1005 [4/5] (7.25ns)   --->   "%w_sum_1_3_4 = fadd i32 %w_sum_1_3_3, i32 %mul_3_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1005 'fadd' 'w_sum_1_3_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 1006 [3/5] (7.25ns)   --->   "%w_sum_1_3_4 = fadd i32 %w_sum_1_3_3, i32 %mul_3_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1006 'fadd' 'w_sum_1_3_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 1007 [2/5] (7.25ns)   --->   "%w_sum_1_3_4 = fadd i32 %w_sum_1_3_3, i32 %mul_3_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1007 'fadd' 'w_sum_1_3_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.25>
ST_141 : Operation 1008 [1/5] (7.25ns)   --->   "%w_sum_1_3_4 = fadd i32 %w_sum_1_3_3, i32 %mul_3_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1008 'fadd' 'w_sum_1_3_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 1009 [5/5] (7.25ns)   --->   "%w_sum_1_3_5 = fadd i32 %w_sum_1_3_4, i32 %mul_3_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1009 'fadd' 'w_sum_1_3_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 1010 [4/5] (7.25ns)   --->   "%w_sum_1_3_5 = fadd i32 %w_sum_1_3_4, i32 %mul_3_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1010 'fadd' 'w_sum_1_3_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 1011 [3/5] (7.25ns)   --->   "%w_sum_1_3_5 = fadd i32 %w_sum_1_3_4, i32 %mul_3_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1011 'fadd' 'w_sum_1_3_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 1012 [2/5] (7.25ns)   --->   "%w_sum_1_3_5 = fadd i32 %w_sum_1_3_4, i32 %mul_3_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1012 'fadd' 'w_sum_1_3_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.25>
ST_146 : Operation 1013 [1/5] (7.25ns)   --->   "%w_sum_1_3_5 = fadd i32 %w_sum_1_3_4, i32 %mul_3_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1013 'fadd' 'w_sum_1_3_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.25>
ST_147 : Operation 1014 [5/5] (7.25ns)   --->   "%w_sum_1_3_6 = fadd i32 %w_sum_1_3_5, i32 %mul_3_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1014 'fadd' 'w_sum_1_3_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.25>
ST_148 : Operation 1015 [4/5] (7.25ns)   --->   "%w_sum_1_3_6 = fadd i32 %w_sum_1_3_5, i32 %mul_3_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1015 'fadd' 'w_sum_1_3_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.25>
ST_149 : Operation 1016 [3/5] (7.25ns)   --->   "%w_sum_1_3_6 = fadd i32 %w_sum_1_3_5, i32 %mul_3_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1016 'fadd' 'w_sum_1_3_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.25>
ST_150 : Operation 1017 [2/5] (7.25ns)   --->   "%w_sum_1_3_6 = fadd i32 %w_sum_1_3_5, i32 %mul_3_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1017 'fadd' 'w_sum_1_3_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.25>
ST_151 : Operation 1018 [1/5] (7.25ns)   --->   "%w_sum_1_3_6 = fadd i32 %w_sum_1_3_5, i32 %mul_3_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1018 'fadd' 'w_sum_1_3_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.25>
ST_152 : Operation 1019 [5/5] (7.25ns)   --->   "%w_sum_1_4 = fadd i32 %w_sum_1_3_6, i32 %mul_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1019 'fadd' 'w_sum_1_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.25>
ST_153 : Operation 1020 [4/5] (7.25ns)   --->   "%w_sum_1_4 = fadd i32 %w_sum_1_3_6, i32 %mul_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1020 'fadd' 'w_sum_1_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.25>
ST_154 : Operation 1021 [3/5] (7.25ns)   --->   "%w_sum_1_4 = fadd i32 %w_sum_1_3_6, i32 %mul_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1021 'fadd' 'w_sum_1_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.25>
ST_155 : Operation 1022 [2/5] (7.25ns)   --->   "%w_sum_1_4 = fadd i32 %w_sum_1_3_6, i32 %mul_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1022 'fadd' 'w_sum_1_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 1023 [1/5] (7.25ns)   --->   "%w_sum_1_4 = fadd i32 %w_sum_1_3_6, i32 %mul_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1023 'fadd' 'w_sum_1_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 1024 [5/5] (7.25ns)   --->   "%w_sum_1_4_1 = fadd i32 %w_sum_1_4, i32 %mul_4_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1024 'fadd' 'w_sum_1_4_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 1025 [4/5] (7.25ns)   --->   "%w_sum_1_4_1 = fadd i32 %w_sum_1_4, i32 %mul_4_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1025 'fadd' 'w_sum_1_4_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 1026 [3/5] (7.25ns)   --->   "%w_sum_1_4_1 = fadd i32 %w_sum_1_4, i32 %mul_4_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1026 'fadd' 'w_sum_1_4_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 1027 [2/5] (7.25ns)   --->   "%w_sum_1_4_1 = fadd i32 %w_sum_1_4, i32 %mul_4_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1027 'fadd' 'w_sum_1_4_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.25>
ST_161 : Operation 1028 [1/5] (7.25ns)   --->   "%w_sum_1_4_1 = fadd i32 %w_sum_1_4, i32 %mul_4_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1028 'fadd' 'w_sum_1_4_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 0.00>

State 163 <SV = 162> <Delay = 7.25>
ST_163 : Operation 1029 [5/5] (7.25ns)   --->   "%w_sum_1_4_2 = fadd i32 %w_sum_1_4_1, i32 %mul_4_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1029 'fadd' 'w_sum_1_4_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.25>
ST_164 : Operation 1030 [4/5] (7.25ns)   --->   "%w_sum_1_4_2 = fadd i32 %w_sum_1_4_1, i32 %mul_4_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1030 'fadd' 'w_sum_1_4_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.25>
ST_165 : Operation 1031 [3/5] (7.25ns)   --->   "%w_sum_1_4_2 = fadd i32 %w_sum_1_4_1, i32 %mul_4_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1031 'fadd' 'w_sum_1_4_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.25>
ST_166 : Operation 1032 [2/5] (7.25ns)   --->   "%w_sum_1_4_2 = fadd i32 %w_sum_1_4_1, i32 %mul_4_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1032 'fadd' 'w_sum_1_4_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.25>
ST_167 : Operation 1033 [1/5] (7.25ns)   --->   "%w_sum_1_4_2 = fadd i32 %w_sum_1_4_1, i32 %mul_4_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1033 'fadd' 'w_sum_1_4_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.25>
ST_168 : Operation 1034 [5/5] (7.25ns)   --->   "%w_sum_1_4_3 = fadd i32 %w_sum_1_4_2, i32 %mul_4_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1034 'fadd' 'w_sum_1_4_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.25>
ST_169 : Operation 1035 [4/5] (7.25ns)   --->   "%w_sum_1_4_3 = fadd i32 %w_sum_1_4_2, i32 %mul_4_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1035 'fadd' 'w_sum_1_4_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.25>
ST_170 : Operation 1036 [3/5] (7.25ns)   --->   "%w_sum_1_4_3 = fadd i32 %w_sum_1_4_2, i32 %mul_4_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1036 'fadd' 'w_sum_1_4_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.25>
ST_171 : Operation 1037 [2/5] (7.25ns)   --->   "%w_sum_1_4_3 = fadd i32 %w_sum_1_4_2, i32 %mul_4_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1037 'fadd' 'w_sum_1_4_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.25>
ST_172 : Operation 1038 [1/5] (7.25ns)   --->   "%w_sum_1_4_3 = fadd i32 %w_sum_1_4_2, i32 %mul_4_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1038 'fadd' 'w_sum_1_4_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 7.25>
ST_173 : Operation 1039 [5/5] (7.25ns)   --->   "%w_sum_1_4_4 = fadd i32 %w_sum_1_4_3, i32 %mul_4_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1039 'fadd' 'w_sum_1_4_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 7.25>
ST_174 : Operation 1040 [4/5] (7.25ns)   --->   "%w_sum_1_4_4 = fadd i32 %w_sum_1_4_3, i32 %mul_4_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1040 'fadd' 'w_sum_1_4_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.25>
ST_175 : Operation 1041 [3/5] (7.25ns)   --->   "%w_sum_1_4_4 = fadd i32 %w_sum_1_4_3, i32 %mul_4_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1041 'fadd' 'w_sum_1_4_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.25>
ST_176 : Operation 1042 [2/5] (7.25ns)   --->   "%w_sum_1_4_4 = fadd i32 %w_sum_1_4_3, i32 %mul_4_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1042 'fadd' 'w_sum_1_4_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.25>
ST_177 : Operation 1043 [1/5] (7.25ns)   --->   "%w_sum_1_4_4 = fadd i32 %w_sum_1_4_3, i32 %mul_4_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1043 'fadd' 'w_sum_1_4_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 7.25>
ST_178 : Operation 1044 [5/5] (7.25ns)   --->   "%w_sum_1_4_5 = fadd i32 %w_sum_1_4_4, i32 %mul_4_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1044 'fadd' 'w_sum_1_4_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 7.25>
ST_179 : Operation 1045 [4/5] (7.25ns)   --->   "%w_sum_1_4_5 = fadd i32 %w_sum_1_4_4, i32 %mul_4_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1045 'fadd' 'w_sum_1_4_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.25>
ST_180 : Operation 1046 [3/5] (7.25ns)   --->   "%w_sum_1_4_5 = fadd i32 %w_sum_1_4_4, i32 %mul_4_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1046 'fadd' 'w_sum_1_4_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.25>
ST_181 : Operation 1047 [2/5] (7.25ns)   --->   "%w_sum_1_4_5 = fadd i32 %w_sum_1_4_4, i32 %mul_4_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1047 'fadd' 'w_sum_1_4_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 7.25>
ST_182 : Operation 1048 [1/5] (7.25ns)   --->   "%w_sum_1_4_5 = fadd i32 %w_sum_1_4_4, i32 %mul_4_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1048 'fadd' 'w_sum_1_4_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 7.25>
ST_183 : Operation 1049 [5/5] (7.25ns)   --->   "%w_sum_1_4_6 = fadd i32 %w_sum_1_4_5, i32 %mul_4_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1049 'fadd' 'w_sum_1_4_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.25>
ST_184 : Operation 1050 [4/5] (7.25ns)   --->   "%w_sum_1_4_6 = fadd i32 %w_sum_1_4_5, i32 %mul_4_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1050 'fadd' 'w_sum_1_4_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 7.25>
ST_185 : Operation 1051 [3/5] (7.25ns)   --->   "%w_sum_1_4_6 = fadd i32 %w_sum_1_4_5, i32 %mul_4_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1051 'fadd' 'w_sum_1_4_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 7.25>
ST_186 : Operation 1052 [2/5] (7.25ns)   --->   "%w_sum_1_4_6 = fadd i32 %w_sum_1_4_5, i32 %mul_4_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1052 'fadd' 'w_sum_1_4_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 7.25>
ST_187 : Operation 1053 [1/5] (7.25ns)   --->   "%w_sum_1_4_6 = fadd i32 %w_sum_1_4_5, i32 %mul_4_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1053 'fadd' 'w_sum_1_4_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.25>
ST_188 : Operation 1054 [5/5] (7.25ns)   --->   "%w_sum_1_5 = fadd i32 %w_sum_1_4_6, i32 %mul_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1054 'fadd' 'w_sum_1_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.25>
ST_189 : Operation 1055 [4/5] (7.25ns)   --->   "%w_sum_1_5 = fadd i32 %w_sum_1_4_6, i32 %mul_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1055 'fadd' 'w_sum_1_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 7.25>
ST_190 : Operation 1056 [3/5] (7.25ns)   --->   "%w_sum_1_5 = fadd i32 %w_sum_1_4_6, i32 %mul_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1056 'fadd' 'w_sum_1_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 7.25>
ST_191 : Operation 1057 [2/5] (7.25ns)   --->   "%w_sum_1_5 = fadd i32 %w_sum_1_4_6, i32 %mul_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1057 'fadd' 'w_sum_1_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.25>
ST_192 : Operation 1058 [1/5] (7.25ns)   --->   "%w_sum_1_5 = fadd i32 %w_sum_1_4_6, i32 %mul_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1058 'fadd' 'w_sum_1_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 7.25>
ST_193 : Operation 1059 [5/5] (7.25ns)   --->   "%w_sum_1_5_1 = fadd i32 %w_sum_1_5, i32 %mul_5_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1059 'fadd' 'w_sum_1_5_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 7.25>
ST_194 : Operation 1060 [4/5] (7.25ns)   --->   "%w_sum_1_5_1 = fadd i32 %w_sum_1_5, i32 %mul_5_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1060 'fadd' 'w_sum_1_5_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 7.25>
ST_195 : Operation 1061 [3/5] (7.25ns)   --->   "%w_sum_1_5_1 = fadd i32 %w_sum_1_5, i32 %mul_5_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1061 'fadd' 'w_sum_1_5_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 7.25>
ST_196 : Operation 1062 [2/5] (7.25ns)   --->   "%w_sum_1_5_1 = fadd i32 %w_sum_1_5, i32 %mul_5_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1062 'fadd' 'w_sum_1_5_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 7.25>
ST_197 : Operation 1063 [1/5] (7.25ns)   --->   "%w_sum_1_5_1 = fadd i32 %w_sum_1_5, i32 %mul_5_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1063 'fadd' 'w_sum_1_5_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 7.25>
ST_198 : Operation 1064 [5/5] (7.25ns)   --->   "%w_sum_1_5_2 = fadd i32 %w_sum_1_5_1, i32 %mul_5_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1064 'fadd' 'w_sum_1_5_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 7.25>
ST_199 : Operation 1065 [4/5] (7.25ns)   --->   "%w_sum_1_5_2 = fadd i32 %w_sum_1_5_1, i32 %mul_5_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1065 'fadd' 'w_sum_1_5_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.25>
ST_200 : Operation 1066 [3/5] (7.25ns)   --->   "%w_sum_1_5_2 = fadd i32 %w_sum_1_5_1, i32 %mul_5_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1066 'fadd' 'w_sum_1_5_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 7.25>
ST_201 : Operation 1067 [2/5] (7.25ns)   --->   "%w_sum_1_5_2 = fadd i32 %w_sum_1_5_1, i32 %mul_5_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1067 'fadd' 'w_sum_1_5_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 7.25>
ST_202 : Operation 1068 [1/5] (7.25ns)   --->   "%w_sum_1_5_2 = fadd i32 %w_sum_1_5_1, i32 %mul_5_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1068 'fadd' 'w_sum_1_5_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 7.25>
ST_203 : Operation 1069 [5/5] (7.25ns)   --->   "%w_sum_1_5_3 = fadd i32 %w_sum_1_5_2, i32 %mul_5_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1069 'fadd' 'w_sum_1_5_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 7.25>
ST_204 : Operation 1070 [4/5] (7.25ns)   --->   "%w_sum_1_5_3 = fadd i32 %w_sum_1_5_2, i32 %mul_5_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1070 'fadd' 'w_sum_1_5_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 7.25>
ST_205 : Operation 1071 [3/5] (7.25ns)   --->   "%w_sum_1_5_3 = fadd i32 %w_sum_1_5_2, i32 %mul_5_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1071 'fadd' 'w_sum_1_5_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 7.25>
ST_206 : Operation 1072 [2/5] (7.25ns)   --->   "%w_sum_1_5_3 = fadd i32 %w_sum_1_5_2, i32 %mul_5_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1072 'fadd' 'w_sum_1_5_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 7.25>
ST_207 : Operation 1073 [1/5] (7.25ns)   --->   "%w_sum_1_5_3 = fadd i32 %w_sum_1_5_2, i32 %mul_5_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1073 'fadd' 'w_sum_1_5_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 7.25>
ST_208 : Operation 1074 [5/5] (7.25ns)   --->   "%w_sum_1_5_4 = fadd i32 %w_sum_1_5_3, i32 %mul_5_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1074 'fadd' 'w_sum_1_5_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 7.25>
ST_209 : Operation 1075 [4/5] (7.25ns)   --->   "%w_sum_1_5_4 = fadd i32 %w_sum_1_5_3, i32 %mul_5_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1075 'fadd' 'w_sum_1_5_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 7.25>
ST_210 : Operation 1076 [3/5] (7.25ns)   --->   "%w_sum_1_5_4 = fadd i32 %w_sum_1_5_3, i32 %mul_5_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1076 'fadd' 'w_sum_1_5_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 7.25>
ST_211 : Operation 1077 [2/5] (7.25ns)   --->   "%w_sum_1_5_4 = fadd i32 %w_sum_1_5_3, i32 %mul_5_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1077 'fadd' 'w_sum_1_5_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 7.25>
ST_212 : Operation 1078 [1/5] (7.25ns)   --->   "%w_sum_1_5_4 = fadd i32 %w_sum_1_5_3, i32 %mul_5_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1078 'fadd' 'w_sum_1_5_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 0.00>

State 214 <SV = 213> <Delay = 7.25>
ST_214 : Operation 1079 [5/5] (7.25ns)   --->   "%w_sum_1_5_5 = fadd i32 %w_sum_1_5_4, i32 %mul_5_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1079 'fadd' 'w_sum_1_5_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 7.25>
ST_215 : Operation 1080 [4/5] (7.25ns)   --->   "%w_sum_1_5_5 = fadd i32 %w_sum_1_5_4, i32 %mul_5_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1080 'fadd' 'w_sum_1_5_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 7.25>
ST_216 : Operation 1081 [3/5] (7.25ns)   --->   "%w_sum_1_5_5 = fadd i32 %w_sum_1_5_4, i32 %mul_5_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1081 'fadd' 'w_sum_1_5_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 7.25>
ST_217 : Operation 1082 [2/5] (7.25ns)   --->   "%w_sum_1_5_5 = fadd i32 %w_sum_1_5_4, i32 %mul_5_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1082 'fadd' 'w_sum_1_5_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 7.25>
ST_218 : Operation 1083 [1/5] (7.25ns)   --->   "%w_sum_1_5_5 = fadd i32 %w_sum_1_5_4, i32 %mul_5_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1083 'fadd' 'w_sum_1_5_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 7.25>
ST_219 : Operation 1084 [5/5] (7.25ns)   --->   "%w_sum_1_5_6 = fadd i32 %w_sum_1_5_5, i32 %mul_5_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1084 'fadd' 'w_sum_1_5_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 7.25>
ST_220 : Operation 1085 [4/5] (7.25ns)   --->   "%w_sum_1_5_6 = fadd i32 %w_sum_1_5_5, i32 %mul_5_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1085 'fadd' 'w_sum_1_5_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 7.25>
ST_221 : Operation 1086 [3/5] (7.25ns)   --->   "%w_sum_1_5_6 = fadd i32 %w_sum_1_5_5, i32 %mul_5_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1086 'fadd' 'w_sum_1_5_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 7.25>
ST_222 : Operation 1087 [2/5] (7.25ns)   --->   "%w_sum_1_5_6 = fadd i32 %w_sum_1_5_5, i32 %mul_5_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1087 'fadd' 'w_sum_1_5_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 7.25>
ST_223 : Operation 1088 [1/5] (7.25ns)   --->   "%w_sum_1_5_6 = fadd i32 %w_sum_1_5_5, i32 %mul_5_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1088 'fadd' 'w_sum_1_5_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 7.25>
ST_224 : Operation 1089 [5/5] (7.25ns)   --->   "%w_sum_1_6 = fadd i32 %w_sum_1_5_6, i32 %mul_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1089 'fadd' 'w_sum_1_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 7.25>
ST_225 : Operation 1090 [4/5] (7.25ns)   --->   "%w_sum_1_6 = fadd i32 %w_sum_1_5_6, i32 %mul_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1090 'fadd' 'w_sum_1_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 7.25>
ST_226 : Operation 1091 [3/5] (7.25ns)   --->   "%w_sum_1_6 = fadd i32 %w_sum_1_5_6, i32 %mul_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1091 'fadd' 'w_sum_1_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 7.25>
ST_227 : Operation 1092 [2/5] (7.25ns)   --->   "%w_sum_1_6 = fadd i32 %w_sum_1_5_6, i32 %mul_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1092 'fadd' 'w_sum_1_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 7.25>
ST_228 : Operation 1093 [1/5] (7.25ns)   --->   "%w_sum_1_6 = fadd i32 %w_sum_1_5_6, i32 %mul_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1093 'fadd' 'w_sum_1_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 7.25>
ST_229 : Operation 1094 [5/5] (7.25ns)   --->   "%w_sum_1_6_1 = fadd i32 %w_sum_1_6, i32 %mul_6_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1094 'fadd' 'w_sum_1_6_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 7.25>
ST_230 : Operation 1095 [4/5] (7.25ns)   --->   "%w_sum_1_6_1 = fadd i32 %w_sum_1_6, i32 %mul_6_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1095 'fadd' 'w_sum_1_6_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 7.25>
ST_231 : Operation 1096 [3/5] (7.25ns)   --->   "%w_sum_1_6_1 = fadd i32 %w_sum_1_6, i32 %mul_6_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1096 'fadd' 'w_sum_1_6_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 7.25>
ST_232 : Operation 1097 [2/5] (7.25ns)   --->   "%w_sum_1_6_1 = fadd i32 %w_sum_1_6, i32 %mul_6_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1097 'fadd' 'w_sum_1_6_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 7.25>
ST_233 : Operation 1098 [1/5] (7.25ns)   --->   "%w_sum_1_6_1 = fadd i32 %w_sum_1_6, i32 %mul_6_1" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1098 'fadd' 'w_sum_1_6_1' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 7.25>
ST_234 : Operation 1099 [5/5] (7.25ns)   --->   "%w_sum_1_6_2 = fadd i32 %w_sum_1_6_1, i32 %mul_6_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1099 'fadd' 'w_sum_1_6_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 7.25>
ST_235 : Operation 1100 [4/5] (7.25ns)   --->   "%w_sum_1_6_2 = fadd i32 %w_sum_1_6_1, i32 %mul_6_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1100 'fadd' 'w_sum_1_6_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 7.25>
ST_236 : Operation 1101 [3/5] (7.25ns)   --->   "%w_sum_1_6_2 = fadd i32 %w_sum_1_6_1, i32 %mul_6_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1101 'fadd' 'w_sum_1_6_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 7.25>
ST_237 : Operation 1102 [2/5] (7.25ns)   --->   "%w_sum_1_6_2 = fadd i32 %w_sum_1_6_1, i32 %mul_6_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1102 'fadd' 'w_sum_1_6_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 7.25>
ST_238 : Operation 1103 [1/5] (7.25ns)   --->   "%w_sum_1_6_2 = fadd i32 %w_sum_1_6_1, i32 %mul_6_2" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1103 'fadd' 'w_sum_1_6_2' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 7.25>
ST_239 : Operation 1104 [5/5] (7.25ns)   --->   "%w_sum_1_6_3 = fadd i32 %w_sum_1_6_2, i32 %mul_6_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1104 'fadd' 'w_sum_1_6_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 7.25>
ST_240 : Operation 1105 [4/5] (7.25ns)   --->   "%w_sum_1_6_3 = fadd i32 %w_sum_1_6_2, i32 %mul_6_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1105 'fadd' 'w_sum_1_6_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 7.25>
ST_241 : Operation 1106 [3/5] (7.25ns)   --->   "%w_sum_1_6_3 = fadd i32 %w_sum_1_6_2, i32 %mul_6_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1106 'fadd' 'w_sum_1_6_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 7.25>
ST_242 : Operation 1107 [2/5] (7.25ns)   --->   "%w_sum_1_6_3 = fadd i32 %w_sum_1_6_2, i32 %mul_6_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1107 'fadd' 'w_sum_1_6_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 7.25>
ST_243 : Operation 1108 [1/5] (7.25ns)   --->   "%w_sum_1_6_3 = fadd i32 %w_sum_1_6_2, i32 %mul_6_3" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1108 'fadd' 'w_sum_1_6_3' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 7.25>
ST_244 : Operation 1109 [5/5] (7.25ns)   --->   "%w_sum_1_6_4 = fadd i32 %w_sum_1_6_3, i32 %mul_6_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1109 'fadd' 'w_sum_1_6_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 7.25>
ST_245 : Operation 1110 [4/5] (7.25ns)   --->   "%w_sum_1_6_4 = fadd i32 %w_sum_1_6_3, i32 %mul_6_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1110 'fadd' 'w_sum_1_6_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 7.25>
ST_246 : Operation 1111 [3/5] (7.25ns)   --->   "%w_sum_1_6_4 = fadd i32 %w_sum_1_6_3, i32 %mul_6_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1111 'fadd' 'w_sum_1_6_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 7.25>
ST_247 : Operation 1112 [2/5] (7.25ns)   --->   "%w_sum_1_6_4 = fadd i32 %w_sum_1_6_3, i32 %mul_6_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1112 'fadd' 'w_sum_1_6_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 7.25>
ST_248 : Operation 1113 [1/5] (7.25ns)   --->   "%w_sum_1_6_4 = fadd i32 %w_sum_1_6_3, i32 %mul_6_4" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1113 'fadd' 'w_sum_1_6_4' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 7.25>
ST_249 : Operation 1114 [5/5] (7.25ns)   --->   "%w_sum_1_6_5 = fadd i32 %w_sum_1_6_4, i32 %mul_6_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1114 'fadd' 'w_sum_1_6_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 7.25>
ST_250 : Operation 1115 [4/5] (7.25ns)   --->   "%w_sum_1_6_5 = fadd i32 %w_sum_1_6_4, i32 %mul_6_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1115 'fadd' 'w_sum_1_6_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 7.25>
ST_251 : Operation 1116 [3/5] (7.25ns)   --->   "%w_sum_1_6_5 = fadd i32 %w_sum_1_6_4, i32 %mul_6_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1116 'fadd' 'w_sum_1_6_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 7.25>
ST_252 : Operation 1117 [2/5] (7.25ns)   --->   "%w_sum_1_6_5 = fadd i32 %w_sum_1_6_4, i32 %mul_6_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1117 'fadd' 'w_sum_1_6_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 7.25>
ST_253 : Operation 1118 [1/5] (7.25ns)   --->   "%w_sum_1_6_5 = fadd i32 %w_sum_1_6_4, i32 %mul_6_5" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1118 'fadd' 'w_sum_1_6_5' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 7.25>
ST_254 : Operation 1119 [5/5] (7.25ns)   --->   "%w_sum_1_6_6 = fadd i32 %w_sum_1_6_5, i32 %mul_6_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1119 'fadd' 'w_sum_1_6_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 7.25>
ST_255 : Operation 1120 [4/5] (7.25ns)   --->   "%w_sum_1_6_6 = fadd i32 %w_sum_1_6_5, i32 %mul_6_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1120 'fadd' 'w_sum_1_6_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 7.25>
ST_256 : Operation 1121 [3/5] (7.25ns)   --->   "%w_sum_1_6_6 = fadd i32 %w_sum_1_6_5, i32 %mul_6_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1121 'fadd' 'w_sum_1_6_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 7.25>
ST_257 : Operation 1122 [2/5] (7.25ns)   --->   "%w_sum_1_6_6 = fadd i32 %w_sum_1_6_5, i32 %mul_6_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1122 'fadd' 'w_sum_1_6_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 7.25>
ST_258 : Operation 1123 [1/5] (7.25ns)   --->   "%w_sum_1_6_6 = fadd i32 %w_sum_1_6_5, i32 %mul_6_6" [05-Vitis-HLS/conv.cc:50]   --->   Operation 1123 'fadd' 'w_sum_1_6_6' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 7.25>
ST_259 : Operation 1124 [5/5] (7.25ns)   --->   "%x_assign = fadd i32 %w_sum_1_6_6, i32 %tmp" [05-Vitis-HLS/conv.cc:54]   --->   Operation 1124 'fadd' 'x_assign' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 7.25>
ST_260 : Operation 1125 [4/5] (7.25ns)   --->   "%x_assign = fadd i32 %w_sum_1_6_6, i32 %tmp" [05-Vitis-HLS/conv.cc:54]   --->   Operation 1125 'fadd' 'x_assign' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 7.25>
ST_261 : Operation 1126 [3/5] (7.25ns)   --->   "%x_assign = fadd i32 %w_sum_1_6_6, i32 %tmp" [05-Vitis-HLS/conv.cc:54]   --->   Operation 1126 'fadd' 'x_assign' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 7.25>
ST_262 : Operation 1127 [2/5] (7.25ns)   --->   "%x_assign = fadd i32 %w_sum_1_6_6, i32 %tmp" [05-Vitis-HLS/conv.cc:54]   --->   Operation 1127 'fadd' 'x_assign' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 7.25>
ST_263 : Operation 1128 [1/5] (7.25ns)   --->   "%x_assign = fadd i32 %w_sum_1_6_6, i32 %tmp" [05-Vitis-HLS/conv.cc:54]   --->   Operation 1128 'fadd' 'x_assign' <Predicate = (!icmp_ln25)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 5.43>
ST_264 : Operation 1129 [2/2] (5.43ns)   --->   "%tmp_57 = fcmp_ogt  i32 %x_assign, i32 0" [05-Vitis-HLS/conv.cc:7]   --->   Operation 1129 'fcmp' 'tmp_57' <Predicate = (!icmp_ln25)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 6.40>
ST_265 : Operation 1130 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %x_assign" [05-Vitis-HLS/conv.cc:7]   --->   Operation 1130 'bitcast' 'bitcast_ln7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_265 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30" [05-Vitis-HLS/conv.cc:7]   --->   Operation 1131 'partselect' 'tmp_56' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_265 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %bitcast_ln7" [05-Vitis-HLS/conv.cc:7]   --->   Operation 1132 'trunc' 'trunc_ln7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_265 : Operation 1133 [1/1] (1.55ns)   --->   "%icmp_ln7 = icmp_ne  i8 %tmp_56, i8 255" [05-Vitis-HLS/conv.cc:7]   --->   Operation 1133 'icmp' 'icmp_ln7' <Predicate = (!icmp_ln25)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1134 [1/1] (2.44ns)   --->   "%icmp_ln7_1 = icmp_eq  i23 %trunc_ln7, i23 0" [05-Vitis-HLS/conv.cc:7]   --->   Operation 1134 'icmp' 'icmp_ln7_1' <Predicate = (!icmp_ln25)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node select_ln8)   --->   "%or_ln7 = or i1 %icmp_ln7_1, i1 %icmp_ln7" [05-Vitis-HLS/conv.cc:7]   --->   Operation 1135 'or' 'or_ln7' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1136 [1/2] (5.43ns)   --->   "%tmp_57 = fcmp_ogt  i32 %x_assign, i32 0" [05-Vitis-HLS/conv.cc:7]   --->   Operation 1136 'fcmp' 'tmp_57' <Predicate = (!icmp_ln25)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node select_ln8)   --->   "%and_ln7 = and i1 %or_ln7, i1 %tmp_57" [05-Vitis-HLS/conv.cc:7]   --->   Operation 1137 'and' 'and_ln7' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1138 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln8 = select i1 %and_ln7, i32 %x_assign, i32 0" [05-Vitis-HLS/conv.cc:8]   --->   Operation 1138 'select' 'select_ln8' <Predicate = (!icmp_ln25)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 266 <SV = 265> <Delay = 3.56>
ST_266 : Operation 1139 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv_for_rows_pool_for_rows_pool_for_cols_str"   --->   Operation 1139 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_266 : Operation 1140 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 1140 'speclooptripcount' 'empty' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_266 : Operation 1141 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1141 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_266 : Operation 1142 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv_for_cols_pool_for_rows_pool_for_cols_str"   --->   Operation 1142 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_266 : Operation 1143 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1143 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_266 : Operation 1144 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pool_for_rows_pool_for_cols_str"   --->   Operation 1144 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_266 : Operation 1145 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1145 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_266 : Operation 1146 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [05-Vitis-HLS/conv.cc:21]   --->   Operation 1146 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_266 : Operation 1147 [1/1] (3.56ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %conv_to_pool_stream_V, i32 %select_ln8" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 1147 'write' 'write_ln174' <Predicate = (!icmp_ln25)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_266 : Operation 1148 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1148 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 267 <SV = 4> <Delay = 0.00>
ST_267 : Operation 1149 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [05-Vitis-HLS/conv.cc:59]   --->   Operation 1149 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.5ns.

 <State 1>: 1.83ns
The critical path consists of the following:
	wire read on port 'filter' [4]  (0 ns)
	'mux' operation ('tmp') [6]  (1.83 ns)

 <State 2>: 3.44ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten43', 05-Vitis-HLS/conv.cc:28) with incoming values : ('select_ln28_9', 05-Vitis-HLS/conv.cc:28) [11]  (0 ns)
	'icmp' operation ('icmp_ln28', 05-Vitis-HLS/conv.cc:28) [29]  (1.49 ns)
	'xor' operation ('xor_ln25', 05-Vitis-HLS/conv.cc:25) [39]  (0.978 ns)
	'and' operation ('and_ln25_1', 05-Vitis-HLS/conv.cc:25) [43]  (0.978 ns)

 <State 3>: 6.53ns
The critical path consists of the following:
	'or' operation ('or_ln28', 05-Vitis-HLS/conv.cc:28) [47]  (0.978 ns)
	'select' operation ('select_ln28', 05-Vitis-HLS/conv.cc:28) [48]  (0.993 ns)
	'add' operation ('add_ln33', 05-Vitis-HLS/conv.cc:33) [61]  (1.56 ns)
	'add' operation ('add_ln49_17', 05-Vitis-HLS/conv.cc:49) [67]  (1.78 ns)
	'select' operation ('select_ln33_1', 05-Vitis-HLS/conv.cc:33) [68]  (1.22 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	'add' operation ('add_ln49_2', 05-Vitis-HLS/conv.cc:49) [144]  (1.78 ns)
	'add' operation ('add_ln49_35', 05-Vitis-HLS/conv.cc:49) [146]  (1.64 ns)
	'getelementptr' operation ('pad_img_addr_1', 05-Vitis-HLS/conv.cc:49) [148]  (0 ns)
	'load' operation ('pad_img_load_1', 05-Vitis-HLS/conv.cc:49) on array 'pad_img' [167]  (3.25 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'add' operation ('add_ln49_3', 05-Vitis-HLS/conv.cc:49) [171]  (1.78 ns)
	'add' operation ('add_ln49_42', 05-Vitis-HLS/conv.cc:49) [173]  (1.64 ns)
	'getelementptr' operation ('pad_img_addr_2', 05-Vitis-HLS/conv.cc:49) [175]  (0 ns)
	'load' operation ('pad_img_load_2', 05-Vitis-HLS/conv.cc:49) on array 'pad_img' [194]  (3.25 ns)

 <State 6>: 6.67ns
The critical path consists of the following:
	'add' operation ('add_ln49_5', 05-Vitis-HLS/conv.cc:49) [225]  (1.78 ns)
	'add' operation ('add_ln49_56', 05-Vitis-HLS/conv.cc:49) [227]  (1.64 ns)
	'getelementptr' operation ('pad_img_addr_4', 05-Vitis-HLS/conv.cc:49) [229]  (0 ns)
	'load' operation ('pad_img_load_4', 05-Vitis-HLS/conv.cc:49) on array 'pad_img' [248]  (3.25 ns)

 <State 7>: 6.62ns
The critical path consists of the following:
	'add' operation ('add_ln49_20', 05-Vitis-HLS/conv.cc:49) [80]  (1.73 ns)
	'add' operation ('add_ln49_29', 05-Vitis-HLS/conv.cc:49) [121]  (1.64 ns)
	'getelementptr' operation ('pad_img_addr_7', 05-Vitis-HLS/conv.cc:49) [123]  (0 ns)
	'load' operation ('pad_img_load_7', 05-Vitis-HLS/conv.cc:49) on array 'pad_img' [306]  (3.25 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', 05-Vitis-HLS/conv.cc:50) [141]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', 05-Vitis-HLS/conv.cc:50) [141]  (5.7 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', 05-Vitis-HLS/conv.cc:50) [142]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', 05-Vitis-HLS/conv.cc:50) [142]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', 05-Vitis-HLS/conv.cc:50) [142]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', 05-Vitis-HLS/conv.cc:50) [142]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', 05-Vitis-HLS/conv.cc:50) [142]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_1', 05-Vitis-HLS/conv.cc:50) [169]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_1', 05-Vitis-HLS/conv.cc:50) [169]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_1', 05-Vitis-HLS/conv.cc:50) [169]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_1', 05-Vitis-HLS/conv.cc:50) [169]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_1', 05-Vitis-HLS/conv.cc:50) [169]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_2', 05-Vitis-HLS/conv.cc:50) [196]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_2', 05-Vitis-HLS/conv.cc:50) [196]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_2', 05-Vitis-HLS/conv.cc:50) [196]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_2', 05-Vitis-HLS/conv.cc:50) [196]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_2', 05-Vitis-HLS/conv.cc:50) [196]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_3', 05-Vitis-HLS/conv.cc:50) [223]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_3', 05-Vitis-HLS/conv.cc:50) [223]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_3', 05-Vitis-HLS/conv.cc:50) [223]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_3', 05-Vitis-HLS/conv.cc:50) [223]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_3', 05-Vitis-HLS/conv.cc:50) [223]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_4', 05-Vitis-HLS/conv.cc:50) [250]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_4', 05-Vitis-HLS/conv.cc:50) [250]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_4', 05-Vitis-HLS/conv.cc:50) [250]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_4', 05-Vitis-HLS/conv.cc:50) [250]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_4', 05-Vitis-HLS/conv.cc:50) [250]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_5', 05-Vitis-HLS/conv.cc:50) [277]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_5', 05-Vitis-HLS/conv.cc:50) [277]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_5', 05-Vitis-HLS/conv.cc:50) [277]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_5', 05-Vitis-HLS/conv.cc:50) [277]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_5', 05-Vitis-HLS/conv.cc:50) [277]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_6', 05-Vitis-HLS/conv.cc:50) [304]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_6', 05-Vitis-HLS/conv.cc:50) [304]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_6', 05-Vitis-HLS/conv.cc:50) [304]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_6', 05-Vitis-HLS/conv.cc:50) [304]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_0_6', 05-Vitis-HLS/conv.cc:50) [304]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1', 05-Vitis-HLS/conv.cc:50) [308]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1', 05-Vitis-HLS/conv.cc:50) [308]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1', 05-Vitis-HLS/conv.cc:50) [308]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1', 05-Vitis-HLS/conv.cc:50) [308]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1', 05-Vitis-HLS/conv.cc:50) [308]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_1', 05-Vitis-HLS/conv.cc:50) [312]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_1', 05-Vitis-HLS/conv.cc:50) [312]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_1', 05-Vitis-HLS/conv.cc:50) [312]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_1', 05-Vitis-HLS/conv.cc:50) [312]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_1', 05-Vitis-HLS/conv.cc:50) [312]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_2', 05-Vitis-HLS/conv.cc:50) [316]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_2', 05-Vitis-HLS/conv.cc:50) [316]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_2', 05-Vitis-HLS/conv.cc:50) [316]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_2', 05-Vitis-HLS/conv.cc:50) [316]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_2', 05-Vitis-HLS/conv.cc:50) [316]  (7.26 ns)

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_3', 05-Vitis-HLS/conv.cc:50) [320]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_3', 05-Vitis-HLS/conv.cc:50) [320]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_3', 05-Vitis-HLS/conv.cc:50) [320]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_3', 05-Vitis-HLS/conv.cc:50) [320]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_3', 05-Vitis-HLS/conv.cc:50) [320]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_4', 05-Vitis-HLS/conv.cc:50) [324]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_4', 05-Vitis-HLS/conv.cc:50) [324]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_4', 05-Vitis-HLS/conv.cc:50) [324]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_4', 05-Vitis-HLS/conv.cc:50) [324]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_4', 05-Vitis-HLS/conv.cc:50) [324]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_5', 05-Vitis-HLS/conv.cc:50) [328]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_5', 05-Vitis-HLS/conv.cc:50) [328]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_5', 05-Vitis-HLS/conv.cc:50) [328]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_5', 05-Vitis-HLS/conv.cc:50) [328]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_5', 05-Vitis-HLS/conv.cc:50) [328]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_6', 05-Vitis-HLS/conv.cc:50) [332]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_6', 05-Vitis-HLS/conv.cc:50) [332]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_6', 05-Vitis-HLS/conv.cc:50) [332]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_6', 05-Vitis-HLS/conv.cc:50) [332]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_1_6', 05-Vitis-HLS/conv.cc:50) [332]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2', 05-Vitis-HLS/conv.cc:50) [336]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2', 05-Vitis-HLS/conv.cc:50) [336]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2', 05-Vitis-HLS/conv.cc:50) [336]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2', 05-Vitis-HLS/conv.cc:50) [336]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2', 05-Vitis-HLS/conv.cc:50) [336]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_1', 05-Vitis-HLS/conv.cc:50) [340]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_1', 05-Vitis-HLS/conv.cc:50) [340]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_1', 05-Vitis-HLS/conv.cc:50) [340]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_1', 05-Vitis-HLS/conv.cc:50) [340]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_1', 05-Vitis-HLS/conv.cc:50) [340]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_2', 05-Vitis-HLS/conv.cc:50) [344]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_2', 05-Vitis-HLS/conv.cc:50) [344]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_2', 05-Vitis-HLS/conv.cc:50) [344]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_2', 05-Vitis-HLS/conv.cc:50) [344]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_2', 05-Vitis-HLS/conv.cc:50) [344]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_3', 05-Vitis-HLS/conv.cc:50) [348]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_3', 05-Vitis-HLS/conv.cc:50) [348]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_3', 05-Vitis-HLS/conv.cc:50) [348]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_3', 05-Vitis-HLS/conv.cc:50) [348]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_3', 05-Vitis-HLS/conv.cc:50) [348]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_4', 05-Vitis-HLS/conv.cc:50) [352]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_4', 05-Vitis-HLS/conv.cc:50) [352]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_4', 05-Vitis-HLS/conv.cc:50) [352]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_4', 05-Vitis-HLS/conv.cc:50) [352]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_4', 05-Vitis-HLS/conv.cc:50) [352]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_5', 05-Vitis-HLS/conv.cc:50) [356]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_5', 05-Vitis-HLS/conv.cc:50) [356]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_5', 05-Vitis-HLS/conv.cc:50) [356]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_5', 05-Vitis-HLS/conv.cc:50) [356]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_5', 05-Vitis-HLS/conv.cc:50) [356]  (7.26 ns)

 <State 111>: 0ns
The critical path consists of the following:

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_6', 05-Vitis-HLS/conv.cc:50) [360]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_6', 05-Vitis-HLS/conv.cc:50) [360]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_6', 05-Vitis-HLS/conv.cc:50) [360]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_6', 05-Vitis-HLS/conv.cc:50) [360]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_2_6', 05-Vitis-HLS/conv.cc:50) [360]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3', 05-Vitis-HLS/conv.cc:50) [364]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3', 05-Vitis-HLS/conv.cc:50) [364]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3', 05-Vitis-HLS/conv.cc:50) [364]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3', 05-Vitis-HLS/conv.cc:50) [364]  (7.26 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3', 05-Vitis-HLS/conv.cc:50) [364]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_1', 05-Vitis-HLS/conv.cc:50) [368]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_1', 05-Vitis-HLS/conv.cc:50) [368]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_1', 05-Vitis-HLS/conv.cc:50) [368]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_1', 05-Vitis-HLS/conv.cc:50) [368]  (7.26 ns)

 <State 126>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_1', 05-Vitis-HLS/conv.cc:50) [368]  (7.26 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_2', 05-Vitis-HLS/conv.cc:50) [372]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_2', 05-Vitis-HLS/conv.cc:50) [372]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_2', 05-Vitis-HLS/conv.cc:50) [372]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_2', 05-Vitis-HLS/conv.cc:50) [372]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_2', 05-Vitis-HLS/conv.cc:50) [372]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_3', 05-Vitis-HLS/conv.cc:50) [376]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_3', 05-Vitis-HLS/conv.cc:50) [376]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_3', 05-Vitis-HLS/conv.cc:50) [376]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_3', 05-Vitis-HLS/conv.cc:50) [376]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_3', 05-Vitis-HLS/conv.cc:50) [376]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_4', 05-Vitis-HLS/conv.cc:50) [380]  (7.26 ns)

 <State 138>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_4', 05-Vitis-HLS/conv.cc:50) [380]  (7.26 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_4', 05-Vitis-HLS/conv.cc:50) [380]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_4', 05-Vitis-HLS/conv.cc:50) [380]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_4', 05-Vitis-HLS/conv.cc:50) [380]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_5', 05-Vitis-HLS/conv.cc:50) [384]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_5', 05-Vitis-HLS/conv.cc:50) [384]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_5', 05-Vitis-HLS/conv.cc:50) [384]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_5', 05-Vitis-HLS/conv.cc:50) [384]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_5', 05-Vitis-HLS/conv.cc:50) [384]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_6', 05-Vitis-HLS/conv.cc:50) [388]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_6', 05-Vitis-HLS/conv.cc:50) [388]  (7.26 ns)

 <State 149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_6', 05-Vitis-HLS/conv.cc:50) [388]  (7.26 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_6', 05-Vitis-HLS/conv.cc:50) [388]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_3_6', 05-Vitis-HLS/conv.cc:50) [388]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4', 05-Vitis-HLS/conv.cc:50) [392]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4', 05-Vitis-HLS/conv.cc:50) [392]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4', 05-Vitis-HLS/conv.cc:50) [392]  (7.26 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4', 05-Vitis-HLS/conv.cc:50) [392]  (7.26 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4', 05-Vitis-HLS/conv.cc:50) [392]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_1', 05-Vitis-HLS/conv.cc:50) [396]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_1', 05-Vitis-HLS/conv.cc:50) [396]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_1', 05-Vitis-HLS/conv.cc:50) [396]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_1', 05-Vitis-HLS/conv.cc:50) [396]  (7.26 ns)

 <State 161>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_1', 05-Vitis-HLS/conv.cc:50) [396]  (7.26 ns)

 <State 162>: 0ns
The critical path consists of the following:

 <State 163>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_2', 05-Vitis-HLS/conv.cc:50) [400]  (7.26 ns)

 <State 164>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_2', 05-Vitis-HLS/conv.cc:50) [400]  (7.26 ns)

 <State 165>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_2', 05-Vitis-HLS/conv.cc:50) [400]  (7.26 ns)

 <State 166>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_2', 05-Vitis-HLS/conv.cc:50) [400]  (7.26 ns)

 <State 167>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_2', 05-Vitis-HLS/conv.cc:50) [400]  (7.26 ns)

 <State 168>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_3', 05-Vitis-HLS/conv.cc:50) [404]  (7.26 ns)

 <State 169>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_3', 05-Vitis-HLS/conv.cc:50) [404]  (7.26 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_3', 05-Vitis-HLS/conv.cc:50) [404]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_3', 05-Vitis-HLS/conv.cc:50) [404]  (7.26 ns)

 <State 172>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_3', 05-Vitis-HLS/conv.cc:50) [404]  (7.26 ns)

 <State 173>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_4', 05-Vitis-HLS/conv.cc:50) [408]  (7.26 ns)

 <State 174>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_4', 05-Vitis-HLS/conv.cc:50) [408]  (7.26 ns)

 <State 175>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_4', 05-Vitis-HLS/conv.cc:50) [408]  (7.26 ns)

 <State 176>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_4', 05-Vitis-HLS/conv.cc:50) [408]  (7.26 ns)

 <State 177>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_4', 05-Vitis-HLS/conv.cc:50) [408]  (7.26 ns)

 <State 178>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_5', 05-Vitis-HLS/conv.cc:50) [412]  (7.26 ns)

 <State 179>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_5', 05-Vitis-HLS/conv.cc:50) [412]  (7.26 ns)

 <State 180>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_5', 05-Vitis-HLS/conv.cc:50) [412]  (7.26 ns)

 <State 181>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_5', 05-Vitis-HLS/conv.cc:50) [412]  (7.26 ns)

 <State 182>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_5', 05-Vitis-HLS/conv.cc:50) [412]  (7.26 ns)

 <State 183>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_6', 05-Vitis-HLS/conv.cc:50) [416]  (7.26 ns)

 <State 184>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_6', 05-Vitis-HLS/conv.cc:50) [416]  (7.26 ns)

 <State 185>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_6', 05-Vitis-HLS/conv.cc:50) [416]  (7.26 ns)

 <State 186>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_6', 05-Vitis-HLS/conv.cc:50) [416]  (7.26 ns)

 <State 187>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_4_6', 05-Vitis-HLS/conv.cc:50) [416]  (7.26 ns)

 <State 188>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5', 05-Vitis-HLS/conv.cc:50) [420]  (7.26 ns)

 <State 189>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5', 05-Vitis-HLS/conv.cc:50) [420]  (7.26 ns)

 <State 190>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5', 05-Vitis-HLS/conv.cc:50) [420]  (7.26 ns)

 <State 191>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5', 05-Vitis-HLS/conv.cc:50) [420]  (7.26 ns)

 <State 192>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5', 05-Vitis-HLS/conv.cc:50) [420]  (7.26 ns)

 <State 193>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_1', 05-Vitis-HLS/conv.cc:50) [424]  (7.26 ns)

 <State 194>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_1', 05-Vitis-HLS/conv.cc:50) [424]  (7.26 ns)

 <State 195>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_1', 05-Vitis-HLS/conv.cc:50) [424]  (7.26 ns)

 <State 196>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_1', 05-Vitis-HLS/conv.cc:50) [424]  (7.26 ns)

 <State 197>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_1', 05-Vitis-HLS/conv.cc:50) [424]  (7.26 ns)

 <State 198>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_2', 05-Vitis-HLS/conv.cc:50) [428]  (7.26 ns)

 <State 199>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_2', 05-Vitis-HLS/conv.cc:50) [428]  (7.26 ns)

 <State 200>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_2', 05-Vitis-HLS/conv.cc:50) [428]  (7.26 ns)

 <State 201>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_2', 05-Vitis-HLS/conv.cc:50) [428]  (7.26 ns)

 <State 202>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_2', 05-Vitis-HLS/conv.cc:50) [428]  (7.26 ns)

 <State 203>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_3', 05-Vitis-HLS/conv.cc:50) [432]  (7.26 ns)

 <State 204>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_3', 05-Vitis-HLS/conv.cc:50) [432]  (7.26 ns)

 <State 205>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_3', 05-Vitis-HLS/conv.cc:50) [432]  (7.26 ns)

 <State 206>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_3', 05-Vitis-HLS/conv.cc:50) [432]  (7.26 ns)

 <State 207>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_3', 05-Vitis-HLS/conv.cc:50) [432]  (7.26 ns)

 <State 208>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_4', 05-Vitis-HLS/conv.cc:50) [436]  (7.26 ns)

 <State 209>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_4', 05-Vitis-HLS/conv.cc:50) [436]  (7.26 ns)

 <State 210>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_4', 05-Vitis-HLS/conv.cc:50) [436]  (7.26 ns)

 <State 211>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_4', 05-Vitis-HLS/conv.cc:50) [436]  (7.26 ns)

 <State 212>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_4', 05-Vitis-HLS/conv.cc:50) [436]  (7.26 ns)

 <State 213>: 0ns
The critical path consists of the following:

 <State 214>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_5', 05-Vitis-HLS/conv.cc:50) [440]  (7.26 ns)

 <State 215>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_5', 05-Vitis-HLS/conv.cc:50) [440]  (7.26 ns)

 <State 216>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_5', 05-Vitis-HLS/conv.cc:50) [440]  (7.26 ns)

 <State 217>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_5', 05-Vitis-HLS/conv.cc:50) [440]  (7.26 ns)

 <State 218>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_5', 05-Vitis-HLS/conv.cc:50) [440]  (7.26 ns)

 <State 219>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_6', 05-Vitis-HLS/conv.cc:50) [444]  (7.26 ns)

 <State 220>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_6', 05-Vitis-HLS/conv.cc:50) [444]  (7.26 ns)

 <State 221>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_6', 05-Vitis-HLS/conv.cc:50) [444]  (7.26 ns)

 <State 222>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_6', 05-Vitis-HLS/conv.cc:50) [444]  (7.26 ns)

 <State 223>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_5_6', 05-Vitis-HLS/conv.cc:50) [444]  (7.26 ns)

 <State 224>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6', 05-Vitis-HLS/conv.cc:50) [448]  (7.26 ns)

 <State 225>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6', 05-Vitis-HLS/conv.cc:50) [448]  (7.26 ns)

 <State 226>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6', 05-Vitis-HLS/conv.cc:50) [448]  (7.26 ns)

 <State 227>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6', 05-Vitis-HLS/conv.cc:50) [448]  (7.26 ns)

 <State 228>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6', 05-Vitis-HLS/conv.cc:50) [448]  (7.26 ns)

 <State 229>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_1', 05-Vitis-HLS/conv.cc:50) [452]  (7.26 ns)

 <State 230>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_1', 05-Vitis-HLS/conv.cc:50) [452]  (7.26 ns)

 <State 231>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_1', 05-Vitis-HLS/conv.cc:50) [452]  (7.26 ns)

 <State 232>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_1', 05-Vitis-HLS/conv.cc:50) [452]  (7.26 ns)

 <State 233>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_1', 05-Vitis-HLS/conv.cc:50) [452]  (7.26 ns)

 <State 234>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_2', 05-Vitis-HLS/conv.cc:50) [456]  (7.26 ns)

 <State 235>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_2', 05-Vitis-HLS/conv.cc:50) [456]  (7.26 ns)

 <State 236>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_2', 05-Vitis-HLS/conv.cc:50) [456]  (7.26 ns)

 <State 237>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_2', 05-Vitis-HLS/conv.cc:50) [456]  (7.26 ns)

 <State 238>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_2', 05-Vitis-HLS/conv.cc:50) [456]  (7.26 ns)

 <State 239>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_3', 05-Vitis-HLS/conv.cc:50) [460]  (7.26 ns)

 <State 240>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_3', 05-Vitis-HLS/conv.cc:50) [460]  (7.26 ns)

 <State 241>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_3', 05-Vitis-HLS/conv.cc:50) [460]  (7.26 ns)

 <State 242>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_3', 05-Vitis-HLS/conv.cc:50) [460]  (7.26 ns)

 <State 243>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_3', 05-Vitis-HLS/conv.cc:50) [460]  (7.26 ns)

 <State 244>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_4', 05-Vitis-HLS/conv.cc:50) [464]  (7.26 ns)

 <State 245>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_4', 05-Vitis-HLS/conv.cc:50) [464]  (7.26 ns)

 <State 246>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_4', 05-Vitis-HLS/conv.cc:50) [464]  (7.26 ns)

 <State 247>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_4', 05-Vitis-HLS/conv.cc:50) [464]  (7.26 ns)

 <State 248>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_4', 05-Vitis-HLS/conv.cc:50) [464]  (7.26 ns)

 <State 249>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_5', 05-Vitis-HLS/conv.cc:50) [468]  (7.26 ns)

 <State 250>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_5', 05-Vitis-HLS/conv.cc:50) [468]  (7.26 ns)

 <State 251>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_5', 05-Vitis-HLS/conv.cc:50) [468]  (7.26 ns)

 <State 252>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_5', 05-Vitis-HLS/conv.cc:50) [468]  (7.26 ns)

 <State 253>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_5', 05-Vitis-HLS/conv.cc:50) [468]  (7.26 ns)

 <State 254>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_6', 05-Vitis-HLS/conv.cc:50) [472]  (7.26 ns)

 <State 255>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_6', 05-Vitis-HLS/conv.cc:50) [472]  (7.26 ns)

 <State 256>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_6', 05-Vitis-HLS/conv.cc:50) [472]  (7.26 ns)

 <State 257>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_6', 05-Vitis-HLS/conv.cc:50) [472]  (7.26 ns)

 <State 258>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1_6_6', 05-Vitis-HLS/conv.cc:50) [472]  (7.26 ns)

 <State 259>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', 05-Vitis-HLS/conv.cc:54) [473]  (7.26 ns)

 <State 260>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', 05-Vitis-HLS/conv.cc:54) [473]  (7.26 ns)

 <State 261>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', 05-Vitis-HLS/conv.cc:54) [473]  (7.26 ns)

 <State 262>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', 05-Vitis-HLS/conv.cc:54) [473]  (7.26 ns)

 <State 263>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', 05-Vitis-HLS/conv.cc:54) [473]  (7.26 ns)

 <State 264>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_57', 05-Vitis-HLS/conv.cc:7) [480]  (5.43 ns)

 <State 265>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_57', 05-Vitis-HLS/conv.cc:7) [480]  (5.43 ns)
	'and' operation ('and_ln7', 05-Vitis-HLS/conv.cc:7) [481]  (0 ns)
	'select' operation ('select_ln8', 05-Vitis-HLS/conv.cc:8) [482]  (0.978 ns)

 <State 266>: 3.56ns
The critical path consists of the following:
	fifo write on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [483]  (3.56 ns)

 <State 267>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
