
---------- Begin Simulation Statistics ----------
final_tick                                 8693149500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135326                       # Simulator instruction rate (inst/s)
host_mem_usage                                8594200                       # Number of bytes of host memory used
host_op_rate                                   215808                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    81.29                       # Real time elapsed on the host
host_tick_rate                               94034130                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      17542007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007644                       # Number of seconds simulated
sim_ticks                                  7643606000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         77564                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          10051132                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9220952                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              15783158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.528721                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.528721                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads           1188221                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           677681                       # number of floating regfile writes
system.switch_cpus.idleCycles                   81841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       312027                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1526356                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.358553                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5310575                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1674197                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1232792                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4171825                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          819                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         3820                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1980818                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24431247                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3636378                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       559121                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20768483                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3389                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2612378                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         248884                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2617137                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          269                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       162686                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       149341                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26089855                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20383492                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.578252                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15086503                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.333369                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20558248                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         32878227                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        16485087                       # number of integer regfile writes
system.switch_cpus.ipc                       0.654142                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.654142                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       271133      1.27%      1.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      14966688     70.18%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.00%     71.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         27801      0.13%     71.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       150788      0.71%     72.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1196      0.01%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         4828      0.02%     72.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        83691      0.39%     72.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        11628      0.05%     72.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       286259      1.34%     74.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         4336      0.02%     74.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     74.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        31470      0.15%     74.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13190      0.06%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     74.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3661918     17.17%     91.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1358925      6.37%     97.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        88614      0.42%     98.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       365134      1.71%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       21327606                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1118160                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      2199521                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1021663                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1558602                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              229310                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010752                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           82894     36.15%     36.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     36.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     36.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     36.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     36.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     36.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     36.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     36.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     36.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     36.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     36.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              6      0.00%     36.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     36.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            140      0.06%     36.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     36.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            159      0.07%     36.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc         33970     14.81%     51.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift           57      0.02%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     51.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         100071     43.64%     94.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          7080      3.09%     97.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          719      0.31%     98.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         4214      1.84%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20167623                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     55911748                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     19361829                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     31520907                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24430149                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          21327606                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         1098                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      8648009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        21378                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          417                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     14720484                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15205371                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.402636                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.025769                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8518481     56.02%     56.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1681796     11.06%     67.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1191011      7.83%     74.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1158692      7.62%     82.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       992553      6.53%     89.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       710254      4.67%     93.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       576875      3.79%     97.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       200692      1.32%     98.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       175017      1.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15205371                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.395127                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       301729                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       101085                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4171825                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1980818                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         8861433                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            657                       # number of misc regfile writes
system.switch_cpus.numCycles                 15287212                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           64                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        45028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1362                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        90402                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1362                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4270067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4270067                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4270067                       # number of overall hits
system.cpu.dcache.overall_hits::total         4270067                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        63166                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          63166                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        63166                       # number of overall misses
system.cpu.dcache.overall_misses::total         63166                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4368889995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4368889995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4368889995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4368889995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4333233                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4333233                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4333233                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4333233                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.014577                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014577                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.014577                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014577                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69165.215385                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69165.215385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69165.215385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69165.215385                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13125                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               273                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.076923                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35211                       # number of writebacks
system.cpu.dcache.writebacks::total             35211                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        19122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        19122                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19122                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        44044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        44044                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44044                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3223485995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3223485995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3223485995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3223485995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010164                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010164                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010164                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010164                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73187.857483                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73187.857483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73187.857483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73187.857483                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44040                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2811584                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2811584                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1549968500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1549968500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2839913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2839913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.009975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 54713.138480                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54713.138480                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        19119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19119                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         9210                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9210                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    439776500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    439776500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 47749.891422                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47749.891422                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1458483                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1458483                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        34837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        34837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2818921495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2818921495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1493320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1493320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.023329                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023329                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80917.458306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80917.458306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        34834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        34834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2783709495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2783709495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.023327                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023327                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79913.575673                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79913.575673                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4521382                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45064                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.332461                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    17.893191                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1006.106809                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.017474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.982526                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          913                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8710506                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8710506                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2331418                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2331418                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2331418                       # number of overall hits
system.cpu.icache.overall_hits::total         2331418                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         1780                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1780                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1780                       # number of overall misses
system.cpu.icache.overall_misses::total          1780                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    128732500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    128732500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    128732500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    128732500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2333198                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2333198                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2333198                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2333198                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000763                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000763                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000763                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000763                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72321.629213                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72321.629213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72321.629213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72321.629213                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          393                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          374                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          374                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          988                       # number of writebacks
system.cpu.icache.writebacks::total               988                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          450                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          450                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          450                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          450                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1330                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1330                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1330                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1330                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     99410500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     99410500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     99410500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     99410500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000570                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000570                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000570                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000570                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 74744.736842                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74744.736842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 74744.736842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74744.736842                       # average overall mshr miss latency
system.cpu.icache.replacements                    988                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2331418                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2331418                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1780                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1780                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    128732500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    128732500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2333198                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2333198                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000763                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000763                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72321.629213                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72321.629213                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          450                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          450                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1330                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     99410500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     99410500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000570                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000570                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 74744.736842                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74744.736842                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           958.100638                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3668037                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1986                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1846.947130                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   233.122587                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   724.978051                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.227659                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.707986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.935645                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          989                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          989                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.965820                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4667726                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4667726                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   7643606000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst          121                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         5036                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5157                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          121                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         5036                       # number of overall hits
system.l2.overall_hits::total                    5157                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1170                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        39004                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40174                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1170                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        39004                       # number of overall misses
system.l2.overall_misses::total                 40174                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     96034000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   3103947500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3199981500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     96034000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3103947500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3199981500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         1291                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        44040                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45331                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1291                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        44040                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45331                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.906274                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.885649                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.886237                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.906274                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.885649                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.886237                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82080.341880                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79580.235360                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79653.046747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82080.341880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79580.235360                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79653.046747                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28173                       # number of writebacks
system.l2.writebacks::total                     28173                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         1170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        39003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40173                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        39003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40173                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     84334000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2713825000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2798159000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     84334000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2713825000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2798159000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.906274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.885627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.886215                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.906274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.885627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.886215                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72080.341880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69579.904110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69652.726956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72080.341880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69579.904110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69652.726956                       # average overall mshr miss latency
system.l2.replacements                          38714                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35211                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35211                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35211                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35211                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          979                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              979                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          979                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          979                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          358                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   358                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        34472                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34472                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2727575000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2727575000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        34830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.989722                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989722                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79124.361801                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79124.361801                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        34472                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34472                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2382855000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2382855000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.989722                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989722                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69124.361801                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69124.361801                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          121                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                121                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1170                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1170                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     96034000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96034000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.906274                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.906274                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82080.341880                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82080.341880                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1170                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1170                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     84334000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84334000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.906274                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.906274                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72080.341880                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72080.341880                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    376372500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    376372500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         9210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9210                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.492074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.492074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83047.771403                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83047.771403                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    330970000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    330970000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.491965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.491965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73045.685279                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73045.685279                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8100.322661                       # Cycle average of tags in use
system.l2.tags.total_refs                      104075                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46906                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.218799                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      68.916813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        50.376901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       668.630580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   126.004409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7186.393958                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.081620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.015381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.877245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988809                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8118                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    763444                       # Number of tag accesses
system.l2.tags.data_accesses                   763444                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     39000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002803681250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1749                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1749                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              108485                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26449                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40173                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28173                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40173                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28173                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40173                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28173                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.961121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.926692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.443555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1648     94.23%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            22      1.26%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            20      1.14%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           23      1.32%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.57%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      0.51%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.11%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.17%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.23%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.06%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.17%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1749                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.092053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.086364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.447584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1672     95.60%     95.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.40%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               59      3.37%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.51%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1749                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2571072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1803072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    336.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    235.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7617157000                       # Total gap between requests
system.mem_ctrls.avgGap                     111449.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        74880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      2496000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1801280                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 9796423.311196312308                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 326547443.706543743610                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 235658405.208222419024                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1170                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        39003                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28173                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     36159500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1121521000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 180313102250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30905.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     28754.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6400209.50                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        74880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      2496192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2571072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        74880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        74880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1803072                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1803072                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1170                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        39003                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40173                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28173                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28173                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      9796423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    326572563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        336368986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      9796423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      9796423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    235892850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       235892850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    235892850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      9796423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    326572563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       572261836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40170                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28145                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2695                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2649                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1548                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1687                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1671                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1815                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1867                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               404493000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             200850000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1157680500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10069.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28819.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               35159                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25592                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.53                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7564                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   578.022210                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   361.647857                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   415.068564                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1644     21.73%     21.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1034     13.67%     35.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          448      5.92%     41.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          362      4.79%     46.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          326      4.31%     50.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          262      3.46%     53.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          268      3.54%     57.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          339      4.48%     61.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2881     38.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7564                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2570880                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1801280                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              336.343867                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              235.658405                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        27231960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        14474130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      144220860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      74071800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 602961840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1643080290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1551439200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4057480080                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.833232                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4003534000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    255060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3385012000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        26775000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        14231250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142592940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      72845100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 602961840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1389690210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1764873600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4013969940                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   525.140875                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4560935500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    255060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2827610500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5701                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28173                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9218                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34472                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34472                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5701                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       117737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       117737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 117737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4374144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4374144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4374144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40173                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40173    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40173                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           192205500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          212017750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2855289                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2184956                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       248578                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1623413                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1425898                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     87.833349                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          210404                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           14                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        49360                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        12256                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        37104                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1507                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      8645228                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          681                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       248015                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     13988603                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.128287                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.910236                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      8408541     60.11%     60.11% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1877631     13.42%     73.53% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      1305078      9.33%     82.86% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       995441      7.12%     89.98% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       310841      2.22%     92.20% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       447320      3.20%     95.40% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       126401      0.90%     96.30% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        68122      0.49%     96.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       449228      3.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     13988603                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       15783158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4236924                       # Number of memory references committed
system.switch_cpus.commit.loads               2743595                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  16                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1157594                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             852328                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            15241234                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        171316                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       192670      1.22%      1.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     10873441     68.89%     70.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            7      0.00%     70.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        21182      0.13%     70.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd       143695      0.91%     71.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     71.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1168      0.01%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         3868      0.02%     71.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        11824      0.07%     71.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     71.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         7980      0.05%     71.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       282738      1.79%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1460      0.01%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt         4134      0.03%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult         2067      0.01%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2726868     17.28%     90.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1153087      7.31%     97.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        16727      0.11%     97.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite       340242      2.16%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     15783158                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       449228                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          2192140                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       8807754                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           3006647                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        949942                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         248884                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1330725                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred          1596                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       27413148                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          8249                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3635660                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1674204                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  1487                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                 16500                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      2509947                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               17660293                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2855289                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1648558                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              12435323                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          500852                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         1021                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         8542                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           2333200                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         68515                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     15205371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.905637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.108968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         10438409     68.65%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           174199      1.15%     69.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           421945      2.77%     72.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           374220      2.46%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           275211      1.81%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           493351      3.24%     80.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           388625      2.56%     82.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           179468      1.18%     83.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          2459943     16.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     15205371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.186776                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.155233                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             2334516                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                  1468                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              795220                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1428202                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          770                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          269                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         487488                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            215                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   8693149500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         248884                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          2592862                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         4027194                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         9839                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           3512306                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       4814282                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       26329341                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          6007                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         853407                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         809458                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3214339                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents          124                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     33539566                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            71964200                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         43225374                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups           1479970                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21187688                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         12351689                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             688                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          682                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3961968                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 37958934                       # The number of ROB reads
system.switch_cpus.rob.writes                50078811                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           15783158                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             10540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63384                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          988                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19370                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34830                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34830                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1330                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9210                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3609                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       132128                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                135737                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       145856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5072064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5217920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38753                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1805568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            84088                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016958                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.129116                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  82662     98.30%     98.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1426      1.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              84088                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8693149500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           81400000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1998992                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          66062499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
