<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd/x_in_Din_A' to 0." projectName="m2" solutionName="solution1" date="2024-06-05T15:24:55.981+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd/x_in_WEN_A' to 0." projectName="m2" solutionName="solution1" date="2024-06-05T15:24:55.965+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x' is power-on initialization." projectName="m2" solutionName="solution1" date="2024-06-05T15:24:55.941+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="m2" solutionName="solution1" date="2024-06-05T15:24:55.886+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/x_in_Din_A' to 0." projectName="m2" solutionName="solution1" date="2024-06-05T15:24:55.686+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/x_in_WEN_A' to 0." projectName="m2" solutionName="solution1" date="2024-06-05T15:24:55.677+0200" type="Warning"/>
        <logs message="WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/interleave_manual_rnd.cpp:26:4)" projectName="m2" solutionName="solution1" date="2024-06-05T15:24:54.514+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
