<profile>

<section name = "Vivado HLS Report for 'stream_to_mat'" level="0">
<item name = "Date">Tue May 10 21:15:46 2022
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">ultra_core</item>
<item name = "Solution">ultracore_125</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.500 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">230402, 230402, 0.922 ms, 0.922 ms, 230402, 230402, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">230400, 230400, 2, 1, 1, 230400, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 55, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 26, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln38_fu_102_p2">+, 0, 0, 25, 18, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln38_fu_96_p2">icmp, 0, 0, 20, 18, 16</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_85">9, 2, 18, 36</column>
<column name="raw_img_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="raw_img_data_stream_1_V_blk_n">9, 2, 1, 2</column>
<column name="raw_img_data_stream_2_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln38_reg_135">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_85">18, 0, 18, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, stream_to_mat, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, stream_to_mat, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, stream_to_mat, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, stream_to_mat, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, stream_to_mat, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, stream_to_mat, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, stream_to_mat, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, stream_to_mat, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, stream_to_mat, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, stream_to_mat, return value</column>
<column name="in_V_V_dout">in, 24, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="raw_img_data_stream_0_V_din">out, 8, ap_fifo, raw_img_data_stream_0_V, pointer</column>
<column name="raw_img_data_stream_0_V_full_n">in, 1, ap_fifo, raw_img_data_stream_0_V, pointer</column>
<column name="raw_img_data_stream_0_V_write">out, 1, ap_fifo, raw_img_data_stream_0_V, pointer</column>
<column name="raw_img_data_stream_1_V_din">out, 8, ap_fifo, raw_img_data_stream_1_V, pointer</column>
<column name="raw_img_data_stream_1_V_full_n">in, 1, ap_fifo, raw_img_data_stream_1_V, pointer</column>
<column name="raw_img_data_stream_1_V_write">out, 1, ap_fifo, raw_img_data_stream_1_V, pointer</column>
<column name="raw_img_data_stream_2_V_din">out, 8, ap_fifo, raw_img_data_stream_2_V, pointer</column>
<column name="raw_img_data_stream_2_V_full_n">in, 1, ap_fifo, raw_img_data_stream_2_V, pointer</column>
<column name="raw_img_data_stream_2_V_write">out, 1, ap_fifo, raw_img_data_stream_2_V, pointer</column>
</table>
</item>
</section>
</profile>
