Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jun  9 02:42:49 2023
| Host         : LAPTOP-K5U12HKE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RegisterBank_control_sets_placed.rpt
| Design       : RegisterBank
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+------------------+------------------+----------------+
|  Clk_IBUF_BUFG | Decoder_0/Decoder_2_to_4_0/Y_out[1] | Res_IBUF         |                2 |              8 |
|  Clk_IBUF_BUFG | Decoder_0/Decoder_2_to_4_0/Y_out[2] | Res_IBUF         |                2 |              8 |
|  Clk_IBUF_BUFG | Decoder_0/Decoder_2_to_4_1/Y_out[1] | Res_IBUF         |                1 |              8 |
|  Clk_IBUF_BUFG | Decoder_0/Decoder_2_to_4_0/Y_out[0] | Res_IBUF         |                1 |              8 |
|  Clk_IBUF_BUFG | Decoder_0/Decoder_2_to_4_1/Y_out[3] | Res_IBUF         |                1 |              8 |
|  Clk_IBUF_BUFG | Decoder_0/Decoder_2_to_4_1/Y_out[2] | Res_IBUF         |                1 |              8 |
|  Clk_IBUF_BUFG | Decoder_0/Decoder_2_to_4_1/Y_out[0] | Res_IBUF         |                2 |              8 |
+----------------+-------------------------------------+------------------+------------------+----------------+


