Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat May 11 22:07:48 2024
| Host         : CSE-P07-2165-06 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Digital_Clock_control_sets_placed.rpt
| Design       : Digital_Clock
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           11 |
| No           | No                    | Yes                    |              76 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              30 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |                   Enable Signal                   |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+---------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  alarm_led_reg_i_1_n_0           |                                                   |                                    |                1 |              1 |         1.00 |
|  clk_input_BUFG                  | nolabel_line284/hours_units/E[0]                  | nolabel_line284/hours_units/AR[0]  |                1 |              2 |         2.00 |
|  led_reg[3]_i_2_n_0              |                                                   |                                    |                1 |              2 |         2.00 |
|  en_adjust_alarm_min_reg_i_2_n_0 |                                                   |                                    |                1 |              2 |         2.00 |
|  clk_input_BUFG                  | nolabel_line284/minutes_units/E[0]                | nolabel_line284/minutes_tens/AR[0] |                1 |              3 |         3.00 |
|  led_reg[1]_i_2_n_0              |                                                   |                                    |                1 |              4 |         4.00 |
|  clk_input_BUFG                  | nolabel_line284/seconds/counter_reg[0]_0[0]       | nolabel_line284/minutes_tens/AR[0] |                1 |              4 |         4.00 |
|  clk_input_BUFG                  | nolabel_line284/minutes_units/counter_reg[2]_0[0] | nolabel_line284/hours_units/AR[0]  |                2 |              4 |         2.00 |
|  clk_input_BUFG                  | en_adjust_alarm_Hours                             | rst_IBUF                           |                1 |              5 |         5.00 |
|  clk_input_BUFG                  | en_adjust_alarm_min                               | rst_IBUF                           |                3 |              6 |         2.00 |
|  clk_input_BUFG                  | en_secs                                           | rst_IBUF                           |                3 |              6 |         2.00 |
|  sec_reg_i_2_n_0                 |                                                   |                                    |                5 |              7 |         1.40 |
|  clk_200_BUFG                    |                                                   |                                    |                2 |             10 |         5.00 |
|  clk_200_BUFG                    |                                                   | rst_IBUF                           |               10 |             30 |         3.00 |
|  clk_IBUF_BUFG                   |                                                   | rst_IBUF                           |               12 |             46 |         3.83 |
+----------------------------------+---------------------------------------------------+------------------------------------+------------------+----------------+--------------+


