José A. Baiocchi , Bruce R. Childers, Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630103]
Rajeshwari Banakar , Stefan Steinke , Bo-Sik Lee , M. Balakrishnan , Peter Marwedel, Scratchpad memory: design alternative for cache on-chip memory in embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774805]
Bradford M. Beckmann , David A. Wood, Managing Wire Delay in Large Chip-Multiprocessor Caches, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.319-330, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.21]
Yuan-Hao Chang , Jen-Wei Hsieh , Tei-Wei Kuo, Endurance enhancement of flash-memory storage systems: an efficient static wear leveling design, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278533]
Yuan-Hao Chang , Tei-Wei Kuo, A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630130]
G. Chen , O. Ozturk , M. Kandemir , M. Karakoy, Dynamic scratch-pad memory management for irregular array access patterns, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Yiran Chen , Xiaobin Wang , Hai Li , Harry Liu , Dimitar V. Dimitrov, Design Margin Exploration of Spin-Torque Transfer RAM (SPRAM), Proceedings of the 9th international symposium on Quality Electronic Design, p.684-690, March 17-19, 2008
Gaurav Dhiman , Raid Ayoub , Tajana Rosing, PDRAM: a hybrid PRAM and DRAM main memory system, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630086]
Xiangyu Dong , Norman P. Jouppi , Yuan Xie, PCRAMsim: system-level performance, energy, and area modeling for phase-change ram, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687449]
Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391610]
Noel Eisley , Li-Shiuan Peh , Li Shang, Leveraging on-chip networks for data cache migration in chip multiprocessors, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454144]
Alexandre P. Ferreira , Miao Zhou , Santiago Bock , Bruce Childers , Rami Melhem , Daniel Mossé, Increasing PCM main memory lifetime, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Fredman, M. L. and Tarjan, R. E. 1987. Fibonacci heaps and their uses in improved network optimization algorithms. J. ACM 34, 596--615.
H. Peter Hofstee, Power Efficient Processor Architecture and The Cell Processor, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.258-262, February 12-16, 2005[doi>10.1109/HPCA.2005.26]
Jingtong Hu , Wei-Che Tseng , C. J. Xue , Qingfeng Zhuge , Yingchao Zhao , E. H.-M. Sha, Write Activity Minimization for Nonvolatile Main Memory Via Scheduling and Recomputation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.4, p.584-592, April 2011[doi>10.1109/TCAD.2010.2097307]
Jingtong Hu , Chun Jason Xue , Wei-Che Tseng , Yi He , Meikang Qiu , Edwin H.-M. Sha, Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837363]
Jingtong Hu , Chun Jason Xue , Wei-Che Tseng , Qingfeng Zhuge , Edwin H. -M. Sha, Minimizing write activities to non-volatile memory via scheduling and recomputation, Proceedings of the 2010 IEEE 8th Symposium on Application Specific Processors (SASP), p.101-106, June 13-14, 2010[doi>10.1109/SASP.2010.5521139]
Hu, J., Xue, C. J., Zhuge, Q., Tseng, W.-C., and Sha, E. H.-M. 2011b. Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition.
Yazhi Huang , Tiantian Liu , Chun Jason Xue, Register allocation for write activity minimization on non-volatile main memory, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.129-134, January 25-28, 2011, Yokohama, Japan
Yongsoo Joo , Yongseok Choi , Chanik Park , Sung Woo Chung , EuiYoung Chung , Naehyuck Chang, Demand paging for OneNAND™ Flash eXecute-in-place, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176310]
Yongsoo Joo , Dimin Niu , Xiangyu Dong , Guangyu Sun , Naehyuck Chang , Yuan Xie, Energy- and endurance-aware design of phase change memory caches, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
M. Kandemir , G. Chen , F. Li , I. Demirkiran, Using data replication to reduce communication energy on chip multiprocessors, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1121013]
M. Kandemir , A. Choudhary, Compiler-directed scratch pad memory hierarchy design and management, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514077]
Mahmut Kandemir , Ismail Kadayif , Ugur Sezer, Exploiting scratch-pad memory using Presburger formulas, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500004]
Mahmut Kandemir , J. Ramanujam , A. Choudhary, Exploiting shared scratch pad memory space in embedded multiprocessor systems, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513974]
M. Kandemir , J. Ramanujam , J. Irwin , N. Vijaykrishnan , I. Kadayif , A. Parikh, Dynamic management of scratch-pad memory space, Proceedings of the 38th annual Design Automation Conference, p.690-695, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379049]
M. Kandemir , J. Ramanujam , M. J. Irwin , N. Vijaykrishnan , I. Kadayif , A. Parikh, A compiler-based approach for dynamically managing scratch-pad memories in embedded systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.2, p.243-260, November 2006[doi>10.1109/TCAD.2003.822123]
Kaneko, S., Kondo, H., Masui, N., Ishimi, K., Itou, T., Satou, M., Okumura, N., Takata, Y., Takata, H., Sakugawa, M., Higuchi, T., Ohtani, S., Sakamoto, K., Ishikawa, N., Nakajima, M., Iwata, S., Hayase, K., Nakano, S., Nakazawa, S., Yamada, K., and Shimizu, T. 2004. A 600-mhz single-chip multiprocessor with 4.8-gb/s internal shared pipelined bus and 512-kb internal memory. IEEE Journal of Solid-State Circuits 39, 1, 184--193.
Kanellos, M. 2007. Ibm changes directions in magnetic memory. http://news.cnet.com/IBM-changes-directions-in-magnetic-memory/2100-1004_3-6203198.
Kang, D.-H., Lee, J.-H., Kong, J., Ha, D., Yu, J., Um, C., Park, J., Yeung, F., Kim, J., Park, W., Jeon, Y., Lee, M., Song, Y., Oh, J., Jeong, G., and Jeong, H. 2008. Two-bit cell operation in diode-switch phase change memory cells with 90nm technology. In Proceedings of the Symposium on VLSI Technology. 98--99.
Hakduran Koc , Mahmut Kandemir , Ehat Ercanli , Ozcan Ozturk, Reducing off-chip memory access costs using data recomputation in embedded chip multi-processors, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278535]
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Kwangyoon Lee , Alex Orailoglu, Application specific non-volatile primary memory for embedded systems, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450144]
Hai Li , Yiran Chen, An overview of non-volatile memory technology and the implication for tools and architectures, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Jing Li , Patrick Ndai , Ashish Goel , Haixin Liu , Kaushik Roy, An alternate design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspective, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Liao, G. 1994. A comparative study of dsp multiprocessor list scheduling heuristics. In Proceedings of the 27<sup>th</sup> Annual Hawaii International Conference on System Sciences.
Tiantian Liu , Yingchao Zhao , Chun Jason Xue , Minming Li, Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024819]
Prasanth Mangalagiri , Karthik Sarpatwari , Aditya Yanamandra , VijayKrishnan Narayanan , Yuan Xie , Mary Jane Irwin , Osama Awadel Karim, A low-power phase change memory based hybrid cache architecture, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366204]
Ozcan Ozturk , Mahmut Kandemir , Ibrahim Kolcu, Shared Scratch-Pad Memory Space Management, Proceedings of the 7th International Symposium on Quality Electronic Design, p.576-584, March 27-29, 2006[doi>10.1109/ISQED.2006.115]
Ozcan Ozturk , Mahmut Kandemir , Sri Hari Krishna Narayanan, A Scratch-Pad Memory Aware Dynamic Loop Scheduling Algorithm, Proceedings of the 9th international symposium on Quality Electronic Design, p.738-743, March 17-19, 2008
Chanik Park , Junghee Lim , Kiwon Kwon , Jaejin Lee , Sang Lyul Min, Compiler-assisted demand paging for embedded systems with flash memory, Proceedings of the 4th ACM international conference on Embedded software, September 27-29, 2004, Pisa, Italy[doi>10.1145/1017753.1017775]
Chanik Park , Jaeyu Seo , Sunghwan Bae , Hyojun Kim , Shinhan Kim , Bumsoo Kim, A low-cost memory architecture with NAND XIP for mobile embedded systems, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944684]
Hyunchul Park , Kevin Fan , Scott A. Mahlke , Taewook Oh , Heeseok Kim , Hong-seok Kim, Edge-centric modulo scheduling for coarse-grained reconfigurable architectures, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454140]
Seon-yeong Park , Dawoon Jung , Jeong-uk Kang , Jin-soo Kim , Joonwon Lee, CFLRU: a replacement algorithm for flash memory, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176789]
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
David Roberts , Taeho Kgil , Trevor Mudge, Using non-volatile memory to save energy in servers, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Liang Shi , Chun Jason Xue , Jingtong Hu , Wei-Che Tseng , Xuehai Zhou , Edwin H.-M. Sha, Write activity reduction on flash main memory via smart victim cache, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA[doi>10.1145/1785481.1785503]
Vivy Suhendra , Tulika Mitra , Abhik Roychoudhury , Ting Chen, WCET Centric Data Allocation to Scratchpad Memory, Proceedings of the 26th IEEE International Real-Time Systems Symposium, p.223-232, December 05-08, 2005[doi>10.1109/RTSS.2005.45]
Vivy Suhendra , Chandrashekar Raghavan , Tulika Mitra, Integrated scratchpad memory optimization and task scheduling for MPSoC architectures, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176809]
Tseng, W.-C., Xue, C. J., Zhuge, Q., Hu, J., and Sha, E. H.-M. 2010. Optimal scheduling to minimize non-volatile memory access time with hardware cache. In Proceedings of the VLSI-SOC'10. 131--136.
Sumesh Udayakumaran , Rajeev Barua, Compiler-decided dynamic memory allocation for scratch-pad based embedded systems, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA[doi>10.1145/951710.951747]
Williams, I. 2009. Phase change memory is another step closer. http://www.hpcwire.com/news/Phase-Change-Memory-is-Another-Step-Closer.html.
Wu, M. and Zwaenepoel, W. 1994. Envy: A non-volatile, main memory storage system. ACM SIGOPS Operating System Revew 28, 5, 86--97.
Po-Liang Wu , Yuan-Hao Chang , Tei-Wei Kuo, A file-system-aware FTL design for flash-memory storage systems, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Ram Rajamony , Yuan Xie, Hybrid cache architecture with disparate memory technologies, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555761]
Xiaoxia Wu , Jian Li , Lixin Zhang , Evan Speight , Yuan Xie, Power and performance of read-write aware hybrid caches with non-volatile memories, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Yeung, F. and et al. 2005.ge<sub>2</sub>sb<sub>2</sub>te<sub>5</sub>confined structures and integration of 64mb phase-change random access memory. Japanese Journal of Applied Physics, 2691--2695.
Wangyuan Zhang , Tao Li, Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.101-112, September 12-16, 2009[doi>10.1109/PACT.2009.30]
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, Energy reduction for STT-RAM using early write termination, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687448]
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
Zivojnovic, V., Martinez, J., Schlager, C., and Meyr, H. 1994. Dspstone: A dsp-oriented benchmarking methodology. Tech. rep., Aachen Univeristy, Aachen, Germany.
