11:41 PM
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 22 23:42:51 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/clockman.vhd
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
ERROR - synthesis: ../src/clockman.vhd(38): dcm is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 2 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 22 23:44:42 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
WARNING - synthesis: ../src/core.vhd(39): 'vcomponents' is not compiled in library unisim. VHDL-1240
INFO - synthesis: ../src/core.vhd(41): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(60): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: ../src/core.vhd(171): bufgmux is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 22 23:47:08 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
WARNING - synthesis: ../src/core.vhd(39): 'vcomponents' is not compiled in library unisim. VHDL-1240
INFO - synthesis: ../src/core.vhd(41): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(60): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: ../src/core.vhd(171): bufgmux is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 22 23:51:22 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
WARNING - synthesis: ../src/la.vhd(40): 'vcomponents' is not compiled in library unisim. VHDL-1240
INFO - synthesis: ../src/la.vhd(42): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(71): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: ../src/la.vhd(166): ceil is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 22 23:51:32 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(69): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: ../src/la.vhd(164): ceil is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 22 23:51:49 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(69): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: ../src/la.vhd(158): ceil is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 22 23:52:57 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(69): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: ../src/la.vhd(166): clockman is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 22 23:53:23 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(69): analyzing architecture behavioral. VHDL-1010
INFO - synthesis: ../src/la.vhd(203): input pin bitlen has no actual or default value. VHDL-9000
INFO - synthesis: ../src/la.vhd(96): bitlen is declared here. VHDL-1259
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/test_core_simple.vhd. VHDL-1481
INFO - synthesis: ../src/test_core_simple.vhd(34): analyzing entity test_core_simple_vhd. VHDL-1012
INFO - synthesis: ../src/test_core_simple.vhd(37): analyzing architecture behavior. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(150): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(161): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
ERROR - synthesis: ../src/la.vhd(183): expression has 32 elements  formal data expects 16. VHDL-1549
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 22 23:54:27 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(69): analyzing architecture behavioral. VHDL-1010
INFO - synthesis: ../src/la.vhd(203): input pin bitlen has no actual or default value. VHDL-9000
INFO - synthesis: ../src/la.vhd(96): bitlen is declared here. VHDL-1259
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/test_core_simple.vhd. VHDL-1481
INFO - synthesis: ../src/test_core_simple.vhd(34): analyzing entity test_core_simple_vhd. VHDL-1012
INFO - synthesis: ../src/test_core_simple.vhd(37): analyzing architecture behavior. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(150): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(161): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
ERROR - synthesis: ../src/la.vhd(96): formal bitlen has no actual or default value. VHDL-1081
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Aug 22 23:55:48 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/test_core_simple.vhd. VHDL-1481
INFO - synthesis: ../src/test_core_simple.vhd(34): analyzing entity test_core_simple_vhd. VHDL-1012
INFO - synthesis: ../src/test_core_simple.vhd(37): analyzing architecture behavior. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(150): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(161): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(67): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/core.vhd(204): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(213): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(225): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(239): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/la.vhd(138): net output[15] does not have a driver. VDB-1002
WARNING - synthesis: ../src/sampler.vhd(46): net \Inst_core/Inst_sampler/input[31] does not have a driver. VDB-1002
WARNING - synthesis: ../src/trigger.vhd(40): net \Inst_core/Inst_trigger/input[31] does not have a driver. VDB-1002
######## Missing driver on net output[15]. Patching with GND.
######## Missing driver on net output[14]. Patching with GND.
######## Missing driver on net output[13]. Patching with GND.
######## Missing driver on net output[12]. Patching with GND.
######## Missing driver on net output[11]. Patching with GND.
######## Missing driver on net output[10]. Patching with GND.
######## Missing driver on net output[9]. Patching with GND.
######## Missing driver on net output[8]. Patching with GND.
######## Missing driver on net output[7]. Patching with GND.
######## Missing driver on net output[6]. Patching with GND.
######## Missing driver on net output[5]. Patching with GND.
######## Missing driver on net output[4]. Patching with GND.
######## Missing driver on net output[3]. Patching with GND.
######## Missing driver on net output[2]. Patching with GND.
######## Missing driver on net output[1]. Patching with GND.
######## Missing driver on net output[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[0]. Patching with GND.
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i0 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 766 of 1280 (59 % )
SB_CARRY => 100
SB_DFF => 545
SB_DFFE => 110
SB_DFFESR => 40
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 52
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 3
SB_LUT4 => 989
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 773
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_0, loads : 30
  Net : Inst_core/Inst_decoder/wrsize, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 68.941  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.640  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_129_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i22:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i20:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i19:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i18:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i17:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i30:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i24:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i21:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i23:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i31:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.txBuffer_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.txBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.txBuffer_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_79:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

W2715: Warning for set_io Constraint: Ignoring pin assignment for input[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[9], as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	989
    Number of DFFs      	:	766
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	991
    Number of DFFs      	:	765
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	665
        LUT, DFF and CARRY	:	100
    Combinational LogicCells
        Only LUT         	:	226
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	991/1280
    PLBs                        :	138/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 24.6 (sec)

Final Design Statistics
    Number of LUTs      	:	991
    Number of DFFs      	:	765
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	991/1280
    PLBs                        :	147/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: la|xtalClock | Frequency: 103.82 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2621
used logic cells: 991
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2621
used logic cells: 991
Translating sdc file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc...
Translated sdc file is /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router" --sdf_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router --sdf_file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:49:15

I1203: Reading Design la
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 1117 
I1212: Iteration  1 :   158 unrouted : 1 seconds
I1212: Iteration  2 :    25 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design la
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
 total           163524K
router succeed.

"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/netlister" --verilog "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v" --vhdl "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd" --lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --view rt --device "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:59:22

Generating Verilog & VHDL netlist files ...
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc" --sdf-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --report-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc --sdf-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --report-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:48:14

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/bitmap" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --design "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --device_name iCE40HX1K --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:58:49

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 00:12:36 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(69): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: ../src/la.vhd(138): input is already declared in this region. VHDL-1223
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 00:12:56 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/test_core_simple.vhd. VHDL-1481
INFO - synthesis: ../src/test_core_simple.vhd(34): analyzing entity test_core_simple_vhd. VHDL-1012
INFO - synthesis: ../src/test_core_simple.vhd(37): analyzing architecture behavior. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(150): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(161): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(67): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/synchronizedInput180 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/synchronizedInput180 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/synchronizedInput180 is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/synchronizedInput180 is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/synchronizedInput180 is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/synchronizedInput180 is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/synchronizedInput180 is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/synchronizedInput180 is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/synchronizedInput180 is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_sync/synchronizedInput180 is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/synchronizedInput180 is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_sync/synchronizedInput180 is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/synchronizedInput180 is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/synchronizedInput180 is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_sync/synchronizedInput180 is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/synchronizedInput180 is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/synchronizedInput is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/synchronizedInput is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/synchronizedInput is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/synchronizedInput is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/synchronizedInput is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/synchronizedInput is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/synchronizedInput is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/synchronizedInput is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/synchronizedInput is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_sync/synchronizedInput is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/synchronizedInput is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_sync/synchronizedInput is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/synchronizedInput is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/synchronizedInput is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_sync/synchronizedInput is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/synchronizedInput is stuck at Zero
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \GENERIC_FIFO_1/fifo_memory to 8 EBR blocks in PSEUDO_DUAL_PORT Mode

Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[30]_24 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i15.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[29]_25 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i14.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[28]_26 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i13.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[27]_27 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i12.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[26]_28 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i11.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[25]_29 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i10.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[24]_30 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i9.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[23]_31 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i8.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[22]_32 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i7.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[21]_33 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i6.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[20]_34 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i5.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[19]_35 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i4.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[18]_36 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i3.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[17]_37 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i2.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[16]_38 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i1.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[31]_23 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i16.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 1129 of 1280 (88 % )
SB_CARRY => 155
SB_DFF => 585
SB_DFFE => 242
SB_DFFESR => 71
SB_DFFN => 16
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 196
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 19
SB_LUT4 => 1654
SB_RAM1024x4 => 8
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 1154
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_core/Inst_sampler/sampleReady, loads : 152
  Net : Inst_core/Inst_flags/flagDemux, loads : 148
  Net : Inst_core/Inst_decoder/wrDivider, loads : 56
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_eia232/Inst_transmitter/n3954, loads : 35
  Net : Inst_core/Inst_sampler/ready50_N_741, loads : 34
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   21.573 MHz|    29  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 74.637  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.684  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Design LUT Count (1654) exceeded Device LUT Count (1280)
Error: Design Feasibility Failed


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Design LUT Count (1654) exceeded Device LUT Count (1280)
Error: Design Feasibility Failed


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Design LUT Count (1654) exceeded Device LUT Count (1280)
Error: Design Feasibility Failed


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Design LUT Count (1654) exceeded Device LUT Count (1280)
Error: Design Feasibility Failed
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 00:16:19 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/test_core_simple.vhd. VHDL-1481
INFO - synthesis: ../src/test_core_simple.vhd(34): analyzing entity test_core_simple_vhd. VHDL-1012
INFO - synthesis: ../src/test_core_simple.vhd(37): analyzing architecture behavior. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(150): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(161): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
ERROR - synthesis: ../src/la.vhd(183): expression has 16 elements  formal data expects 32. VHDL-1549
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 00:17:24 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/test_core_simple.vhd. VHDL-1481
INFO - synthesis: ../src/test_core_simple.vhd(34): analyzing entity test_core_simple_vhd. VHDL-1012
INFO - synthesis: ../src/test_core_simple.vhd(37): analyzing architecture behavior. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(151): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(162): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(67): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/core.vhd(204): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(213): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(225): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(239): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/la.vhd(138): net output[15] does not have a driver. VDB-1002
WARNING - synthesis: ../src/sampler.vhd(46): net \Inst_core/Inst_sampler/input[31] does not have a driver. VDB-1002
WARNING - synthesis: ../src/trigger.vhd(40): net \Inst_core/Inst_trigger/input[31] does not have a driver. VDB-1002
######## Missing driver on net output[15]. Patching with GND.
######## Missing driver on net output[14]. Patching with GND.
######## Missing driver on net output[13]. Patching with GND.
######## Missing driver on net output[12]. Patching with GND.
######## Missing driver on net output[11]. Patching with GND.
######## Missing driver on net output[10]. Patching with GND.
######## Missing driver on net output[9]. Patching with GND.
######## Missing driver on net output[8]. Patching with GND.
######## Missing driver on net output[7]. Patching with GND.
######## Missing driver on net output[6]. Patching with GND.
######## Missing driver on net output[5]. Patching with GND.
######## Missing driver on net output[4]. Patching with GND.
######## Missing driver on net output[3]. Patching with GND.
######## Missing driver on net output[2]. Patching with GND.
######## Missing driver on net output[1]. Patching with GND.
######## Missing driver on net output[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[0]. Patching with GND.
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i31 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 790 of 1280 (61 % )
SB_CARRY => 100
SB_DFF => 552
SB_DFFE => 122
SB_DFFESR => 45
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 52
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 3
SB_LUT4 => 1037
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 797
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_0, loads : 30
  Net : Inst_core/Inst_decoder/wrsize, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 69.156  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.744  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_131_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal Inst_core.Inst_trigger.stages_0__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_1__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_3__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i31:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i30:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i23:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i22:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i21:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i20:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i19:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i17:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i24:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i18:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.txBuffer_i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i3:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

W2715: Warning for set_io Constraint: Ignoring pin assignment for input[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[9], as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1037
    Number of DFFs      	:	790
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1039
    Number of DFFs      	:	789
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	689
        LUT, DFF and CARRY	:	100
    Combinational LogicCells
        Only LUT         	:	250
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1039/1280
    PLBs                        :	143/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1039
    Number of DFFs      	:	789
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1039/1280
    PLBs                        :	151/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: la|xtalClock | Frequency: 101.74 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2900
running packerused logic cells: 1039
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2900
used logic cells: 1039
Translating sdc file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc...
Translated sdc file is /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router" --sdf_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router --sdf_file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:49:15

I1203: Reading Design la
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1172 
I1212: Iteration  1 :   178 unrouted : 1 seconds
I1212: Iteration  2 :    28 unrouted : 1 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design la
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
 total           164368K
router succeed.

"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/netlister" --verilog "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v" --vhdl "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd" --lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --view rt --device "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:59:22

Generating Verilog & VHDL netlist files ...
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc" --sdf-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --report-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc --sdf-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --report-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:48:14

running timerTimer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/bitmap" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --design "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --device_name iCE40HX1K --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:58:49

running bitmapBit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 21:46:26 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/test_core_simple.vhd. VHDL-1481
INFO - synthesis: ../src/test_core_simple.vhd(34): analyzing entity test_core_simple_vhd. VHDL-1012
INFO - synthesis: ../src/test_core_simple.vhd(37): analyzing architecture behavior. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(142): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(151): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(162): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(67): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/core.vhd(204): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(213): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(225): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(239): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/la.vhd(138): net output[15] does not have a driver. VDB-1002
WARNING - synthesis: ../src/sampler.vhd(46): net \Inst_core/Inst_sampler/input[31] does not have a driver. VDB-1002
WARNING - synthesis: ../src/trigger.vhd(40): net \Inst_core/Inst_trigger/input[31] does not have a driver. VDB-1002
######## Missing driver on net output[15]. Patching with GND.
######## Missing driver on net output[14]. Patching with GND.
######## Missing driver on net output[13]. Patching with GND.
######## Missing driver on net output[12]. Patching with GND.
######## Missing driver on net output[11]. Patching with GND.
######## Missing driver on net output[10]. Patching with GND.
######## Missing driver on net output[9]. Patching with GND.
######## Missing driver on net output[8]. Patching with GND.
######## Missing driver on net output[7]. Patching with GND.
######## Missing driver on net output[6]. Patching with GND.
######## Missing driver on net output[5]. Patching with GND.
######## Missing driver on net output[4]. Patching with GND.
######## Missing driver on net output[3]. Patching with GND.
######## Missing driver on net output[2]. Patching with GND.
######## Missing driver on net output[1]. Patching with GND.
######## Missing driver on net output[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[0]. Patching with GND.
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i31 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 790 of 1280 (61 % )
SB_CARRY => 100
SB_DFF => 552
SB_DFFE => 122
SB_DFFESR => 45
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 52
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 3
SB_LUT4 => 1037
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 797
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_0, loads : 30
  Net : Inst_core/Inst_decoder/wrsize, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 69.211  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.784  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_131_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal Inst_core.Inst_trigger.stages_0__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_1__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_3__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i31:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i30:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i23:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i22:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i21:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i20:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i19:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i17:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i24:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i18:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.txBuffer_i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i3:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

W2715: Warning for set_io Constraint: Ignoring pin assignment for input[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[9], as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1037
    Number of DFFs      	:	790
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1039
    Number of DFFs      	:	789
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	689
        LUT, DFF and CARRY	:	100
    Combinational LogicCells
        Only LUT         	:	250
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1039/1280
    PLBs                        :	143/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.1 (sec)

Final Design Statistics
    Number of LUTs      	:	1039
    Number of DFFs      	:	789
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1039/1280
    PLBs                        :	151/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: la|xtalClock | Frequency: 101.74 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2900
running packerused logic cells: 1039
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2900
used logic cells: 1039
Translating sdc file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc...
Translated sdc file is /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router" --sdf_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router --sdf_file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:49:15

I1203: Reading Design la
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 1172 
I1212: Iteration  1 :   178 unrouted : 1 seconds
I1212: Iteration  2 :    28 unrouted : 0 seconds
I1212: Iteration  3 :     8 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design la
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
 total           164368K
router succeed.

"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/netlister" --verilog "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v" --vhdl "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd" --lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --view rt --device "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:59:22

Generating Verilog & VHDL netlist files ...
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc" --sdf-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --report-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc --sdf-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --report-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:48:14

running timerTimer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/bitmap" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --design "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --device_name iCE40HX1K --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:58:49

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 21:52:42 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/test_core_simple.vhd. VHDL-1481
INFO - synthesis: ../src/test_core_simple.vhd(34): analyzing entity test_core_simple_vhd. VHDL-1012
INFO - synthesis: ../src/test_core_simple.vhd(37): analyzing architecture behavior. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(139): using initial value "1100101011111110" for outputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(143): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(152): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(163): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(67): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/core.vhd(204): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(213): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(225): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(239): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/sampler.vhd(46): net \Inst_core/Inst_sampler/input[31] does not have a driver. VDB-1002
WARNING - synthesis: ../src/trigger.vhd(40): net \Inst_core/Inst_trigger/input[31] does not have a driver. VDB-1002
######## Missing driver on net \Inst_core/Inst_sampler/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[0]. Patching with GND.
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i31 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 799 of 1280 (62 % )
SB_CARRY => 100
SB_DFF => 560
SB_DFFE => 119
SB_DFFESR => 49
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 52
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 3
SB_LUT4 => 1047
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 806
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_eia232/Inst_transmitter/state_1, loads : 35
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_0, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 69.188  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.812  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_131_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i31:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i30:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i24:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i23:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i22:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i21:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i20:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i18:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i17:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i19:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_0__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_1__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_3__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

W2715: Warning for set_io Constraint: Ignoring pin assignment for input[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[9], as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1047
    Number of DFFs      	:	799
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1049
    Number of DFFs      	:	798
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	698
        LUT, DFF and CARRY	:	100
    Combinational LogicCells
        Only LUT         	:	251
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1049/1280
    PLBs                        :	146/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1049
    Number of DFFs      	:	798
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1049/1280
    PLBs                        :	151/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: la|xtalClock | Frequency: 116.27 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2912
running packerused logic cells: 1049
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2912
used logic cells: 1049
Translating sdc file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc...
Translated sdc file is /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router" --sdf_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router --sdf_file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:49:15

I1203: Reading Design la
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 1178 
I1212: Iteration  1 :   151 unrouted : 2 seconds
I1212: Iteration  2 :    21 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design la
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
 total           164464K
router succeed.

"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/netlister" --verilog "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v" --vhdl "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd" --lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --view rt --device "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:59:22

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc" --sdf-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --report-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc --sdf-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --report-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:48:14

running timerTimer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/bitmap" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --design "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --device_name iCE40HX1K --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:58:49

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 22:06:14 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(65): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(69): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: ../src/la.vhd(210): formal debugleds is not declared. VHDL-1084
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 22:06:52 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(65): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: ../src/la.vhd(211): formal debugleds is not declared. VHDL-1084
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 22:07:31 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(65): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/test_core_simple.vhd. VHDL-1481
INFO - synthesis: ../src/test_core_simple.vhd(34): analyzing entity test_core_simple_vhd. VHDL-1012
INFO - synthesis: ../src/test_core_simple.vhd(37): analyzing architecture behavior. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(141): using initial value "1100101011111110" for outputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(145): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(154): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(165): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/core.vhd(206): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(215): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(227): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(241): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/sampler.vhd(46): net \Inst_core/Inst_sampler/input[31] does not have a driver. VDB-1002
WARNING - synthesis: ../src/trigger.vhd(40): net \Inst_core/Inst_trigger/input[31] does not have a driver. VDB-1002
######## Missing driver on net \Inst_core/Inst_sampler/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[0]. Patching with GND.
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i31 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 799 of 1280 (62 % )
SB_CARRY => 100
SB_DFF => 561
SB_DFFE => 118
SB_DFFESR => 49
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 52
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1044
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 806
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_eia232/Inst_transmitter/state_1, loads : 35
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_0, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 69.262  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.804  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_131_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity debugleds_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity debugleds_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal Inst_core.Inst_trigger.stages_0__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_1__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_2__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_3__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i30:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i24:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i23:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i22:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i20:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i19:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i18:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i17:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i31:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i21:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

W2715: Warning for set_io Constraint: Ignoring pin assignment for input[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[9], as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1044
    Number of DFFs      	:	799
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1046
    Number of DFFs      	:	798
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	698
        LUT, DFF and CARRY	:	100
    Combinational LogicCells
        Only LUT         	:	248
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1046/1280
    PLBs                        :	146/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1046
    Number of DFFs      	:	798
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1046/1280
    PLBs                        :	153/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: la|xtalClock | Frequency: 95.28 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2707
running packerused logic cells: 1046
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2707
used logic cells: 1046
Translating sdc file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc...
Translated sdc file is /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router" --sdf_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router --sdf_file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:49:15

I1203: Reading Design la
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 1180 
I1212: Iteration  1 :   161 unrouted : 2 seconds
I1212: Iteration  2 :    24 unrouted : 0 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design la
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
 total           164452K
router succeed.

"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/netlister" --verilog "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v" --vhdl "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd" --lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --view rt --device "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:59:22

Generating Verilog & VHDL netlist files ...
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc" --sdf-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --report-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc --sdf-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --report-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:48:14

running timerTimer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/bitmap" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --design "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --device_name iCE40HX1K --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:58:49

running bitmapBit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 22:14:30 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(65): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/test_core_simple.vhd. VHDL-1481
INFO - synthesis: ../src/test_core_simple.vhd(34): analyzing entity test_core_simple_vhd. VHDL-1012
INFO - synthesis: ../src/test_core_simple.vhd(37): analyzing architecture behavior. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(139): using initial value "1101111011101101" for memoryinx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(149): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(158): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(169): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: ../src/la.vhd(239): Removing unused instance GENERIC_FIFO_1. VDB-5034
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/core.vhd(206): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(215): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(227): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(241): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/la.vhd(144): net output[15] does not have a driver. VDB-1002
WARNING - synthesis: ../src/sampler.vhd(46): net \Inst_core/Inst_sampler/input[31] does not have a driver. VDB-1002
WARNING - synthesis: ../src/trigger.vhd(40): net \Inst_core/Inst_trigger/input[31] does not have a driver. VDB-1002
######## Missing driver on net output[15]. Patching with GND.
######## Missing driver on net output[14]. Patching with GND.
######## Missing driver on net output[13]. Patching with GND.
######## Missing driver on net output[12]. Patching with GND.
######## Missing driver on net output[11]. Patching with GND.
######## Missing driver on net output[10]. Patching with GND.
######## Missing driver on net output[9]. Patching with GND.
######## Missing driver on net output[8]. Patching with GND.
######## Missing driver on net output[7]. Patching with GND.
######## Missing driver on net output[6]. Patching with GND.
######## Missing driver on net output[5]. Patching with GND.
######## Missing driver on net output[4]. Patching with GND.
######## Missing driver on net output[3]. Patching with GND.
######## Missing driver on net output[2]. Patching with GND.
######## Missing driver on net output[1]. Patching with GND.
######## Missing driver on net output[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[0]. Patching with GND.
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i31 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 790 of 1280 (61 % )
SB_CARRY => 100
SB_DFF => 573
SB_DFFE => 101
SB_DFFESR => 45
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 52
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1032
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 797
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_0, loads : 30
  Net : Inst_core/Inst_decoder/wrsize, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 69.148  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.848  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_131_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity debugleds_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity debugleds_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal Inst_core.Inst_trigger.stages_0__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_2__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_81:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

W2715: Warning for set_io Constraint: Ignoring pin assignment for input[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[9], as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1032
    Number of DFFs      	:	790
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1034
    Number of DFFs      	:	789
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	689
        LUT, DFF and CARRY	:	100
    Combinational LogicCells
        Only LUT         	:	245
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1034/1280
    PLBs                        :	143/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1034
    Number of DFFs      	:	789
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1034/1280
    PLBs                        :	154/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: la|xtalClock | Frequency: 113.75 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2808
running packerused logic cells: 1034
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2808
used logic cells: 1034
Translating sdc file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc...
Translated sdc file is /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router" --sdf_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router --sdf_file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:49:15

I1203: Reading Design la
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 1174 
I1212: Iteration  1 :   159 unrouted : 1 seconds
I1212: Iteration  2 :    32 unrouted : 1 seconds
I1212: Iteration  3 :     9 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design la
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
 total           164328K
router succeed.

"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/netlister" --verilog "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v" --vhdl "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd" --lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --view rt --device "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:59:22

Generating Verilog & VHDL netlist files ...
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc" --sdf-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --report-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc --sdf-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --report-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:48:14

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/bitmap" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --design "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --device_name iCE40HX1K --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:58:49

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 22:19:14 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(65): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: ../src/controller.vhd(76): syntax error near memoryOut. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 22:19:30 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(65): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/test_core_simple.vhd. VHDL-1481
INFO - synthesis: ../src/test_core_simple.vhd(34): analyzing entity test_core_simple_vhd. VHDL-1012
INFO - synthesis: ../src/test_core_simple.vhd(37): analyzing architecture behavior. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(139): using initial value "1101111011101101" for memoryinx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(149): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(158): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(169): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: ../src/la.vhd(239): Removing unused instance GENERIC_FIFO_1. VDB-5034
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/core.vhd(206): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(215): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(227): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(241): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/la.vhd(144): net output[15] does not have a driver. VDB-1002
WARNING - synthesis: ../src/sampler.vhd(46): net \Inst_core/Inst_sampler/input[31] does not have a driver. VDB-1002
WARNING - synthesis: ../src/trigger.vhd(40): net \Inst_core/Inst_trigger/input[31] does not have a driver. VDB-1002
######## Missing driver on net output[15]. Patching with GND.
######## Missing driver on net output[14]. Patching with GND.
######## Missing driver on net output[13]. Patching with GND.
######## Missing driver on net output[12]. Patching with GND.
######## Missing driver on net output[11]. Patching with GND.
######## Missing driver on net output[10]. Patching with GND.
######## Missing driver on net output[9]. Patching with GND.
######## Missing driver on net output[8]. Patching with GND.
######## Missing driver on net output[7]. Patching with GND.
######## Missing driver on net output[6]. Patching with GND.
######## Missing driver on net output[5]. Patching with GND.
######## Missing driver on net output[4]. Patching with GND.
######## Missing driver on net output[3]. Patching with GND.
######## Missing driver on net output[2]. Patching with GND.
######## Missing driver on net output[1]. Patching with GND.
######## Missing driver on net output[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[0]. Patching with GND.
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i31 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 790 of 1280 (61 % )
SB_CARRY => 100
SB_DFF => 573
SB_DFFE => 101
SB_DFFESR => 45
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 52
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1032
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 797
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_0, loads : 30
  Net : Inst_core/Inst_decoder/wrsize, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 69.152  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.760  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_131_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity debugleds_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity debugleds_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal Inst_core.Inst_trigger.stages_0__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_2__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_81:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

W2715: Warning for set_io Constraint: Ignoring pin assignment for input[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[9], as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1032
    Number of DFFs      	:	790
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1034
    Number of DFFs      	:	789
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	689
        LUT, DFF and CARRY	:	100
    Combinational LogicCells
        Only LUT         	:	245
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1034/1280
    PLBs                        :	143/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.5 (sec)

Final Design Statistics
    Number of LUTs      	:	1034
    Number of DFFs      	:	789
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1034/1280
    PLBs                        :	154/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: la|xtalClock | Frequency: 113.75 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2808
running packerused logic cells: 1034
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2808
used logic cells: 1034
Translating sdc file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc...
Translated sdc file is /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router" --sdf_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router --sdf_file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:49:15

I1203: Reading Design la
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 1174 
I1212: Iteration  1 :   159 unrouted : 2 seconds
I1212: Iteration  2 :    32 unrouted : 0 seconds
I1212: Iteration  3 :     9 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design la
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
 total           164328K
router succeed.

"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/netlister" --verilog "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v" --vhdl "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd" --lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --view rt --device "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:59:22

Generating Verilog & VHDL netlist files ...
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc" --sdf-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --report-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc --sdf-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --report-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:48:14

running timerTimer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/bitmap" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --design "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --device_name iCE40HX1K --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:58:49

running bitmapBit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 22:27:33 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(65): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: ../src/core.vhd(243): syntax error near Inst_controller. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 22:27:40 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(65): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/test_core_simple.vhd. VHDL-1481
INFO - synthesis: ../src/test_core_simple.vhd(34): analyzing entity test_core_simple_vhd. VHDL-1012
INFO - synthesis: ../src/test_core_simple.vhd(37): analyzing architecture behavior. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(139): using initial value "1101111011101101" for memoryinx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(149): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(158): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(169): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: ../src/la.vhd(239): Removing unused instance GENERIC_FIFO_1. VDB-5034
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/core.vhd(206): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(215): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(227): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(243): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/sampler.vhd(46): net \Inst_core/Inst_sampler/input[31] does not have a driver. VDB-1002
WARNING - synthesis: ../src/trigger.vhd(40): net \Inst_core/Inst_trigger/input[31] does not have a driver. VDB-1002
######## Missing driver on net \Inst_core/Inst_sampler/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[0]. Patching with GND.
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i31 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 800 of 1280 (62 % )
SB_CARRY => 100
SB_DFF => 571
SB_DFFE => 109
SB_DFFESR => 49
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 52
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1046
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 807
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_eia232/Inst_transmitter/state_1, loads : 36
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_core/Inst_controller/dataBuffer_31_N_325_2, loads : 31
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_1, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 69.129  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.840  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_131_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity debugleds_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity debugleds_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i30:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i31:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i20:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i19:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i17:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i18:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_0__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_1__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_2__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_3__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

W2715: Warning for set_io Constraint: Ignoring pin assignment for input[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[9], as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1046
    Number of DFFs      	:	800
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1048
    Number of DFFs      	:	799
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	699
        LUT, DFF and CARRY	:	100
    Combinational LogicCells
        Only LUT         	:	249
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1048/1280
    PLBs                        :	147/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.6 (sec)

Final Design Statistics
    Number of LUTs      	:	1048
    Number of DFFs      	:	799
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1048/1280
    PLBs                        :	154/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: la|xtalClock | Frequency: 113.32 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2818
running packerused logic cells: 1048
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2818
used logic cells: 1048
Translating sdc file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc...
Translated sdc file is /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router" --sdf_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router --sdf_file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:49:15

I1203: Reading Design la
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 1186 
I1212: Iteration  1 :   160 unrouted : 2 seconds
I1212: Iteration  2 :    26 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design la
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
 total           164468K
router succeed.

"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/netlister" --verilog "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v" --vhdl "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd" --lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --view rt --device "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:59:22

Generating Verilog & VHDL netlist files ...
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc" --sdf-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --report-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc --sdf-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --report-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:48:14

running timerTimer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/bitmap" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --design "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --device_name iCE40HX1K --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:58:49

running bitmapBit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 22:34:36 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(65): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/test_core_simple.vhd. VHDL-1481
INFO - synthesis: ../src/test_core_simple.vhd(34): analyzing entity test_core_simple_vhd. VHDL-1012
INFO - synthesis: ../src/test_core_simple.vhd(37): analyzing architecture behavior. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(139): using initial value "1101111011101101" for memoryinx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(149): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(158): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(169): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: ../src/la.vhd(239): Removing unused instance GENERIC_FIFO_1. VDB-5034
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/core.vhd(206): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(215): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(227): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(243): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/la.vhd(144): net output[15] does not have a driver. VDB-1002
WARNING - synthesis: ../src/sampler.vhd(46): net \Inst_core/Inst_sampler/input[31] does not have a driver. VDB-1002
WARNING - synthesis: ../src/trigger.vhd(40): net \Inst_core/Inst_trigger/input[31] does not have a driver. VDB-1002
######## Missing driver on net output[15]. Patching with GND.
######## Missing driver on net output[14]. Patching with GND.
######## Missing driver on net output[13]. Patching with GND.
######## Missing driver on net output[12]. Patching with GND.
######## Missing driver on net output[11]. Patching with GND.
######## Missing driver on net output[10]. Patching with GND.
######## Missing driver on net output[9]. Patching with GND.
######## Missing driver on net output[8]. Patching with GND.
######## Missing driver on net output[7]. Patching with GND.
######## Missing driver on net output[6]. Patching with GND.
######## Missing driver on net output[5]. Patching with GND.
######## Missing driver on net output[4]. Patching with GND.
######## Missing driver on net output[3]. Patching with GND.
######## Missing driver on net output[2]. Patching with GND.
######## Missing driver on net output[1]. Patching with GND.
######## Missing driver on net output[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[0]. Patching with GND.
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i31 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 790 of 1280 (61 % )
SB_CARRY => 100
SB_DFF => 573
SB_DFFE => 101
SB_DFFESR => 45
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 52
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1032
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 797
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_0, loads : 30
  Net : Inst_core/Inst_decoder/wrsize, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 69.109  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.848  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_131_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity debugleds_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity debugleds_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal Inst_core.Inst_trigger.stages_0__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_2__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_81:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

W2715: Warning for set_io Constraint: Ignoring pin assignment for input[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[9], as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1032
    Number of DFFs      	:	790
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1034
    Number of DFFs      	:	789
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	689
        LUT, DFF and CARRY	:	100
    Combinational LogicCells
        Only LUT         	:	245
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1034/1280
    PLBs                        :	143/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.5 (sec)

Final Design Statistics
    Number of LUTs      	:	1034
    Number of DFFs      	:	789
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1034/1280
    PLBs                        :	154/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: la|xtalClock | Frequency: 113.75 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2808
running packerused logic cells: 1034
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2808
used logic cells: 1034
Translating sdc file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc...
Translated sdc file is /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router" --sdf_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router --sdf_file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:49:15

I1203: Reading Design la
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 1174 
I1212: Iteration  1 :   159 unrouted : 1 seconds
I1212: Iteration  2 :    32 unrouted : 1 seconds
I1212: Iteration  3 :     9 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design la
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
 total           164328K
router succeed.

"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/netlister" --verilog "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v" --vhdl "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd" --lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --view rt --device "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:59:22

Generating Verilog & VHDL netlist files ...
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc" --sdf-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --report-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc --sdf-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --report-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:48:14

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/bitmap" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --design "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --device_name iCE40HX1K --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:58:49

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
QClipboard: Timed out while sending data
QClipboard: Timed out while sending data
QClipboard: Timed out while sending data
QClipboard: Timed out while sending data
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 22:47:40 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(65): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/test_core_simple.vhd. VHDL-1481
INFO - synthesis: ../src/test_core_simple.vhd(34): analyzing entity test_core_simple_vhd. VHDL-1012
INFO - synthesis: ../src/test_core_simple.vhd(37): analyzing architecture behavior. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(139): using initial value "1101111011101101" for memoryinx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(149): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(158): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(169): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: ../src/la.vhd(239): Removing unused instance GENERIC_FIFO_1. VDB-5034
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/core.vhd(206): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(215): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(227): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(243): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/la.vhd(144): net outputdata[15] does not have a driver. VDB-1002
WARNING - synthesis: ../src/sampler.vhd(46): net \Inst_core/Inst_sampler/input[31] does not have a driver. VDB-1002
WARNING - synthesis: ../src/trigger.vhd(40): net \Inst_core/Inst_trigger/input[31] does not have a driver. VDB-1002
######## Missing driver on net outputdata[15]. Patching with GND.
######## Missing driver on net outputdata[14]. Patching with GND.
######## Missing driver on net outputdata[13]. Patching with GND.
######## Missing driver on net outputdata[12]. Patching with GND.
######## Missing driver on net outputdata[11]. Patching with GND.
######## Missing driver on net outputdata[10]. Patching with GND.
######## Missing driver on net outputdata[9]. Patching with GND.
######## Missing driver on net outputdata[8]. Patching with GND.
######## Missing driver on net outputdata[7]. Patching with GND.
######## Missing driver on net outputdata[6]. Patching with GND.
######## Missing driver on net outputdata[5]. Patching with GND.
######## Missing driver on net outputdata[4]. Patching with GND.
######## Missing driver on net outputdata[3]. Patching with GND.
######## Missing driver on net outputdata[2]. Patching with GND.
######## Missing driver on net outputdata[1]. Patching with GND.
######## Missing driver on net outputdata[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[0]. Patching with GND.
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i31 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 790 of 1280 (61 % )
SB_CARRY => 100
SB_DFF => 573
SB_DFFE => 101
SB_DFFESR => 45
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 52
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1032
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 797
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_0, loads : 30
  Net : Inst_core/Inst_decoder/wrsize, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 69.152  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.868  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_131_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity debugleds_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity debugleds_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal Inst_core.Inst_trigger.stages_0__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_2__Inst_stage.run_119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_81:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

W2715: Warning for set_io Constraint: Ignoring pin assignment for input[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[9], as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1032
    Number of DFFs      	:	790
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1034
    Number of DFFs      	:	789
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	689
        LUT, DFF and CARRY	:	100
    Combinational LogicCells
        Only LUT         	:	245
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1034/1280
    PLBs                        :	143/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.7 (sec)

Final Design Statistics
    Number of LUTs      	:	1034
    Number of DFFs      	:	789
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1034/1280
    PLBs                        :	154/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: la|xtalClock | Frequency: 113.75 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 2808
running packerused logic cells: 1034
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2808
used logic cells: 1034
Translating sdc file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc...
Translated sdc file is /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router" --sdf_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router --sdf_file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:49:15

I1203: Reading Design la
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 1174 
I1212: Iteration  1 :   159 unrouted : 1 seconds
I1212: Iteration  2 :    32 unrouted : 0 seconds
I1212: Iteration  3 :     9 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design la
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
 total           164328K
router succeed.

"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/netlister" --verilog "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v" --vhdl "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd" --lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --view rt --device "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:59:22

Generating Verilog & VHDL netlist files ...
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc" --sdf-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --report-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc --sdf-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --report-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:48:14

running timerTimer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/bitmap" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --design "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --device_name iCE40HX1K --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:58:49

running bitmapBit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 22:59:11 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/test_core_simple.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/test_core_simple.vhd. VHDL-1481
INFO - synthesis: ../src/test_core_simple.vhd(34): analyzing entity test_core_simple_vhd. VHDL-1012
INFO - synthesis: ../src/test_core_simple.vhd(37): analyzing architecture behavior. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(139): using initial value "1101111011101101" for memoryinx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(149): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(158): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(169): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: ../src/la.vhd(239): Removing unused instance GENERIC_FIFO_1. VDB-5034
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/core.vhd(206): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(215): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(227): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(243): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/la.vhd(144): net outputdata[15] does not have a driver. VDB-1002
WARNING - synthesis: ../src/sampler.vhd(46): net \Inst_core/Inst_sampler/input[31] does not have a driver. VDB-1002
WARNING - synthesis: ../src/trigger.vhd(40): net \Inst_core/Inst_trigger/input[31] does not have a driver. VDB-1002
######## Missing driver on net outputdata[15]. Patching with GND.
######## Missing driver on net outputdata[14]. Patching with GND.
######## Missing driver on net outputdata[13]. Patching with GND.
######## Missing driver on net outputdata[12]. Patching with GND.
######## Missing driver on net outputdata[11]. Patching with GND.
######## Missing driver on net outputdata[10]. Patching with GND.
######## Missing driver on net outputdata[9]. Patching with GND.
######## Missing driver on net outputdata[8]. Patching with GND.
######## Missing driver on net outputdata[7]. Patching with GND.
######## Missing driver on net outputdata[6]. Patching with GND.
######## Missing driver on net outputdata[5]. Patching with GND.
######## Missing driver on net outputdata[4]. Patching with GND.
######## Missing driver on net outputdata[3]. Patching with GND.
######## Missing driver on net outputdata[2]. Patching with GND.
######## Missing driver on net outputdata[1]. Patching with GND.
######## Missing driver on net outputdata[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[0]. Patching with GND.
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i31 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 790 of 1280 (61 % )
SB_CARRY => 100
SB_DFF => 573
SB_DFFE => 101
SB_DFFESR => 45
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 52
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1032
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 797
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_0, loads : 30
  Net : Inst_core/Inst_decoder/wrsize, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 69.113  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.832  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:07:02 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(139): using initial value "1101111011101101" for memoryinx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(149): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(158): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(169): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: ../src/la.vhd(239): Removing unused instance GENERIC_FIFO_1. VDB-5034
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/core.vhd(206): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(215): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(227): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(243): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/la.vhd(144): net outputdata[15] does not have a driver. VDB-1002
WARNING - synthesis: ../src/sampler.vhd(46): net \Inst_core/Inst_sampler/input[31] does not have a driver. VDB-1002
WARNING - synthesis: ../src/trigger.vhd(40): net \Inst_core/Inst_trigger/input[31] does not have a driver. VDB-1002
######## Missing driver on net outputdata[15]. Patching with GND.
######## Missing driver on net outputdata[14]. Patching with GND.
######## Missing driver on net outputdata[13]. Patching with GND.
######## Missing driver on net outputdata[12]. Patching with GND.
######## Missing driver on net outputdata[11]. Patching with GND.
######## Missing driver on net outputdata[10]. Patching with GND.
######## Missing driver on net outputdata[9]. Patching with GND.
######## Missing driver on net outputdata[8]. Patching with GND.
######## Missing driver on net outputdata[7]. Patching with GND.
######## Missing driver on net outputdata[6]. Patching with GND.
######## Missing driver on net outputdata[5]. Patching with GND.
######## Missing driver on net outputdata[4]. Patching with GND.
######## Missing driver on net outputdata[3]. Patching with GND.
######## Missing driver on net outputdata[2]. Patching with GND.
######## Missing driver on net outputdata[1]. Patching with GND.
######## Missing driver on net outputdata[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[0]. Patching with GND.
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i31 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 790 of 1280 (61 % )
SB_CARRY => 100
SB_DFF => 573
SB_DFFE => 101
SB_DFFESR => 45
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 52
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1032
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 797
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_0, loads : 30
  Net : Inst_core/Inst_decoder/wrsize, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 68.922  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.792  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:12:22 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(139): using initial value "1101111011101101" for memoryinx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(149): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(158): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(169): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: ../src/la.vhd(239): Removing unused instance GENERIC_FIFO_1. VDB-5034
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/core.vhd(206): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(215): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(227): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(243): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/la.vhd(144): net outputdata[15] does not have a driver. VDB-1002
WARNING - synthesis: ../src/sampler.vhd(46): net \Inst_core/Inst_sampler/input[31] does not have a driver. VDB-1002
WARNING - synthesis: ../src/trigger.vhd(40): net \Inst_core/Inst_trigger/input[31] does not have a driver. VDB-1002
######## Missing driver on net outputdata[15]. Patching with GND.
######## Missing driver on net outputdata[14]. Patching with GND.
######## Missing driver on net outputdata[13]. Patching with GND.
######## Missing driver on net outputdata[12]. Patching with GND.
######## Missing driver on net outputdata[11]. Patching with GND.
######## Missing driver on net outputdata[10]. Patching with GND.
######## Missing driver on net outputdata[9]. Patching with GND.
######## Missing driver on net outputdata[8]. Patching with GND.
######## Missing driver on net outputdata[7]. Patching with GND.
######## Missing driver on net outputdata[6]. Patching with GND.
######## Missing driver on net outputdata[5]. Patching with GND.
######## Missing driver on net outputdata[4]. Patching with GND.
######## Missing driver on net outputdata[3]. Patching with GND.
######## Missing driver on net outputdata[2]. Patching with GND.
######## Missing driver on net outputdata[1]. Patching with GND.
######## Missing driver on net outputdata[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[0]. Patching with GND.
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 31 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 30 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 29 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 28 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 27 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 26 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 25 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 24 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 23 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 22 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 21 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 20 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 19 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 18 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 17 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 16 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/shiftRegister is stuck at Zero
WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i31 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 790 of 1280 (61 % )
SB_CARRY => 100
SB_DFF => 573
SB_DFFE => 101
SB_DFFESR => 45
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 52
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1032
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 797
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_0, loads : 30
  Net : Inst_core/Inst_decoder/wrsize, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 68.922  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.804  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:16:40 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = FALSE
Propagate Constants = TRUE
Remove Duplicate Registers = FALSE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(139): using initial value "1101111011101101" for memoryinx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(149): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(158): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(169): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: ../src/la.vhd(239): Removing unused instance GENERIC_FIFO_1. VDB-5034
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/core.vhd(206): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(215): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(227): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(243): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/la.vhd(144): net outputdata[15] does not have a driver. VDB-1002
WARNING - synthesis: ../src/sampler.vhd(46): net \Inst_core/Inst_sampler/input[31] does not have a driver. VDB-1002
WARNING - synthesis: ../src/trigger.vhd(40): net \Inst_core/Inst_trigger/input[31] does not have a driver. VDB-1002
######## Missing driver on net outputdata[15]. Patching with GND.
######## Missing driver on net outputdata[14]. Patching with GND.
######## Missing driver on net outputdata[13]. Patching with GND.
######## Missing driver on net outputdata[12]. Patching with GND.
######## Missing driver on net outputdata[11]. Patching with GND.
######## Missing driver on net outputdata[10]. Patching with GND.
######## Missing driver on net outputdata[9]. Patching with GND.
######## Missing driver on net outputdata[8]. Patching with GND.
######## Missing driver on net outputdata[7]. Patching with GND.
######## Missing driver on net outputdata[6]. Patching with GND.
######## Missing driver on net outputdata[5]. Patching with GND.
######## Missing driver on net outputdata[4]. Patching with GND.
######## Missing driver on net outputdata[3]. Patching with GND.
######## Missing driver on net outputdata[2]. Patching with GND.
######## Missing driver on net outputdata[1]. Patching with GND.
######## Missing driver on net outputdata[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[0]. Patching with GND.
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
Combinational loop found : 1

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_0_129 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1033 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_89 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1034 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_90 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1035 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_91 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1036 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_92 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1037 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_93 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1038 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_94 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1039 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_95 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1040 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_96 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1041 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_97 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1042 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_98 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1043 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_99 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1044 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_100 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1045 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_101 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1046 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_102 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1047 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_0 

Combinational loop found : 2

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_0_145 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1064 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_103 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1065 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_104 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1066 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_105 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1067 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_106 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1068 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_107 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1069 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_108 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1070 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_109 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1071 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_110 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1072 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_111 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1073 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_112 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1074 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_113 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1075 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_114 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1076 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_115 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1077 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_116 

Combinational loop found : 3

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_0_129 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1033 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_89 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1034 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_90 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1035 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_91 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1036 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_92 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1037 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_93 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1038 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_94 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1039 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_95 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1040 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_96 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1041 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_97 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1042 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_98 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1043 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_99 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1044 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_100 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1045 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_101 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1046 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_102 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1047 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_0 

Combinational loop found : 4

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_0_145 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1064 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_103 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1065 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_104 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1066 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_105 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1067 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_106 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1068 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_107 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1069 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_108 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1070 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_109 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1071 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_110 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1072 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_111 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1073 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_112 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1074 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_113 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1075 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_114 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1076 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_115 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1077 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_116 

Combinational loop found : 5

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_0_129 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1033 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_89 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1034 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_90 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1035 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_91 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1036 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_92 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1037 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_93 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1038 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_94 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1039 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_95 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1040 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_96 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1041 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_97 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1042 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_98 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1043 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_99 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1044 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_100 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1045 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_101 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1046 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_102 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1047 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_0 

Combinational loop found : 6

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_0_145 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1064 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_103 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1065 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_104 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1066 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_105 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1067 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_106 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1068 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_107 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1069 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_108 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1070 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_109 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1071 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_110 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1072 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_111 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1073 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_112 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1074 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_113 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1075 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_114 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1076 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_115 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1077 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_116 

Combinational loop found : 7

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_0_129 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1033 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_89 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1034 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_90 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1035 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_91 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1036 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_92 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1037 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_93 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1038 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_94 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1039 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_95 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1040 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_96 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1041 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_97 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1042 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_98 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1043 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_99 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1044 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_100 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1045 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_101 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1046 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_102 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1047 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_0 

Combinational loop found : 8

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_0_145 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1064 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_103 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1065 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_104 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1066 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_105 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1067 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_106 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1068 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_107 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1069 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_108 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1070 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_109 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1071 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_110 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1072 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_111 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1073 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_112 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1074 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_113 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1075 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_114 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1076 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_115 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1077 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_116 

WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i1 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 923 of 1280 (72 % )
SB_CARRY => 100
SB_DFF => 437
SB_DFFE => 257
SB_DFFER => 8
SB_DFFESR => 42
SB_DFFR => 4
SB_DFFSR => 174
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1370
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 930
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_core/Inst_sampler/sampleReady, loads : 144
  Net : Inst_core/Inst_flags/flagDemux, loads : 128
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_1, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 68.750  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.832  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:18:14 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = FALSE
Propagate Constants = TRUE
Remove Duplicate Registers = FALSE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(139): using initial value "1101111011101101" for memoryinx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(149): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(158): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(169): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/core.vhd(206): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(215): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(227): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(243): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/la.vhd(141): net memoryOut[15] does not have a driver. VDB-1002
WARNING - synthesis: ../src/la.vhd(144): net outputdata[15] does not have a driver. VDB-1002
WARNING - synthesis: ../src/sampler.vhd(46): net \Inst_core/Inst_sampler/input[31] does not have a driver. VDB-1002
WARNING - synthesis: ../src/trigger.vhd(40): net \Inst_core/Inst_trigger/input[31] does not have a driver. VDB-1002
######## Missing driver on net memoryOut[15]. Patching with GND.
######## Missing driver on net memoryOut[14]. Patching with GND.
######## Missing driver on net memoryOut[13]. Patching with GND.
######## Missing driver on net memoryOut[12]. Patching with GND.
######## Missing driver on net memoryOut[11]. Patching with GND.
######## Missing driver on net memoryOut[10]. Patching with GND.
######## Missing driver on net memoryOut[9]. Patching with GND.
######## Missing driver on net memoryOut[8]. Patching with GND.
######## Missing driver on net memoryOut[7]. Patching with GND.
######## Missing driver on net memoryOut[6]. Patching with GND.
######## Missing driver on net memoryOut[5]. Patching with GND.
######## Missing driver on net memoryOut[4]. Patching with GND.
######## Missing driver on net memoryOut[3]. Patching with GND.
######## Missing driver on net memoryOut[2]. Patching with GND.
######## Missing driver on net memoryOut[1]. Patching with GND.
######## Missing driver on net memoryOut[0]. Patching with GND.
######## Missing driver on net outputdata[15]. Patching with GND.
######## Missing driver on net outputdata[14]. Patching with GND.
######## Missing driver on net outputdata[13]. Patching with GND.
######## Missing driver on net outputdata[12]. Patching with GND.
######## Missing driver on net outputdata[11]. Patching with GND.
######## Missing driver on net outputdata[10]. Patching with GND.
######## Missing driver on net outputdata[9]. Patching with GND.
######## Missing driver on net outputdata[8]. Patching with GND.
######## Missing driver on net outputdata[7]. Patching with GND.
######## Missing driver on net outputdata[6]. Patching with GND.
######## Missing driver on net outputdata[5]. Patching with GND.
######## Missing driver on net outputdata[4]. Patching with GND.
######## Missing driver on net outputdata[3]. Patching with GND.
######## Missing driver on net outputdata[2]. Patching with GND.
######## Missing driver on net outputdata[1]. Patching with GND.
######## Missing driver on net outputdata[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[0]. Patching with GND.
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \GENERIC_FIFO_1/fifo_memory to 4 EBR blocks in PSEUDO_DUAL_PORT Mode

Combinational loop found : 1

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_0_129 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1033 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_89 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1034 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_90 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1035 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_91 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1036 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_92 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1037 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_93 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1038 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_94 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1039 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_95 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1040 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_96 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1041 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_97 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1042 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_98 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1043 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_99 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1044 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_100 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1045 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_101 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1046 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_102 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1047 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_0 

Combinational loop found : 2

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_0_145 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1064 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_103 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1065 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_104 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1066 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_105 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1067 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_106 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1068 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_107 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1069 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_108 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1070 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_109 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1071 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_110 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1072 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_111 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1073 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_112 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1074 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_113 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1075 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_114 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1076 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_115 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1077 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_116 

Combinational loop found : 3

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_0_129 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1033 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_89 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1034 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_90 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1035 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_91 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1036 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_92 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1037 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_93 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1038 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_94 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1039 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_95 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1040 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_96 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1041 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_97 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1042 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_98 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1043 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_99 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1044 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_100 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1045 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_101 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1046 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_102 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1047 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_0 

Combinational loop found : 4

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_0_145 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1064 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_103 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1065 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_104 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1066 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_105 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1067 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_106 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1068 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_107 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1069 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_108 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1070 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_109 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1071 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_110 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1072 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_111 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1073 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_112 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1074 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_113 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1075 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_114 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1076 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_115 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1077 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_116 

Combinational loop found : 5

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_0_129 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1033 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_89 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1034 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_90 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1035 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_91 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1036 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_92 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1037 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_93 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1038 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_94 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1039 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_95 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1040 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_96 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1041 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_97 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1042 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_98 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1043 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_99 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1044 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_100 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1045 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_101 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1046 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_102 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1047 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_0 

Combinational loop found : 6

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_0_145 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1064 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_103 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1065 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_104 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1066 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_105 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1067 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_106 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1068 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_107 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1069 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_108 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1070 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_109 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1071 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_110 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1072 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_111 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1073 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_112 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1074 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_113 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1075 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_114 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1076 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_115 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1077 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_116 

Combinational loop found : 7

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_0_129 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1033 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_89 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1034 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_90 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1035 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_91 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1036 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_92 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1037 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_93 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1038 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_94 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1039 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_95 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1040 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_96 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1041 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_97 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1042 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_98 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1043 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_99 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1044 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_100 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1045 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_101 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1046 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_102 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1047 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_0 

Combinational loop found : 8

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_0_145 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1064 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_103 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1065 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_104 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1066 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_105 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1067 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_106 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1068 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_107 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1069 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_108 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1070 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_109 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1071 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_110 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1072 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_111 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1073 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_112 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1074 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_113 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1075 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_114 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1076 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_115 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1077 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_116 

WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i1 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 938 of 1280 (73 % )
SB_CARRY => 136
SB_DFF => 445
SB_DFFE => 254
SB_DFFER => 8
SB_DFFESR => 52
SB_DFFR => 4
SB_DFFSR => 174
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1460
SB_RAM1024x4 => 4
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_N, loads : 953
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_core/Inst_sampler/sampleReady, loads : 144
  Net : Inst_core/Inst_flags/flagDemux, loads : 127
  Net : Inst_eia232/Inst_receiver/n1, loads : 37
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_1, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_N]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 71.359  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.096  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:18:58 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = FALSE
Propagate Constants = TRUE
Remove Duplicate Registers = FALSE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(139): using initial value "1101111011101101" for memoryinx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(149): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(158): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(169): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/core.vhd(206): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(215): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(227): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/core.vhd(243): input port input[31] is not connected on this instance. VDB-1013
WARNING - synthesis: ../src/la.vhd(141): net memoryOut[15] does not have a driver. VDB-1002
WARNING - synthesis: ../src/la.vhd(144): net outputdata[15] does not have a driver. VDB-1002
WARNING - synthesis: ../src/sampler.vhd(46): net \Inst_core/Inst_sampler/input[31] does not have a driver. VDB-1002
WARNING - synthesis: ../src/trigger.vhd(40): net \Inst_core/Inst_trigger/input[31] does not have a driver. VDB-1002
######## Missing driver on net memoryOut[15]. Patching with GND.
######## Missing driver on net memoryOut[14]. Patching with GND.
######## Missing driver on net memoryOut[13]. Patching with GND.
######## Missing driver on net memoryOut[12]. Patching with GND.
######## Missing driver on net memoryOut[11]. Patching with GND.
######## Missing driver on net memoryOut[10]. Patching with GND.
######## Missing driver on net memoryOut[9]. Patching with GND.
######## Missing driver on net memoryOut[8]. Patching with GND.
######## Missing driver on net memoryOut[7]. Patching with GND.
######## Missing driver on net memoryOut[6]. Patching with GND.
######## Missing driver on net memoryOut[5]. Patching with GND.
######## Missing driver on net memoryOut[4]. Patching with GND.
######## Missing driver on net memoryOut[3]. Patching with GND.
######## Missing driver on net memoryOut[2]. Patching with GND.
######## Missing driver on net memoryOut[1]. Patching with GND.
######## Missing driver on net memoryOut[0]. Patching with GND.
######## Missing driver on net outputdata[15]. Patching with GND.
######## Missing driver on net outputdata[14]. Patching with GND.
######## Missing driver on net outputdata[13]. Patching with GND.
######## Missing driver on net outputdata[12]. Patching with GND.
######## Missing driver on net outputdata[11]. Patching with GND.
######## Missing driver on net outputdata[10]. Patching with GND.
######## Missing driver on net outputdata[9]. Patching with GND.
######## Missing driver on net outputdata[8]. Patching with GND.
######## Missing driver on net outputdata[7]. Patching with GND.
######## Missing driver on net outputdata[6]. Patching with GND.
######## Missing driver on net outputdata[5]. Patching with GND.
######## Missing driver on net outputdata[4]. Patching with GND.
######## Missing driver on net outputdata[3]. Patching with GND.
######## Missing driver on net outputdata[2]. Patching with GND.
######## Missing driver on net outputdata[1]. Patching with GND.
######## Missing driver on net outputdata[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_sampler/input[0]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[31]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[30]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[29]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[28]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[27]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[26]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[25]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[24]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[23]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[22]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[21]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[20]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[19]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[18]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[17]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[16]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[15]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[14]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[13]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[12]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[11]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[10]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[9]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[8]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[7]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[6]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[5]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[4]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[3]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[2]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[1]. Patching with GND.
######## Missing driver on net \Inst_core/Inst_trigger/input[0]. Patching with GND.
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \GENERIC_FIFO_1/fifo_memory to 4 EBR blocks in PSEUDO_DUAL_PORT Mode

Combinational loop found : 1

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_0_129 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1033 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_89 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1034 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_90 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1035 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_91 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1036 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_92 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1037 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_93 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1038 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_94 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1039 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_95 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1040 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_96 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1041 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_97 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1042 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_98 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1043 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_99 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1044 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_100 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1045 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_101 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1046 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_102 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_1047 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_0 

Combinational loop found : 2

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_0_145 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1064 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_103 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1065 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_104 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1066 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_105 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1067 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_106 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1068 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_107 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1069 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_108 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1070 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_109 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1071 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_110 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1072 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_111 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1073 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_112 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1074 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_113 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1075 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_114 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1076 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_115 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_1077 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_116 

Combinational loop found : 3

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_0_129 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1033 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_89 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1034 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_90 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1035 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_91 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1036 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_92 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1037 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_93 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1038 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_94 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1039 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_95 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1040 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_96 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1041 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_97 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1042 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_98 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1043 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_99 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1044 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_100 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1045 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_101 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1046 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_102 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_1047 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_0 

Combinational loop found : 4

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_0_145 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1064 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_103 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1065 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_104 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1066 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_105 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1067 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_106 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1068 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_107 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1069 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_108 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1070 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_109 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1071 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_110 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1072 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_111 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1073 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_112 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1074 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_113 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1075 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_114 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1076 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_115 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_1077 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_116 

Combinational loop found : 5

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_0_129 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1033 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_89 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1034 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_90 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1035 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_91 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1036 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_92 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1037 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_93 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1038 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_94 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1039 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_95 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1040 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_96 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1041 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_97 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1042 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_98 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1043 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_99 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1044 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_100 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1045 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_101 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1046 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_102 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_1047 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_0 

Combinational loop found : 6

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_0_145 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1064 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_103 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1065 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_104 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1066 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_105 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1067 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_106 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1068 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_107 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1069 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_108 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1070 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_109 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1071 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_110 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1072 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_111 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1073 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_112 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1074 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_113 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1075 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_114 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1076 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_115 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_1077 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_116 

Combinational loop found : 7

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_0_129 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1033 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_89 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1034 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_90 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1035 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_91 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1036 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_92 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1037 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_93 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1038 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_94 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1039 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_95 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1040 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_96 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1041 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_97 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1042 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_98 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1043 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_99 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1044 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_100 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1045 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_101 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1046 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_102 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_1047 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_0 

Combinational loop found : 8

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_0_145 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1064 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_103 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1065 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_104 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1066 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_105 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1067 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_106 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1068 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_107 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1069 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_108 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1070 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_109 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1071 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_110 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1072 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_111 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1073 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_112 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1074 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_113 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1075 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_114 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1076 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_115 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_1077 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_116 

WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i1 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 938 of 1280 (73 % )
SB_CARRY => 136
SB_DFF => 445
SB_DFFE => 254
SB_DFFER => 8
SB_DFFESR => 52
SB_DFFR => 4
SB_DFFSR => 174
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1460
SB_RAM1024x4 => 4
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_N, loads : 953
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_core/Inst_sampler/sampleReady, loads : 144
  Net : Inst_core/Inst_flags/flagDemux, loads : 127
  Net : Inst_eia232/Inst_receiver/n1, loads : 37
  Net : Inst_core/Inst_decoder/wrtrigmask_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_1, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigmask_0, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_3, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_2, loads : 30
  Net : Inst_core/Inst_decoder/wrtrigval_1, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_N]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 71.363  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.160  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:22:40 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = FALSE
Propagate Constants = TRUE
Remove Duplicate Registers = FALSE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(139): using initial value "1101111011101101" for memoryinx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(149): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(158): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(169): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sync.vhd(103): Register \Inst_core/Inst_sync/synchronizedInput180_i0 is stuck at One. VDB-5014
WARNING - synthesis: ../src/sync.vhd(100): Register \Inst_core/Inst_sync/synchronizedInput_i0 is stuck at One. VDB-5014
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/demux.vhd(53): Register \Inst_core/Inst_sync/Inst_demux/output[8]_22 is stuck at One. VDB-5014
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: ../src/sync.vhd(103): Register \Inst_core/Inst_sync/synchronizedInput180_i1 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sync.vhd(100): Register \Inst_core/Inst_sync/synchronizedInput_i1 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/demux.vhd(53): Register \Inst_core/Inst_sync/Inst_demux/output[14]_16 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \GENERIC_FIFO_1/fifo_memory to 4 EBR blocks in PSEUDO_DUAL_PORT Mode

WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/output is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/output is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_sync/output is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_sync/output is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_sync/output is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/output is stuck at One
Combinational loop found : 1

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_0_105 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_825 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_57 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_826 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_58 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_827 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_59 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_828 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_60 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_829 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_61 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_830 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_62 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_N_831 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16_I_0 

Combinational loop found : 2

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_0_113 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_840 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_63 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_841 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_64 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_842 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_65 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_843 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_66 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_844 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_67 

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_N_845 

	Instance \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16_I_68 

Combinational loop found : 3

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_0_105 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_825 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_57 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_826 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_58 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_827 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_59 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_828 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_60 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_829 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_61 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_830 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_62 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_N_831 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16_I_0 

Combinational loop found : 4

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_0_113 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_840 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_63 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_841 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_64 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_842 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_65 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_843 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_66 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_844 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_67 

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_N_845 

	Instance \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16_I_68 

Combinational loop found : 5

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_0_105 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_825 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_57 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_826 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_58 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_827 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_59 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_828 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_60 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_829 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_61 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_830 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_62 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_N_831 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16_I_0 

Combinational loop found : 6

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_0_113 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_840 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_63 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_841 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_64 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_842 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_65 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_843 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_66 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_844 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_67 

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_N_845 

	Instance \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16_I_68 

Combinational loop found : 7

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_0_105 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_825 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_57 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_826 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_58 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_827 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_59 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_828 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_60 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_829 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_61 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_830 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_62 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_N_831 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16_I_0 

Combinational loop found : 8

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_0_113 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_840 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_63 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_841 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_64 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_842 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_65 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_843 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_66 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_844 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_67 

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_N_845 

	Instance \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16_I_68 

WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/sample_i0_i0 is stuck at One. VDB-5014
WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i1 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 718 of 1280 (56 % )
SB_CARRY => 136
SB_DFF => 352
SB_DFFE => 187
SB_DFFER => 8
SB_DFFESR => 56
SB_DFFR => 4
SB_DFFSR => 110
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1232
SB_RAM1024x4 => 4
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_N, loads : 733
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_core/Inst_sampler/sampleReady, loads : 80
  Net : Inst_core/Inst_flags/output_15_N_437_15, loads : 69
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_eia232/Inst_transmitter/state_1, loads : 31
  Net : Inst_core/Inst_decoder/wrsize, loads : 30
  Net : Inst_core/Inst_decoder/wrDivider, loads : 28
  Net : Inst_eia232/Inst_receiver/n3042, loads : 28
  Net : Inst_eia232/Inst_transmitter/dataBuffer_31_N_325_2, loads : 25
  Net : Inst_eia232/Inst_receiver/state_0, loads : 24
  Net : Inst_core/Inst_sampler/n1564, loads : 24
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_N]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 69.988  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.780  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
SB_RAM SB_RAM1024x4 SB_RAM40_4K
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: Removing the instance 'GENERIC_FIFO_1.fifo_memory3' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.fifo_memory2' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.fifo_memory1' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.fifo_memory0' because it is not driving any logic
Warning: Removing the net 'n312' becasue no there is no driver for it
Warning: Removing the net 'n312' becasue it is not driving any logic
Warning: Removing the net 'n310' becasue no there is no driver for it
Warning: Removing the net 'n310' becasue it is not driving any logic
Warning: Removing the net 'n308' becasue no there is no driver for it
Warning: Removing the net 'n308' becasue it is not driving any logic
Warning: Removing the net 'n306' becasue no there is no driver for it
Warning: Removing the net 'n306' becasue it is not driving any logic
Warning: Removing the net 'n304' becasue no there is no driver for it
Warning: Removing the net 'n304' becasue it is not driving any logic
Warning: Removing the net 'n302' becasue no there is no driver for it
Warning: Removing the net 'n302' becasue it is not driving any logic
Warning: Removing the net 'n300' becasue no there is no driver for it
Warning: Removing the net 'n300' becasue it is not driving any logic
Warning: Removing the net 'n298' becasue no there is no driver for it
Warning: Removing the net 'n298' becasue it is not driving any logic
Warning: Removing the net 'n296' becasue no there is no driver for it
Warning: Removing the net 'n296' becasue it is not driving any logic
Warning: Removing the net 'n294' becasue no there is no driver for it
Warning: Removing the net 'n294' becasue it is not driving any logic
Warning: Removing the net 'n292' becasue no there is no driver for it
Warning: Removing the net 'n292' becasue it is not driving any logic
Warning: Removing the net 'n290' becasue no there is no driver for it
Warning: Removing the net 'n290' becasue it is not driving any logic
Warning: Removing the net 'n288' becasue no there is no driver for it
Warning: Removing the net 'n288' becasue it is not driving any logic
Warning: Removing the net 'n286' becasue no there is no driver for it
Warning: Removing the net 'n286' becasue it is not driving any logic
Warning: Removing the net 'n284' becasue no there is no driver for it
Warning: Removing the net 'n284' becasue it is not driving any logic
Warning: Removing the net 'n282' becasue no there is no driver for it
Warning: Removing the net 'n282' becasue it is not driving any logic
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_131_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity debugleds_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity debugleds_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal Inst_core.Inst_trigger.stages_3__Inst_stage.run_95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_2__Inst_stage.run_95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_1__Inst_stage.run_95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_0__Inst_stage.run_95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i20:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i21:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i23:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i24:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i17:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i22:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i30:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i18:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i19:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i31:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte_i0_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.state_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

W2715: Warning for set_io Constraint: Ignoring pin assignment for input[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[9], as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1232
    Number of DFFs      	:	718
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	136
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.serialChannelH16_I_68_4_lut_LC_354/in1" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.serialChannelH16_I_68_4_lut_LC_354/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.serialChannelH16_I_68_4_lut_LC_471/in1" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.serialChannelH16_I_68_4_lut_LC_471/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.serialChannelH16_I_68_4_lut_LC_588/in1" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.serialChannelH16_I_68_4_lut_LC_588/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.serialChannelH16_I_68_4_lut_LC_708/in1" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.serialChannelH16_I_68_4_lut_LC_708/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.i1_4_lut_4_lut_LC_635/in2" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.i1_4_lut_4_lut_LC_635/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.i1_4_lut_4_lut_LC_517/in2" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.i1_4_lut_4_lut_LC_517/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.i1_4_lut_4_lut_LC_400/in2" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.i1_4_lut_4_lut_LC_400/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.i1_4_lut_4_lut_adj_104_LC_280/in2" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.i1_4_lut_4_lut_adj_104_LC_280/lcout" to break the combinatorial loop
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 209, available in device = 160
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 188, available in device = 160
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 188, available in device = 160
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 188, available in device = 160
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 188, available in device = 160
E2071: Placement feasibility check failed
E2055: Error while doing placement of the design


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
SB_RAM SB_RAM1024x4 SB_RAM40_4K
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: Removing the instance 'GENERIC_FIFO_1.fifo_memory3' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.fifo_memory2' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.fifo_memory1' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.fifo_memory0' because it is not driving any logic
Warning: Removing the net 'n312' becasue no there is no driver for it
Warning: Removing the net 'n312' becasue it is not driving any logic
Warning: Removing the net 'n310' becasue no there is no driver for it
Warning: Removing the net 'n310' becasue it is not driving any logic
Warning: Removing the net 'n308' becasue no there is no driver for it
Warning: Removing the net 'n308' becasue it is not driving any logic
Warning: Removing the net 'n306' becasue no there is no driver for it
Warning: Removing the net 'n306' becasue it is not driving any logic
Warning: Removing the net 'n304' becasue no there is no driver for it
Warning: Removing the net 'n304' becasue it is not driving any logic
Warning: Removing the net 'n302' becasue no there is no driver for it
Warning: Removing the net 'n302' becasue it is not driving any logic
Warning: Removing the net 'n300' becasue no there is no driver for it
Warning: Removing the net 'n300' becasue it is not driving any logic
Warning: Removing the net 'n298' becasue no there is no driver for it
Warning: Removing the net 'n298' becasue it is not driving any logic
Warning: Removing the net 'n296' becasue no there is no driver for it
Warning: Removing the net 'n296' becasue it is not driving any logic
Warning: Removing the net 'n294' becasue no there is no driver for it
Warning: Removing the net 'n294' becasue it is not driving any logic
Warning: Removing the net 'n292' becasue no there is no driver for it
Warning: Removing the net 'n292' becasue it is not driving any logic
Warning: Removing the net 'n290' becasue no there is no driver for it
Warning: Removing the net 'n290' becasue it is not driving any logic
Warning: Removing the net 'n288' becasue no there is no driver for it
Warning: Removing the net 'n288' becasue it is not driving any logic
Warning: Removing the net 'n286' becasue no there is no driver for it
Warning: Removing the net 'n286' becasue it is not driving any logic
Warning: Removing the net 'n284' becasue no there is no driver for it
Warning: Removing the net 'n284' becasue it is not driving any logic
Warning: Removing the net 'n282' becasue no there is no driver for it
Warning: Removing the net 'n282' becasue it is not driving any logic
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_131_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity debugleds_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity debugleds_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal Inst_core.Inst_trigger.stages_3__Inst_stage.run_95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_2__Inst_stage.run_95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_1__Inst_stage.run_95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_0__Inst_stage.run_95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i20:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i21:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i23:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i24:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i17:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i22:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i30:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i18:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i19:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i31:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte_i0_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.state_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

W2715: Warning for set_io Constraint: Ignoring pin assignment for input[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[9], as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1232
    Number of DFFs      	:	718
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	136
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.serialChannelH16_I_68_4_lut_LC_354/in1" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.serialChannelH16_I_68_4_lut_LC_354/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.serialChannelH16_I_68_4_lut_LC_471/in1" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.serialChannelH16_I_68_4_lut_LC_471/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.serialChannelH16_I_68_4_lut_LC_588/in1" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.serialChannelH16_I_68_4_lut_LC_588/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.serialChannelH16_I_68_4_lut_LC_708/in1" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.serialChannelH16_I_68_4_lut_LC_708/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.i1_4_lut_4_lut_LC_635/in2" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.i1_4_lut_4_lut_LC_635/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.i1_4_lut_4_lut_LC_517/in2" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.i1_4_lut_4_lut_LC_517/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.i1_4_lut_4_lut_LC_400/in2" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.i1_4_lut_4_lut_LC_400/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.i1_4_lut_4_lut_adj_104_LC_280/in2" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.i1_4_lut_4_lut_adj_104_LC_280/lcout" to break the combinatorial loop
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 209, available in device = 160
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 188, available in device = 160
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 188, available in device = 160
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 188, available in device = 160
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 188, available in device = 160
E2071: Placement feasibility check failed
E2055: Error while doing placement of the design
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:23:45 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(139): using initial value "1101111011101101" for memoryinx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(149): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(158): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(169): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sync.vhd(103): Register \Inst_core/Inst_sync/synchronizedInput180_i0 is stuck at One. VDB-5014
WARNING - synthesis: ../src/sync.vhd(100): Register \Inst_core/Inst_sync/synchronizedInput_i0 is stuck at One. VDB-5014
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/demux.vhd(53): Register \Inst_core/Inst_sync/Inst_demux/output[8]_22 is stuck at One. VDB-5014
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: ../src/sync.vhd(103): Register \Inst_core/Inst_sync/synchronizedInput180_i1 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sync.vhd(100): Register \Inst_core/Inst_sync/synchronizedInput_i1 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/demux.vhd(53): Register \Inst_core/Inst_sync/Inst_demux/output[14]_16 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/output is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/output is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_sync/output is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_sync/output is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_sync/output is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sampler/sample is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sampler/sample is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sampler/sample is stuck at One
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sampler/sample is stuck at One
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sampler/sample is stuck at One
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_sampler/sample is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sampler/sample is stuck at One
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_sampler/sample is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sampler/sample is stuck at One
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sampler/sample is stuck at One
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_sampler/sample is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sampler/sample is stuck at One
######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \GENERIC_FIFO_1/fifo_memory to 4 EBR blocks in PSEUDO_DUAL_PORT Mode

Combinational loop found : 1

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16 

	Instance mux_872_i1 

Combinational loop found : 2

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16 

	Instance mux_788_i1 

Combinational loop found : 3

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16 

	Instance mux_800_i1 

Combinational loop found : 4

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16 

	Instance mux_812_i1 

Combinational loop found : 5

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16 

	Instance mux_824_i1 

Combinational loop found : 6

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16 

	Instance mux_836_i1 

Combinational loop found : 7

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16 

	Instance mux_848_i1 

Combinational loop found : 8

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16 

	Instance mux_860_i1 

WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i13 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 720 of 1280 (56 % )
SB_CARRY => 147
SB_DFF => 381
SB_DFFE => 146
SB_DFFESR => 58
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 116
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1130
SB_RAM1024x4 => 4
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_N, loads : 735
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_core/Inst_sampler/sampleReady, loads : 86
  Net : Inst_core/Inst_flags/output_15_N_437_15, loads : 69
  Net : Inst_core/Inst_controller/dataBuffer_31_N_325_2, loads : 40
  Net : Inst_eia232/Inst_transmitter/state_1, loads : 36
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_core/Inst_decoder/wrsize, loads : 30
  Net : Inst_eia232/Inst_receiver/n4014, loads : 30
  Net : Inst_core/Inst_trigger/stages_2..Inst_stage/n1975, loads : 30
  Net : Inst_core/Inst_trigger/stages_1..Inst_stage/n1998, loads : 30
  Net : Inst_core/Inst_trigger/stages_0..Inst_stage/n2049, loads : 30
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_N]             |    1.000 MHz|   21.398 MHz|    29  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 71.973  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.056  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
SB_RAM SB_RAM1024x4 SB_RAM40_4K
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: Removing the instance 'GENERIC_FIFO_1.i5656_2_lut' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.i5655_2_lut' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.i5654_2_lut' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.i5653_2_lut' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.i5652_2_lut' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.i5651_2_lut' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.i5650_2_lut' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.i5649_2_lut' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.i5648_2_lut' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.i5544_2_lut' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.fifo_memory3' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.fifo_memory2' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.fifo_memory1' because it is not driving any logic
Warning: Removing the instance 'GENERIC_FIFO_1.fifo_memory0' because it is not driving any logic
Warning: Removing the net 'n340' becasue no there is no driver for it
Warning: Removing the net 'n340' becasue it is not driving any logic
Warning: Removing the net 'n338' becasue no there is no driver for it
Warning: Removing the net 'n338' becasue it is not driving any logic
Warning: Removing the net 'n336' becasue no there is no driver for it
Warning: Removing the net 'n336' becasue it is not driving any logic
Warning: Removing the net 'n334' becasue no there is no driver for it
Warning: Removing the net 'n334' becasue it is not driving any logic
Warning: Removing the net 'n332' becasue no there is no driver for it
Warning: Removing the net 'n332' becasue it is not driving any logic
Warning: Removing the net 'n330' becasue no there is no driver for it
Warning: Removing the net 'n330' becasue it is not driving any logic
Warning: Removing the net 'n328' becasue no there is no driver for it
Warning: Removing the net 'n328' becasue it is not driving any logic
Warning: Removing the net 'n326' becasue no there is no driver for it
Warning: Removing the net 'n326' becasue it is not driving any logic
Warning: Removing the net 'n324' becasue no there is no driver for it
Warning: Removing the net 'n324' becasue it is not driving any logic
Warning: Removing the net 'n322' becasue no there is no driver for it
Warning: Removing the net 'n322' becasue it is not driving any logic
Warning: Removing the net 'n312' becasue no there is no driver for it
Warning: Removing the net 'n312' becasue it is not driving any logic
Warning: Removing the net 'n310' becasue no there is no driver for it
Warning: Removing the net 'n310' becasue it is not driving any logic
Warning: Removing the net 'n308' becasue no there is no driver for it
Warning: Removing the net 'n308' becasue it is not driving any logic
Warning: Removing the net 'n306' becasue no there is no driver for it
Warning: Removing the net 'n306' becasue it is not driving any logic
Warning: Removing the net 'n304' becasue no there is no driver for it
Warning: Removing the net 'n304' becasue it is not driving any logic
Warning: Removing the net 'n302' becasue no there is no driver for it
Warning: Removing the net 'n302' becasue it is not driving any logic
Warning: Removing the net 'n300' becasue no there is no driver for it
Warning: Removing the net 'n300' becasue it is not driving any logic
Warning: Removing the net 'n298' becasue no there is no driver for it
Warning: Removing the net 'n298' becasue it is not driving any logic
Warning: Removing the net 'n296' becasue no there is no driver for it
Warning: Removing the net 'n296' becasue it is not driving any logic
Warning: Removing the net 'n294' becasue no there is no driver for it
Warning: Removing the net 'n294' becasue it is not driving any logic
Warning: Removing the net 'n292' becasue no there is no driver for it
Warning: Removing the net 'n292' becasue it is not driving any logic
Warning: Removing the net 'n290' becasue no there is no driver for it
Warning: Removing the net 'n290' becasue it is not driving any logic
Warning: Removing the net 'n288' becasue no there is no driver for it
Warning: Removing the net 'n288' becasue it is not driving any logic
Warning: Removing the net 'n286' becasue no there is no driver for it
Warning: Removing the net 'n286' becasue it is not driving any logic
Warning: Removing the net 'n284' becasue no there is no driver for it
Warning: Removing the net 'n284' becasue it is not driving any logic
Warning: Removing the net 'n282' becasue no there is no driver for it
Warning: Removing the net 'n282' becasue it is not driving any logic
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_131_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity debugleds_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity debugleds_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_81:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

W2715: Warning for set_io Constraint: Ignoring pin assignment for input[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[9], as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1120
    Number of DFFs      	:	720
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	147
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_788_i1_3_lut_LC_321/in0" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_788_i1_3_lut_LC_321/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_812_i1_3_lut_LC_416/in0" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_812_i1_3_lut_LC_416/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_836_i1_3_lut_LC_509/in0" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_836_i1_3_lut_LC_509/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_860_i1_3_lut_LC_602/in0" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_860_i1_3_lut_LC_602/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_872_i1_3_lut_LC_324/in0" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_872_i1_3_lut_LC_324/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_800_i1_3_lut_LC_414/in0" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_800_i1_3_lut_LC_414/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_824_i1_3_lut_LC_507/in0" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_824_i1_3_lut_LC_507/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_848_i1_3_lut_LC_600/in0" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_848_i1_3_lut_LC_600/lcout" to break the combinatorial loop
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 194, available in device = 160
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 176, available in device = 160
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 176, available in device = 160
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 176, available in device = 160
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 176, available in device = 160
E2071: Placement feasibility check failed
E2055: Error while doing placement of the design
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:25:03 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(139): using initial value "1101111011101101" for memoryinx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(149): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(158): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(169): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: ../src/la.vhd(241): Removing unused instance GENERIC_FIFO_1. VDB-5034
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sync.vhd(103): Register \Inst_core/Inst_sync/synchronizedInput180_i0 is stuck at One. VDB-5014
WARNING - synthesis: ../src/sync.vhd(100): Register \Inst_core/Inst_sync/synchronizedInput_i0 is stuck at One. VDB-5014
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/demux.vhd(53): Register \Inst_core/Inst_sync/Inst_demux/output[8]_22 is stuck at One. VDB-5014
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: ../src/sync.vhd(103): Register \Inst_core/Inst_sync/synchronizedInput180_i1 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sync.vhd(100): Register \Inst_core/Inst_sync/synchronizedInput_i1 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/demux.vhd(53): Register \Inst_core/Inst_sync/Inst_demux/output[14]_16 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/output is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/output is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_sync/output is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_sync/output is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_sync/output is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sampler/sample is stuck at Zero
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sampler/sample is stuck at Zero
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sampler/sample is stuck at One
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sampler/sample is stuck at One
WARNING - synthesis: Bit 8 of Register \Inst_core/Inst_sampler/sample is stuck at One
WARNING - synthesis: Bit 9 of Register \Inst_core/Inst_sampler/sample is stuck at Zero
WARNING - synthesis: Bit 10 of Register \Inst_core/Inst_sampler/sample is stuck at One
WARNING - synthesis: Bit 11 of Register \Inst_core/Inst_sampler/sample is stuck at Zero
WARNING - synthesis: Bit 12 of Register \Inst_core/Inst_sampler/sample is stuck at One
WARNING - synthesis: Bit 13 of Register \Inst_core/Inst_sampler/sample is stuck at One
WARNING - synthesis: Bit 14 of Register \Inst_core/Inst_sampler/sample is stuck at Zero
WARNING - synthesis: Bit 15 of Register \Inst_core/Inst_sampler/sample is stuck at One
Combinational loop found : 1

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16 

	Instance mux_758_i1 

Combinational loop found : 2

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16 

	Instance mux_770_i1 

Combinational loop found : 3

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16 

	Instance mux_782_i1 

Combinational loop found : 4

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16 

	Instance mux_794_i1 

Combinational loop found : 5

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16 

	Instance mux_806_i1 

Combinational loop found : 6

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16 

	Instance mux_818_i1 

Combinational loop found : 7

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16 

	Instance mux_830_i1 

Combinational loop found : 8

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16 

	Instance mux_842_i1 

WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i13 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 700 of 1280 (54 % )
SB_CARRY => 100
SB_DFF => 367
SB_DFFE => 150
SB_DFFESR => 48
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 116
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1017
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 707
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_core/Inst_sampler/sampleReady, loads : 87
  Net : Inst_core/Inst_flags/output_15_N_437_15, loads : 69
  Net : Inst_eia232/Inst_transmitter/state_1, loads : 37
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_core/Inst_decoder/wrsize, loads : 30
  Net : Inst_eia232/Inst_receiver/n3468, loads : 30
  Net : Inst_core/Inst_controller/dataBuffer_31_N_325_2, loads : 30
  Net : Inst_core/Inst_trigger/stages_3..Inst_stage/n1748, loads : 30
  Net : Inst_core/Inst_trigger/stages_1..Inst_stage/n1802, loads : 30
  Net : Inst_core/Inst_trigger/stages_2..Inst_stage/n1779, loads : 29
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   25.507 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 66.840  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.444  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_131_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity debugleds_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity debugleds_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal Inst_core.Inst_trigger.stages_0__Inst_stage.run_95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_core.Inst_trigger.stages_3__Inst_stage.run_95:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_81:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

W2715: Warning for set_io Constraint: Ignoring pin assignment for input[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[9], as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1017
    Number of DFFs      	:	700
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	100
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_770_i1_3_lut_LC_216/in0" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_770_i1_3_lut_LC_216/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_794_i1_3_lut_LC_310/in0" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_794_i1_3_lut_LC_310/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_818_i1_3_lut_LC_410/in0" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_818_i1_3_lut_LC_410/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_842_i1_3_lut_LC_504/in0" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_842_i1_3_lut_LC_504/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_758_i1_3_lut_LC_214/in0" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_758_i1_3_lut_LC_214/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_782_i1_3_lut_LC_308/in0" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_782_i1_3_lut_LC_308/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_806_i1_3_lut_LC_408/in0" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_806_i1_3_lut_LC_408/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_830_i1_3_lut_LC_502/in0" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_830_i1_3_lut_LC_502/lcout" to break the combinatorial loop
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 179, available in device = 160
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 164, available in device = 160
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 164, available in device = 160
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 164, available in device = 160
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 164, available in device = 160
E2071: Placement feasibility check failed
E2055: Error while doing placement of the design
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:26:34 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

ERROR - synthesis: ../src/la.vhd(139): expression has 16 elements  expected 8. VHDL-1077
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:28:35 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: ../src/la.vhd(196): slv is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:28:53 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: ../src/la.vhd(196): resize is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:29:12 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: ../src/la.vhd(196): multiple declarations of unsigned included via multiple use clauses none are made directly visible. VHDL-1391
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:29:41 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(147): using initial value "0000101110101101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(156): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(167): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
ERROR - synthesis: ../src/la.vhd(206): expression has 16 elements  formal input expects 8. VHDL-1549
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:32:00 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

ERROR - synthesis: ../src/la.vhd(147): expression has 8 elements  expected 9. VHDL-1077
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:32:16 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(147): using initial value "10111101" for inputx since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(156): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(167): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sync.vhd(103): Register \Inst_core/Inst_sync/synchronizedInput180_i0 is stuck at One. VDB-5014
WARNING - synthesis: ../src/sync.vhd(100): Register \Inst_core/Inst_sync/synchronizedInput_i0 is stuck at One. VDB-5014
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/demux.vhd(53): Register \Inst_core/Inst_sync/Inst_demux/output[4]_14 is stuck at One. VDB-5014
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: ../src/sync.vhd(103): Register \Inst_core/Inst_sync/synchronizedInput180_i1 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sync.vhd(100): Register \Inst_core/Inst_sync/synchronizedInput_i1 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/demux.vhd(53): Register \Inst_core/Inst_sync/Inst_demux/output[5]_13 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at One
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/input360 is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at One
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/Inst_filter/input180Delay is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 2 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at One
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
WARNING - synthesis: Bit 1 of Register \Inst_core/Inst_sync/Inst_filter/result is stuck at Zero
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sync/output is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sync/output is stuck at One
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_sampler/sample is stuck at One
WARNING - synthesis: Bit 3 of Register \Inst_core/Inst_sampler/sample is stuck at One
WARNING - synthesis: Bit 4 of Register \Inst_core/Inst_sampler/sample is stuck at One
WARNING - synthesis: Bit 5 of Register \Inst_core/Inst_sampler/sample is stuck at One
WARNING - synthesis: Bit 6 of Register \Inst_core/Inst_sampler/sample is stuck at Zero
WARNING - synthesis: Bit 7 of Register \Inst_core/Inst_sampler/sample is stuck at One
######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \GENERIC_FIFO_1/fifo_memory to 2 EBR blocks in PSEUDO_DUAL_PORT Mode

Combinational loop found : 1

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16 

	Instance mux_787_i1 

Combinational loop found : 2

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16 

	Instance mux_731_i1 

Combinational loop found : 3

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16 

	Instance mux_739_i1 

Combinational loop found : 4

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16 

	Instance mux_747_i1 

Combinational loop found : 5

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16 

	Instance mux_755_i1 

Combinational loop found : 6

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16 

	Instance mux_763_i1 

Combinational loop found : 7

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16 

	Instance mux_771_i1 

Combinational loop found : 8

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16 

	Instance mux_779_i1 

WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i12 is stuck at Zero. VDB-5013
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 588 of 1280 (45 % )
SB_CARRY => 155
SB_DFF => 296
SB_DFFE => 129
SB_DFFESR => 60
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 84
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 942
SB_RAM1024x4 => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 599
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_core/Inst_sampler/sampleReady, loads : 56
  Net : Inst_core/Inst_flags/output_7_N_437_6, loads : 37
  Net : Inst_eia232/Inst_receiver/n1, loads : 36
  Net : Inst_core/Inst_decoder/wrsize, loads : 30
  Net : Inst_eia232/Inst_receiver/n3780, loads : 30
  Net : Inst_core/Inst_trigger/stages_1..Inst_stage/n1692, loads : 30
  Net : Inst_core/Inst_trigger/stages_3..Inst_stage/n1769, loads : 29
  Net : Inst_core/Inst_trigger/stages_2..Inst_stage/n1667, loads : 29
  Net : Inst_core/Inst_trigger/stages_0..Inst_stage/n1715, loads : 29
  Net : Inst_core/Inst_decoder/wrDivider, loads : 26
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   21.661 MHz|    29  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 71.008  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.680  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
SB_RAM SB_RAM1024x4 SB_RAM40_4K
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_131_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity debugleds_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity debugleds_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i19:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i17:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.dataBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.dataBuffer_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i18:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.dataBuffer_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.dataBuffer_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.dataBuffer_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal GENERIC_FIFO_1.fifo_memory0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal GENERIC_FIFO_1.fifo_memory1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal GENERIC_FIFO_1.fifo_memory0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal GENERIC_FIFO_1.fifo_memory1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

W2715: Warning for set_io Constraint: Ignoring pin assignment for input[0], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[9], as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	942
    Number of DFFs      	:	588
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	155
    Number of RAMs      	:	2
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	14
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_731_i1_3_lut_4_lut_LC_302/in0" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_731_i1_3_lut_4_lut_LC_302/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_747_i1_3_lut_4_lut_LC_367/in0" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_747_i1_3_lut_4_lut_LC_367/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_763_i1_3_lut_4_lut_LC_431/in0" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_763_i1_3_lut_4_lut_LC_431/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_779_i1_3_lut_4_lut_LC_497/in0" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_779_i1_3_lut_4_lut_LC_497/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_787_i1_4_lut_LC_304/in0" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_787_i1_4_lut_LC_304/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_739_i1_4_lut_LC_366/in0" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_739_i1_4_lut_LC_366/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_755_i1_4_lut_LC_430/in0" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_755_i1_4_lut_LC_430/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_771_i1_4_lut_LC_496/in0" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_771_i1_4_lut_LC_496/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	957
    Number of DFFs      	:	587
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	156

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	478
        LUT, DFF and CARRY	:	109
    Combinational LogicCells
        Only LUT         	:	324
        CARRY Only       	:	1
        LUT with CARRY   	:	46
    LogicCells                  :	958/1280
    PLBs                        :	155/160
    BRAMs                       :	2/16
    IOs and GBIOs               :	6/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.9 (sec)

Final Design Statistics
    Number of LUTs      	:	957
    Number of DFFs      	:	587
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	156
    Number of RAMs      	:	2
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	958/1280
    PLBs                        :	157/160
    BRAMs                       :	2/16
    IOs and GBIOs               :	6/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: la|xtalClock | Frequency: 53.02 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
running packerinitializing finish
Total HPWL cost is 3108
used logic cells: 958
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
running packerinitializing finish
Total HPWL cost is 3108
used logic cells: 958
Translating sdc file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc...
Translated sdc file is /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router" --sdf_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router --sdf_file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:49:15

I1203: Reading Design la
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_747_i1_3_lut_4_lut_LC_7_9_5/in0" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_747_i1_3_lut_4_lut_LC_7_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_731_i1_3_lut_4_lut_LC_8_11_1/in0" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_731_i1_3_lut_4_lut_LC_8_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_779_i1_3_lut_4_lut_LC_4_6_6/in0" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_779_i1_3_lut_4_lut_LC_4_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_763_i1_3_lut_4_lut_LC_4_6_2/in0" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_763_i1_3_lut_4_lut_LC_4_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_739_i1_4_lut_LC_7_9_3/in0" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_739_i1_4_lut_LC_7_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_787_i1_4_lut_LC_6_8_5/in0" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_787_i1_4_lut_LC_6_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_771_i1_4_lut_LC_4_7_1/in0" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_771_i1_4_lut_LC_4_7_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_755_i1_4_lut_LC_4_6_4/in0" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_755_i1_4_lut_LC_4_6_4/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 1159 
I1212: Iteration  1 :   192 unrouted : 1 seconds
I1212: Iteration  2 :    23 unrouted : 1 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design la
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
 total           163116K
router succeed.

"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/netlister" --verilog "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v" --vhdl "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd" --lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --view rt --device "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:59:22

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc" --sdf-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --report-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc --sdf-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --report-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:48:14

Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_763_i1_3_lut_4_lut_LC_4_6_2/in1" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_763_i1_3_lut_4_lut_LC_4_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_755_i1_4_lut_LC_4_6_4/in0" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_755_i1_4_lut_LC_4_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_779_i1_3_lut_4_lut_LC_4_6_6/in0" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_779_i1_3_lut_4_lut_LC_4_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_771_i1_4_lut_LC_4_7_1/in0" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_771_i1_4_lut_LC_4_7_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_739_i1_4_lut_LC_7_9_3/in1" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_739_i1_4_lut_LC_7_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_747_i1_3_lut_4_lut_LC_7_9_5/in1" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_747_i1_3_lut_4_lut_LC_7_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_731_i1_3_lut_4_lut_LC_8_11_1/in2" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_731_i1_3_lut_4_lut_LC_8_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_787_i1_4_lut_LC_6_8_5/in0" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_787_i1_4_lut_LC_6_8_5/lcout" to break the combinatorial loop
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/bitmap" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --design "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --device_name iCE40HX1K --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:58:49

running bitmapBit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:43:32 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(40): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(156): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(167): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \GENERIC_FIFO_1/fifo_memory to 2 EBR blocks in PSEUDO_DUAL_PORT Mode

Combinational loop found : 1

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16 

	Instance mux_759_i1 

Combinational loop found : 2

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16 

	Instance mux_703_i1 

Combinational loop found : 3

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16 

	Instance mux_711_i1 

Combinational loop found : 4

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16 

	Instance mux_719_i1 

Combinational loop found : 5

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16 

	Instance mux_727_i1 

Combinational loop found : 6

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16 

	Instance mux_735_i1 

Combinational loop found : 7

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16 

	Instance mux_743_i1 

Combinational loop found : 8

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16 

	Instance mux_751_i1 

WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i9 is stuck at Zero. VDB-5013
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[6]_12 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i2.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[5]_13 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i1.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[4]_14 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i0.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[7]_11 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i3.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 642 of 1280 (50 % )
SB_CARRY => 155
SB_DFF => 338
SB_DFFE => 125
SB_DFFESR => 60
SB_DFFN => 8
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 92
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 13
SB_LUT4 => 987
SB_RAM1024x4 => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 655
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_core/Inst_sampler/sampleReady, loads : 55
  Net : Inst_core/Inst_flags/flagDemux, loads : 41
  Net : Inst_eia232/Inst_receiver/n1, loads : 38
  Net : Inst_core/Inst_decoder/wrDivider, loads : 32
  Net : Inst_core/Inst_decoder/wrsize, loads : 30
  Net : Inst_eia232/Inst_receiver/n3739, loads : 30
  Net : Inst_core/Inst_trigger/stages_1..Inst_stage/n1633, loads : 30
  Net : Inst_core/Inst_trigger/stages_0..Inst_stage/n1676, loads : 30
  Net : Inst_core/Inst_trigger/stages_3..Inst_stage/n1736, loads : 29
  Net : Inst_core/Inst_trigger/stages_2..Inst_stage/n1610, loads : 29
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   22.352 MHz|    28  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 71.164  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.808  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
SB_RAM SB_RAM1024x4 SB_RAM40_4K
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_131_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity input_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity input_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity input_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity input_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity input_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity input_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity input_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity input_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity debugleds_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity debugleds_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.dataBuffer_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.dataBuffer_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.dataBuffer_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.dataBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byte__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.dataBuffer_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal GENERIC_FIFO_1.fifo_memory0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal GENERIC_FIFO_1.fifo_memory1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal GENERIC_FIFO_1.fifo_memory1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal GENERIC_FIFO_1.fifo_memory0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

W2715: Warning for set_io Constraint: Ignoring pin assignment for input[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for input[9], as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	987
    Number of DFFs      	:	642
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	155
    Number of RAMs      	:	2
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	33
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	45
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_759_i1_3_lut_4_lut_LC_322/in3" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_759_i1_3_lut_4_lut_LC_322/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_711_i1_3_lut_4_lut_LC_388/in3" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_711_i1_3_lut_4_lut_LC_388/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_727_i1_3_lut_4_lut_LC_456/in3" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_727_i1_3_lut_4_lut_LC_456/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_743_i1_3_lut_4_lut_LC_526/in3" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_743_i1_3_lut_4_lut_LC_526/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_703_i1_3_lut_4_lut_LC_321/in3" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_703_i1_3_lut_4_lut_LC_321/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_719_i1_3_lut_4_lut_LC_389/in3" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_719_i1_3_lut_4_lut_LC_389/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_735_i1_3_lut_4_lut_LC_457/in3" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_735_i1_3_lut_4_lut_LC_457/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_751_i1_3_lut_4_lut_LC_527/in3" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_751_i1_3_lut_4_lut_LC_527/lcout" to break the combinatorial loop
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 164, available in device = 160

Design Statistics after Packing
    Number of LUTs      	:	1033
    Number of DFFs      	:	641
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	156

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	532
        LUT, DFF and CARRY	:	109
    Combinational LogicCells
        Only LUT         	:	346
        CARRY Only       	:	1
        LUT with CARRY   	:	46
    LogicCells                  :	1034/1280
    PLBs                        :	151/160
    BRAMs                       :	2/16
    IOs and GBIOs               :	14/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 2.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1033
    Number of DFFs      	:	641
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	156
    Number of RAMs      	:	2
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1034/1280
    PLBs                        :	158/160
    BRAMs                       :	2/16
    IOs and GBIOs               :	14/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: la|xtalClock | Frequency: 51.41 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
running packerinitializing finish
Total HPWL cost is 4017
used logic cells: 1034
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
running packerinitializing finish
Total HPWL cost is 4017
used logic cells: 1034
Translating sdc file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc...
Translated sdc file is /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router" --sdf_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router --sdf_file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:49:15

I1203: Reading Design la
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_711_i1_3_lut_4_lut_LC_8_10_2/in3" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_711_i1_3_lut_4_lut_LC_8_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_727_i1_3_lut_4_lut_LC_7_13_3/in3" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_727_i1_3_lut_4_lut_LC_7_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_759_i1_3_lut_4_lut_LC_7_12_3/in3" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_759_i1_3_lut_4_lut_LC_7_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_743_i1_3_lut_4_lut_LC_7_11_3/in3" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_743_i1_3_lut_4_lut_LC_7_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_719_i1_3_lut_4_lut_LC_8_10_6/in3" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_719_i1_3_lut_4_lut_LC_8_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_735_i1_3_lut_4_lut_LC_7_13_6/in3" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_735_i1_3_lut_4_lut_LC_7_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_751_i1_3_lut_4_lut_LC_7_11_6/in3" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_751_i1_3_lut_4_lut_LC_7_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_703_i1_3_lut_4_lut_LC_7_12_5/in3" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_703_i1_3_lut_4_lut_LC_7_12_5/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 1242 
I1212: Iteration  1 :   208 unrouted : 2 seconds
I1212: Iteration  2 :    44 unrouted : 0 seconds
I1212: Iteration  3 :     9 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design la
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
 total           164312K
router succeed.

"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/netlister" --verilog "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v" --vhdl "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd" --lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --view rt --device "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:59:22

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc" --sdf-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --report-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc --sdf-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --report-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:48:14

Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_759_i1_3_lut_4_lut_LC_7_12_3/in3" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_759_i1_3_lut_4_lut_LC_7_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_703_i1_3_lut_4_lut_LC_7_12_5/in2" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_703_i1_3_lut_4_lut_LC_7_12_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_743_i1_3_lut_4_lut_LC_7_11_3/in3" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_743_i1_3_lut_4_lut_LC_7_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_751_i1_3_lut_4_lut_LC_7_11_6/in3" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_751_i1_3_lut_4_lut_LC_7_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_719_i1_3_lut_4_lut_LC_8_10_6/in0" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_719_i1_3_lut_4_lut_LC_8_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_711_i1_3_lut_4_lut_LC_8_10_2/in0" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_711_i1_3_lut_4_lut_LC_8_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_727_i1_3_lut_4_lut_LC_7_13_3/in3" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_727_i1_3_lut_4_lut_LC_7_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_735_i1_3_lut_4_lut_LC_7_13_6/in3" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_735_i1_3_lut_4_lut_LC_7_13_6/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/bitmap" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --design "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --device_name iCE40HX1K --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:58:49

running bitmapBit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Aug 23 23:57:45 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(40): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(71): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: ../src/la.vhd(180): multiple declarations of unsigned included via multiple use clauses none are made directly visible. VHDL-1391
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Aug 24 00:00:11 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(39): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
ERROR - synthesis: ../src/la.vhd(178): clk is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f "prj_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Aug 24 00:00:54 2016


Command Line:  /home/omer/lscc/iCEcube2.2016.02/LSE/bin/lin/synthesis -f prj_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : TQ144

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = la.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = prj_Implmnt/prj.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/omer/Documents/fpgaprojects/icestick/la/prj (searchpath added)
VHDL library = work
VHDL design file = ../src/controller.vhd
VHDL library = work
VHDL design file = ../src/core.vhd
VHDL library = work
VHDL design file = ../src/decoder.vhd
VHDL library = work
VHDL design file = ../src/demux.vhd
VHDL library = work
VHDL design file = ../src/display.vhd
VHDL library = work
VHDL design file = ../src/eia232.vhd
VHDL library = work
VHDL design file = ../src/filter.vhd
VHDL library = work
VHDL design file = ../src/flags.vhd
VHDL library = work
VHDL design file = ../src/generic_fifo.vhd
VHDL library = work
VHDL design file = ../src/la.vhd
VHDL library = work
VHDL design file = ../src/prescaler.vhd
VHDL library = work
VHDL design file = ../src/receiver.vhd
VHDL library = work
VHDL design file = ../src/sampler.vhd
VHDL library = work
VHDL design file = ../src/sram.vhd
VHDL library = work
VHDL design file = ../src/stage.vhd
VHDL library = work
VHDL design file = ../src/sync.vhd
VHDL library = work
VHDL design file = ../src/transmitter.vhd
VHDL library = work
VHDL design file = ../src/trigger.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/omer/lscc/iCEcube2.2016.02/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "/home/omer/Documents/fpgaprojects/icestick/la/prj". VHDL-1504
Analyzing VHDL file ../src/controller.vhd. VHDL-1481
INFO - synthesis: ../src/controller.vhd(39): analyzing entity controller. VHDL-1012
INFO - synthesis: ../src/controller.vhd(64): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/core.vhd. VHDL-1481
INFO - synthesis: ../src/core.vhd(39): analyzing entity core. VHDL-1012
INFO - synthesis: ../src/core.vhd(59): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/decoder.vhd. VHDL-1481
INFO - synthesis: ../src/decoder.vhd(39): analyzing entity decoder. VHDL-1012
INFO - synthesis: ../src/decoder.vhd(55): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/demux.vhd. VHDL-1481
INFO - synthesis: ../src/demux.vhd(35): analyzing entity demux. VHDL-1012
INFO - synthesis: ../src/demux.vhd(44): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/display.vhd. VHDL-1481
INFO - synthesis: ../src/display.vhd(36): analyzing entity display. VHDL-1012
INFO - synthesis: ../src/display.vhd(43): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/eia232.vhd. VHDL-1481
INFO - synthesis: ../src/eia232.vhd(35): analyzing entity eia232. VHDL-1012
INFO - synthesis: ../src/eia232.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/filter.vhd. VHDL-1481
INFO - synthesis: ../src/filter.vhd(36): analyzing entity filter. VHDL-1012
INFO - synthesis: ../src/filter.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/flags.vhd. VHDL-1481
INFO - synthesis: ../src/flags.vhd(34): analyzing entity flags. VHDL-1012
INFO - synthesis: ../src/flags.vhd(45): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/generic_fifo.vhd. VHDL-1481
INFO - synthesis: ../src/generic_fifo.vhd(6): analyzing entity generic_fifo. VHDL-1012
INFO - synthesis: ../src/generic_fifo.vhd(26): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file ../src/la.vhd. VHDL-1481
INFO - synthesis: ../src/la.vhd(39): analyzing entity la. VHDL-1012
INFO - synthesis: ../src/la.vhd(70): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/prescaler.vhd. VHDL-1481
INFO - synthesis: ../src/prescaler.vhd(34): analyzing entity prescaler. VHDL-1012
INFO - synthesis: ../src/prescaler.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/receiver.vhd. VHDL-1481
INFO - synthesis: ../src/receiver.vhd(42): analyzing entity receiver. VHDL-1012
INFO - synthesis: ../src/receiver.vhd(58): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sampler.vhd. VHDL-1481
INFO - synthesis: ../src/sampler.vhd(43): analyzing entity sampler. VHDL-1012
INFO - synthesis: ../src/sampler.vhd(57): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sram.vhd. VHDL-1481
INFO - synthesis: ../src/sram.vhd(33): analyzing entity sram. VHDL-1012
INFO - synthesis: ../src/sram.vhd(54): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/stage.vhd. VHDL-1481
INFO - synthesis: ../src/stage.vhd(49): analyzing entity stage. VHDL-1012
INFO - synthesis: ../src/stage.vhd(69): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/sync.vhd. VHDL-1481
INFO - synthesis: ../src/sync.vhd(34): analyzing entity sync. VHDL-1012
INFO - synthesis: ../src/sync.vhd(46): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/transmitter.vhd. VHDL-1481
INFO - synthesis: ../src/transmitter.vhd(34): analyzing entity transmitter. VHDL-1012
INFO - synthesis: ../src/transmitter.vhd(56): analyzing architecture behavioral. VHDL-1010
Analyzing VHDL file ../src/trigger.vhd. VHDL-1481
INFO - synthesis: ../src/trigger.vhd(37): analyzing entity trigger. VHDL-1012
INFO - synthesis: ../src/trigger.vhd(54): analyzing architecture behavioral. VHDL-1010
unit la is not yet analyzed. VHDL-1485
../src/la.vhd(39): executing la(Behavioral)

WARNING - synthesis: ../src/la.vhd(156): using initial value 'U' for reset since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(167): using initial value '0' for resetswitch since it is never assigned. VHDL-1303
WARNING - synthesis: ../src/la.vhd(68): replacing existing netlist la(Behavioral). VHDL-1205
Top module name (VHDL): la
Last elaborated design is la(Behavioral)
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/omer/lscc/iCEcube2.2016.02/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = la.
WARNING - synthesis: Initial value found on net full will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty will be ignored due to unrecognized driver type
WARNING - synthesis: ../src/flags.vhd(57): Register \Inst_core/Inst_flags/external_17 is stuck at Zero. VDB-5013
WARNING - synthesis: ../src/sampler.vhd(95): Register \Inst_core/Inst_sampler/lastExClock_42 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_controller/state' with one-hot encoding
State machine has 4 reachable states with original encodings of:

 00 

 01 

 10 

 11 

original encoding -> new encoding (one-hot encoding)

 00 -> 0001

 01 -> 0010

 10 -> 0100

 11 -> 1000

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[0].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[1].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[2].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100

INFO - synthesis: Extracted state machine for register '\Inst_core/Inst_trigger/stages[3].Inst_stage/state' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (one-hot encoding)

 00 -> 001

 01 -> 010

 10 -> 100




WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[2].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[1].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[0].Inst_stage/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \Inst_core/Inst_trigger/stages[3].Inst_stage/state_FSM is stuck at Zero
######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \GENERIC_FIFO_1/fifo_memory to 2 EBR blocks in PSEUDO_DUAL_PORT Mode

Combinational loop found : 1

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelL16 

	Instance mux_762_i1 

Combinational loop found : 2

	Net \Inst_core/Inst_trigger/stages[0].Inst_stage/serialChannelH16 

	Instance mux_706_i1 

Combinational loop found : 3

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelL16 

	Instance mux_714_i1 

Combinational loop found : 4

	Net \Inst_core/Inst_trigger/stages[1].Inst_stage/serialChannelH16 

	Instance mux_722_i1 

Combinational loop found : 5

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelL16 

	Instance mux_730_i1 

Combinational loop found : 6

	Net \Inst_core/Inst_trigger/stages[2].Inst_stage/serialChannelH16 

	Instance mux_738_i1 

Combinational loop found : 7

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelL16 

	Instance mux_746_i1 

Combinational loop found : 8

	Net \Inst_core/Inst_trigger/stages[3].Inst_stage/serialChannelH16 

	Instance mux_754_i1 

WARNING - synthesis: ../src/transmitter.vhd(180): Register \Inst_eia232/Inst_transmitter/dataBuffer_i9 is stuck at Zero. VDB-5013
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[6]_12 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i2.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[5]_13 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i1.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[4]_14 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i0.
Duplicate register/latch removal. \Inst_core/Inst_sync/Inst_demux/output[7]_11 is a one-to-one match with \Inst_core/Inst_sync/Inst_filter/input180Delay_i3.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : prj_Implmnt/prj.scf

Results of NGD DRC are available in la_drc.log.

################### Begin Area Report (la)######################
Number of register bits => 650 of 1280 (50 % )
SB_CARRY => 162
SB_DFF => 347
SB_DFFE => 124
SB_DFFESR => 60
SB_DFFN => 8
SB_DFFR => 13
SB_DFFS => 5
SB_DFFSR => 92
SB_DFFSS => 1
SB_GB_IO => 1
SB_IO => 21
SB_LUT4 => 995
SB_RAM1024x4 => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : xtalClock_c, loads : 649
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Inst_core/Inst_sampler/sampleReady, loads : 57
  Net : Inst_core/Inst_flags/flagDemux, loads : 41
  Net : Inst_eia232/Inst_receiver/n1, loads : 38
  Net : Inst_core/Inst_decoder/wrDivider, loads : 32
  Net : Inst_core/Inst_decoder/wrsize, loads : 30
  Net : Inst_eia232/Inst_receiver/n3753, loads : 30
  Net : Inst_core/Inst_trigger/stages_1..Inst_stage/n1662, loads : 30
  Net : Inst_core/Inst_sampler/n1639, loads : 29
  Net : Inst_core/Inst_trigger/stages_3..Inst_stage/n1765, loads : 29
  Net : Inst_core/Inst_decoder/resetCmd, loads : 28
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets xtalClock_c]             |    1.000 MHz|   22.352 MHz|    28  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 71.230  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.768  secs
--------------------------------------------------------------
Current Implementation prj_Implmnt its sbt path: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/edifparser" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf " "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist" "-pTQ144" "-y/home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:43:42

Parsing edif file: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.edf...
Parsing constraint file: /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf...
Warning: pin J1_3 doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf
parse file /home/omer/Documents/fpgaprojects/icestick/la/src/constr.pcf error. But they are ignored
start to read sdc/scf file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
sdc_reader OK /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/prj.scf
SB_RAM SB_RAM1024x4 SB_RAM40_4K
Stored edif netlist at /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la...
Warning: The terminal connectivity xtalClock_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity testcnt_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity testcnt_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity testcnt_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity testcnt_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity testcnt_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity testcnt_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity testcnt_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity testcnt_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ready50_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity nstate_2__N_139_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity input_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity input_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity input_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity input_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity input_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity input_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity input_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity input_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity debugleds_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity debugleds_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i19:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i18:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.dataBuf_i17:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_receiver.opcode_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.dataBuffer_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.disabledBuffer_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.dataBuffer_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.byteDone_81:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.dataBuffer_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.dataBuffer_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal Inst_eia232.Inst_transmitter.dataBuffer_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal GENERIC_FIFO_1.fifo_memory0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal GENERIC_FIFO_1.fifo_memory1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal GENERIC_FIFO_1.fifo_memory1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal GENERIC_FIFO_1.fifo_memory0:WCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: la

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc"
starting placerrunning placerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:56:51

I2004: Option and Settings Summary
=============================================================
Device file          - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
Package              - TQ144
Design database      - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la
SDC file             - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer
Timing library       - /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la/BFPGA_DESIGN_ep
I2065: Reading device file : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	995
    Number of DFFs      	:	650
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	162
    Number of RAMs      	:	2
    Number of ROMs      	:	0
    Number of IOs       	:	21
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	33
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	45
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_762_i1_3_lut_4_lut_LC_327/in3" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_762_i1_3_lut_4_lut_LC_327/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_714_i1_3_lut_4_lut_LC_394/in3" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_714_i1_3_lut_4_lut_LC_394/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_730_i1_3_lut_4_lut_LC_459/in3" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_730_i1_3_lut_4_lut_LC_459/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_746_i1_3_lut_4_lut_LC_532/in3" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_746_i1_3_lut_4_lut_LC_532/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_706_i1_3_lut_4_lut_LC_326/in3" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_706_i1_3_lut_4_lut_LC_326/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_722_i1_3_lut_4_lut_LC_395/in3" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_722_i1_3_lut_4_lut_LC_395/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_738_i1_3_lut_4_lut_LC_460/in3" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_738_i1_3_lut_4_lut_LC_460/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_754_i1_3_lut_4_lut_LC_533/in3" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_754_i1_3_lut_4_lut_LC_533/lcout" to break the combinatorial loop
E2070: Unable to fit the design into the selected device. Number of PLBs in design = 162, available in device = 160

Design Statistics after Packing
    Number of LUTs      	:	1041
    Number of DFFs      	:	649
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	163

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	533
        LUT, DFF and CARRY	:	116
    Combinational LogicCells
        Only LUT         	:	346
        CARRY Only       	:	1
        LUT with CARRY   	:	46
    LogicCells                  :	1042/1280
    PLBs                        :	152/160
    BRAMs                       :	2/16
    IOs and GBIOs               :	22/96
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 2.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.1 (sec)

Final Design Statistics
    Number of LUTs      	:	1041
    Number of DFFs      	:	649
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	163
    Number of RAMs      	:	2
    Number of ROMs      	:	0
    Number of IOs       	:	21
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1042/1280
    PLBs                        :	158/160
    BRAMs                       :	2/16
    IOs and GBIOs               :	22/96
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: la|xtalClock | Frequency: 50.27 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
initializing finish
Total HPWL cost is 4041
used logic cells: 1042
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/packer" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer" --translator "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc" --dst_sdc_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:44:37

Begin Packing...
running packerinitializing finish
Total HPWL cost is 4041
used logic cells: 1042
Translating sdc file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/placer/la_pl.sdc...
Translated sdc file is /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router" --sdf_file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbrouter /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc --outdir /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/router --sdf_file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:49:15

I1203: Reading Design la
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_714_i1_3_lut_4_lut_LC_6_9_6/in3" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_714_i1_3_lut_4_lut_LC_6_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_730_i1_3_lut_4_lut_LC_5_9_3/in3" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_730_i1_3_lut_4_lut_LC_5_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_746_i1_3_lut_4_lut_LC_5_8_5/in3" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_746_i1_3_lut_4_lut_LC_5_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_762_i1_3_lut_4_lut_LC_4_8_3/in3" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_762_i1_3_lut_4_lut_LC_4_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_706_i1_3_lut_4_lut_LC_4_8_5/in3" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_706_i1_3_lut_4_lut_LC_4_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_722_i1_3_lut_4_lut_LC_6_9_0/in3" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_722_i1_3_lut_4_lut_LC_6_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_738_i1_3_lut_4_lut_LC_5_9_6/in3" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_738_i1_3_lut_4_lut_LC_5_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_754_i1_3_lut_4_lut_LC_5_8_2/in3" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_754_i1_3_lut_4_lut_LC_5_8_2/lcout" to break the combinatorial loop
Read device time: 3
I1209: Started routing
I1223: Total Nets : 1258 
I1212: Iteration  1 :   220 unrouted : 1 seconds
I1212: Iteration  2 :    39 unrouted : 1 seconds
I1212: Iteration  3 :    13 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design la
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
 total           164432K
router succeed.

"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/netlister" --verilog "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v" --vhdl "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd" --lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --view rt --device "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/packer/la_pk.sdc" --out-sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:59:22

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.v
Writing /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --lib-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc" --sdf-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf" --report-file "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt" --device-file "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : /home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la --lib-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ice40HX1K.lib --sdc-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/netlister/la_sbt.sdc --sdf-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/simulation_netlist/la_sbt.sdf --report-file /home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/timer/la_timing.rpt --device-file /home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:48:14

Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_714_i1_3_lut_4_lut_LC_6_9_6/in3" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_714_i1_3_lut_4_lut_LC_6_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_722_i1_3_lut_4_lut_LC_6_9_0/in2" to pin "Inst_core.Inst_trigger.stages_1__Inst_stage.mux_722_i1_3_lut_4_lut_LC_6_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_746_i1_3_lut_4_lut_LC_5_8_5/in3" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_746_i1_3_lut_4_lut_LC_5_8_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_754_i1_3_lut_4_lut_LC_5_8_2/in1" to pin "Inst_core.Inst_trigger.stages_3__Inst_stage.mux_754_i1_3_lut_4_lut_LC_5_8_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_730_i1_3_lut_4_lut_LC_5_9_3/in3" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_730_i1_3_lut_4_lut_LC_5_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_738_i1_3_lut_4_lut_LC_5_9_6/in3" to pin "Inst_core.Inst_trigger.stages_2__Inst_stage.mux_738_i1_3_lut_4_lut_LC_5_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_762_i1_3_lut_4_lut_LC_4_8_3/in1" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_762_i1_3_lut_4_lut_LC_4_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_706_i1_3_lut_4_lut_LC_4_8_5/in1" to pin "Inst_core.Inst_trigger.stages_0__Inst_stage.mux_706_i1_3_lut_4_lut_LC_4_8_5/lcout" to break the combinatorial loop
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/omer/lscc/iCEcube2.2016.02/sbt_backend/bin/linux/opt/bitmap" "/home/omer/lscc/iCEcube2.2016.02/sbt_backend/devices/ICE40P01.dev" --design "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/netlist/oadb-la" --device_name iCE40HX1K --package TQ144 --outdir "/home/omer/Documents/fpgaprojects/icestick/la/prj/prj_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2016.02.27810
Build Date:     Jan 29 2016 01:58:49

running bitmapBit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
12:45 AM
