// Seed: 3668403787
module module_0 (
    output wand  id_0,
    output uwire id_1,
    input  wand  id_2,
    output tri1  id_3
);
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output wire  id_3,
    input  tri   id_4,
    input  wire  id_5,
    input  tri0  id_6,
    output logic id_7,
    input  wor   id_8,
    input  tri1  id_9,
    input  tri0  id_10,
    output tri   id_11,
    input  wand  id_12,
    input  tri   id_13,
    output tri0  id_14,
    input  tri   id_15,
    output wor   id_16
);
  assign id_11 = -1 >> -1;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_13,
      id_16
  );
  assign modCall_1.id_3 = 0;
  always id_7 <= #id_5 id_5;
  supply0 id_18 = -1;
endmodule
