Classic Timing Analyzer report for q02
Wed Apr 27 23:54:14 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                               ;
+------------------------------+-------+---------------+-------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                                                                ; To                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.571 ns    ; input[1]                                                            ; registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.562 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q ; output[3]                                                           ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.967 ns   ; input[2]                                                            ; registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q ; --         ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                                                     ;                                                                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                           ;
+-------+--------------+------------+----------+---------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                  ; To Clock ;
+-------+--------------+------------+----------+---------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.571 ns   ; input[1] ; registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q ; Clk      ;
; N/A   ; None         ; 4.435 ns   ; input[0] ; registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q ; Clk      ;
; N/A   ; None         ; 4.119 ns   ; input[3] ; registerAsyncClear:register4bits|ffdLoad:\registers:3:bitRegister|Q ; Clk      ;
; N/A   ; None         ; 3.847 ns   ; Load     ; registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q ; Clk      ;
; N/A   ; None         ; 3.847 ns   ; Load     ; registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q ; Clk      ;
; N/A   ; None         ; 3.847 ns   ; Load     ; registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q ; Clk      ;
; N/A   ; None         ; 3.847 ns   ; Load     ; registerAsyncClear:register4bits|ffdLoad:\registers:3:bitRegister|Q ; Clk      ;
; N/A   ; None         ; 3.215 ns   ; input[2] ; registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q ; Clk      ;
+-------+--------------+------------+----------+---------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                              ;
+-------+--------------+------------+---------------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                ; To        ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 10.562 ns  ; registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q ; output[3] ; Clk        ;
; N/A   ; None         ; 10.511 ns  ; registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q ; output[3] ; Clk        ;
; N/A   ; None         ; 10.174 ns  ; registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q ; output[3] ; Clk        ;
; N/A   ; None         ; 9.963 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:3:bitRegister|Q ; output[3] ; Clk        ;
; N/A   ; None         ; 8.732 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q ; output[2] ; Clk        ;
; N/A   ; None         ; 8.691 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:3:bitRegister|Q ; output[2] ; Clk        ;
; N/A   ; None         ; 8.346 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q ; output[2] ; Clk        ;
; N/A   ; None         ; 8.135 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q ; output[2] ; Clk        ;
; N/A   ; None         ; 8.043 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q ; output[1] ; Clk        ;
; N/A   ; None         ; 7.996 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q ; output[4] ; Clk        ;
; N/A   ; None         ; 7.976 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q ; output[4] ; Clk        ;
; N/A   ; None         ; 7.959 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:3:bitRegister|Q ; output[1] ; Clk        ;
; N/A   ; None         ; 7.806 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:3:bitRegister|Q ; output[0] ; Clk        ;
; N/A   ; None         ; 7.797 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q ; output[6] ; Clk        ;
; N/A   ; None         ; 7.787 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:3:bitRegister|Q ; output[4] ; Clk        ;
; N/A   ; None         ; 7.763 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q ; output[6] ; Clk        ;
; N/A   ; None         ; 7.654 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q ; output[1] ; Clk        ;
; N/A   ; None         ; 7.640 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q ; output[4] ; Clk        ;
; N/A   ; None         ; 7.630 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q ; output[0] ; Clk        ;
; N/A   ; None         ; 7.566 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:3:bitRegister|Q ; output[6] ; Clk        ;
; N/A   ; None         ; 7.442 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q ; output[1] ; Clk        ;
; N/A   ; None         ; 7.425 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q ; output[5] ; Clk        ;
; N/A   ; None         ; 7.414 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q ; output[6] ; Clk        ;
; N/A   ; None         ; 7.386 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q ; output[5] ; Clk        ;
; N/A   ; None         ; 7.282 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q ; output[0] ; Clk        ;
; N/A   ; None         ; 7.189 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:3:bitRegister|Q ; output[5] ; Clk        ;
; N/A   ; None         ; 7.072 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q ; output[0] ; Clk        ;
; N/A   ; None         ; 7.037 ns   ; registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q ; output[5] ; Clk        ;
+-------+--------------+------------+---------------------------------------------------------------------+-----------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                  ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                                  ; To Clock ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.967 ns ; input[2] ; registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q ; Clk      ;
; N/A           ; None        ; -3.599 ns ; Load     ; registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q ; Clk      ;
; N/A           ; None        ; -3.599 ns ; Load     ; registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q ; Clk      ;
; N/A           ; None        ; -3.599 ns ; Load     ; registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q ; Clk      ;
; N/A           ; None        ; -3.599 ns ; Load     ; registerAsyncClear:register4bits|ffdLoad:\registers:3:bitRegister|Q ; Clk      ;
; N/A           ; None        ; -3.871 ns ; input[3] ; registerAsyncClear:register4bits|ffdLoad:\registers:3:bitRegister|Q ; Clk      ;
; N/A           ; None        ; -4.187 ns ; input[0] ; registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q ; Clk      ;
; N/A           ; None        ; -4.323 ns ; input[1] ; registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q ; Clk      ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Apr 27 23:54:14 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off q02 -c q02 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "Clk"
Info: tsu for register "registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q" (data pin = "input[1]", clock pin = "Clk") is 4.571 ns
    Info: + Longest pin to register delay is 7.463 ns
        Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AB9; Fanout = 1; PIN Node = 'input[1]'
        Info: 2: + IC(6.187 ns) + CELL(0.413 ns) = 7.463 ns; Loc. = LCFF_X1_Y10_N3; Fanout = 7; REG Node = 'registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q'
        Info: Total cell delay = 1.276 ns ( 17.10 % )
        Info: Total interconnect delay = 6.187 ns ( 82.90 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y10_N3; Fanout = 7; REG Node = 'registerAsyncClear:register4bits|ffdLoad:\registers:1:bitRegister|Q'
        Info: Total cell delay = 1.628 ns ( 57.04 % )
        Info: Total interconnect delay = 1.226 ns ( 42.96 % )
Info: tco from clock "Clk" to destination pin "output[3]" through register "registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q" is 10.562 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y10_N17; Fanout = 7; REG Node = 'registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q'
        Info: Total cell delay = 1.628 ns ( 57.04 % )
        Info: Total interconnect delay = 1.226 ns ( 42.96 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.431 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y10_N17; Fanout = 7; REG Node = 'registerAsyncClear:register4bits|ffdLoad:\registers:0:bitRegister|Q'
        Info: 2: + IC(0.412 ns) + CELL(0.545 ns) = 0.957 ns; Loc. = LCCOMB_X1_Y10_N14; Fanout = 1; COMB Node = 'conv_7seg:display|Mux3~0'
        Info: 3: + IC(3.478 ns) + CELL(2.996 ns) = 7.431 ns; Loc. = PIN_H10; Fanout = 0; PIN Node = 'output[3]'
        Info: Total cell delay = 3.541 ns ( 47.65 % )
        Info: Total interconnect delay = 3.890 ns ( 52.35 % )
Info: th for register "registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q" (data pin = "input[2]", clock pin = "Clk") is -2.967 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y10_N29; Fanout = 7; REG Node = 'registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q'
        Info: Total cell delay = 1.628 ns ( 57.04 % )
        Info: Total interconnect delay = 1.226 ns ( 42.96 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.107 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P3; Fanout = 1; PIN Node = 'input[2]'
        Info: 2: + IC(4.840 ns) + CELL(0.413 ns) = 6.107 ns; Loc. = LCFF_X1_Y10_N29; Fanout = 7; REG Node = 'registerAsyncClear:register4bits|ffdLoad:\registers:2:bitRegister|Q'
        Info: Total cell delay = 1.267 ns ( 20.75 % )
        Info: Total interconnect delay = 4.840 ns ( 79.25 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Wed Apr 27 23:54:14 2011
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


