// Seed: 3414090973
module module_0;
  initial begin : LABEL_0
    logic id_1;
    ;
    if (1) id_1 = id_1;
    begin : LABEL_1
      id_1 <= -1;
      id_1 <= id_1;
    end
  end
  bit id_2;
  ;
  assign module_1.id_4 = 0;
  wire id_3;
  assign id_2 = !1;
  always id_2 = id_2;
  logic id_4;
endmodule
program module_1 (
    input wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    output logic id_3,
    input supply0 id_4
);
  always_latch begin : LABEL_0
    id_3 <= id_1;
  end
  module_0 modCall_1 ();
endprogram
