version,2023.2-SP1<build 147282>
project name,TenGigTest.pds

Single Seed:
Seed,State,Convergence,Setup(Slow),Setup(Fast),Hold(Slow),Hold(Fast),Recovery(Slow),Recovery(Fast),Removal(Slow),Removal(Fast),PBM-GP,PBM-PreGP,PBM-PostGP,LP,Total Placement Cpu Time,Detailed routing,Total Routing Cpu Time,Wire Length After Post-GP,Wire Length After LP,Wire Length After DP,Routing Arc Length,Worst Slack After GP Timing,Worst Slack After LP Timing,Worst Slack Before RP,Worst Slack Before DP,Worst Slack After DP,Worst Slack After Placement,Worst Slack After TA By Preroute,TNS After DP,TNS Before Route,Setup(Slow) Total Failing TNS,Setup(Slow) Total Failing Endpoints,Hold(Slow) Total Failing THS,Hold(Slow) Total Failing Endpoints,Power
single,OK,OK,2.276,4.150,0.066,0.022,3.974,4.858,0.346,0.216,0.08,NA,0.00,0.23,14.17,1.23,15.00,NA,NA,NA,24785,NA,NA,NA,2343,2343,2343,2942,0,0,0.000,0,0.000,0,NA
Pass Rate/Convergence Rate,100.00%,100.00%

Synthesize:
control_set,109
Synthesize Performance Summary:
slack category,Synthesize Setup WNS,Synthesize Setup TNS,Synthesize Recovery WNS,Synthesize Recovery TNS
slack value,2.002,0.000,4.115,0.000
Synthesize Compile Points Summary:
Name,type,Status,Reason,Start Time,End Time,Real Time,CPU Time
NA,NA,NA,NA,NA,NA,NA,NA
compile points number:,NA
Synthesize Cpu Time,0h:0m:5s
Synthesize Process Cpu Time,0h:0m:5s
Synthesize Real Time,0h:0m:11s

Device Map:
Device Map Resource Usage Summary:
Logic Utilization,LUT,FF,DRM,APM,Distributed RAM,HSSTHP,USCM,HCKB,RCKB
Used,1536.5,2683,2,0,8,1,2,2,0
Available,243600,487200,480,840,75400,4,32,168,40
Utilization(%),1%,1%,1%,0%,1%,25%,7%,2%,0%
Device Map Process Cpu Time,0h:0m:3s

Project Configurations:
top module,Main
compile," -top_module {Main} 
 -verilog_standard {SystemVerilog} "
synthesize," -dir {D:/Pango/PDS_2023.2-SP1/syn/bin/synplify_pro.exe} 
 -ads "
device map,
place & route,

Test Parameters Configurations:
testparam,

