Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Oct 26 23:10:32 2023
| Host         : DESKTOP-3HOO1AQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.680        0.000                      0                 1525        0.143        0.000                      0                 1525        4.500        0.000                       0                   782  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.680        0.000                      0                 1525        0.143        0.000                      0                 1525        4.500        0.000                       0                   782  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_reg[12][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 2.347ns (33.201%)  route 4.722ns (66.799%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.555     5.106    clk_IBUF_BUFG
    SLICE_X8Y55          FDPE                                         r  now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.518     5.624 f  now_reg[1]/Q
                         net (fo=195, routed)         1.429     7.054    now[1]
    SLICE_X8Y58          LUT3 (Prop_lut3_I2_O)        0.146     7.200 r  F[23][15]_i_41/O
                         net (fo=16, routed)          1.277     8.476    F[23][15]_i_41_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.328     8.804 r  F[23][3]_i_21/O
                         net (fo=1, routed)           0.149     8.953    F[23][3]_i_21_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.124     9.077 r  F[23][3]_i_4/O
                         net (fo=2, routed)           0.597     9.675    F[23][3]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.799 r  F[23][3]_i_8/O
                         net (fo=1, routed)           0.000     9.799    F[23][3]_i_8_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.349 r  F_reg[23][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    F_reg[23][3]_i_1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  F_reg[23][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    F_reg[23][7]_i_1_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  F_reg[23][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    F_reg[23][11]_i_1_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.906 r  F_reg[23][15]_i_2/O[3]
                         net (fo=25, routed)          1.270    12.176    F_reg[23][15]_i_2_n_4
    SLICE_X6Y65          FDCE                                         r  F_reg[12][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.498    14.869    clk_IBUF_BUFG
    SLICE_X6Y65          FDCE                                         r  F_reg[12][15]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X6Y65          FDCE (Setup_fdce_C_D)       -0.238    14.855    F_reg[12][15]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_reg[12][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 2.139ns (30.758%)  route 4.815ns (69.242%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.555     5.106    clk_IBUF_BUFG
    SLICE_X8Y55          FDPE                                         r  now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.518     5.624 f  now_reg[1]/Q
                         net (fo=195, routed)         1.429     7.054    now[1]
    SLICE_X8Y58          LUT3 (Prop_lut3_I2_O)        0.146     7.200 r  F[23][15]_i_41/O
                         net (fo=16, routed)          1.277     8.476    F[23][15]_i_41_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.328     8.804 r  F[23][3]_i_21/O
                         net (fo=1, routed)           0.149     8.953    F[23][3]_i_21_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.124     9.077 r  F[23][3]_i_4/O
                         net (fo=2, routed)           0.597     9.675    F[23][3]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.799 r  F[23][3]_i_8/O
                         net (fo=1, routed)           0.000     9.799    F[23][3]_i_8_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.349 r  F_reg[23][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    F_reg[23][3]_i_1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  F_reg[23][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    F_reg[23][7]_i_1_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    10.698 r  F_reg[23][11]_i_1/O[0]
                         net (fo=25, routed)          1.363    12.061    F_reg[23][11]_i_1_n_7
    SLICE_X6Y65          FDCE                                         r  F_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.498    14.869    clk_IBUF_BUFG
    SLICE_X6Y65          FDCE                                         r  F_reg[12][8]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X6Y65          FDCE (Setup_fdce_C_D)       -0.234    14.859    F_reg[12][8]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -12.061    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_reg[4][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 2.366ns (34.384%)  route 4.515ns (65.616%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.555     5.106    clk_IBUF_BUFG
    SLICE_X8Y55          FDPE                                         r  now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.518     5.624 f  now_reg[1]/Q
                         net (fo=195, routed)         1.429     7.054    now[1]
    SLICE_X8Y58          LUT3 (Prop_lut3_I2_O)        0.146     7.200 r  F[23][15]_i_41/O
                         net (fo=16, routed)          1.277     8.476    F[23][15]_i_41_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.328     8.804 r  F[23][3]_i_21/O
                         net (fo=1, routed)           0.149     8.953    F[23][3]_i_21_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.124     9.077 r  F[23][3]_i_4/O
                         net (fo=2, routed)           0.597     9.675    F[23][3]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.799 r  F[23][3]_i_8/O
                         net (fo=1, routed)           0.000     9.799    F[23][3]_i_8_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.349 r  F_reg[23][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    F_reg[23][3]_i_1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  F_reg[23][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    F_reg[23][7]_i_1_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  F_reg[23][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    F_reg[23][11]_i_1_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.925 r  F_reg[23][15]_i_2/O[1]
                         net (fo=25, routed)          1.063    11.988    F_reg[23][15]_i_2_n_6
    SLICE_X14Y64         FDCE                                         r  F_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.432    14.803    clk_IBUF_BUFG
    SLICE_X14Y64         FDCE                                         r  F_reg[4][13]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X14Y64         FDCE (Setup_fdce_C_D)       -0.224    14.803    F_reg[4][13]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_reg[8][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 2.347ns (34.393%)  route 4.477ns (65.607%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.555     5.106    clk_IBUF_BUFG
    SLICE_X8Y55          FDPE                                         r  now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.518     5.624 f  now_reg[1]/Q
                         net (fo=195, routed)         1.429     7.054    now[1]
    SLICE_X8Y58          LUT3 (Prop_lut3_I2_O)        0.146     7.200 r  F[23][15]_i_41/O
                         net (fo=16, routed)          1.277     8.476    F[23][15]_i_41_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.328     8.804 r  F[23][3]_i_21/O
                         net (fo=1, routed)           0.149     8.953    F[23][3]_i_21_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.124     9.077 r  F[23][3]_i_4/O
                         net (fo=2, routed)           0.597     9.675    F[23][3]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.799 r  F[23][3]_i_8/O
                         net (fo=1, routed)           0.000     9.799    F[23][3]_i_8_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.349 r  F_reg[23][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    F_reg[23][3]_i_1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  F_reg[23][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    F_reg[23][7]_i_1_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  F_reg[23][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    F_reg[23][11]_i_1_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.906 r  F_reg[23][15]_i_2/O[3]
                         net (fo=25, routed)          1.025    11.931    F_reg[23][15]_i_2_n_4
    SLICE_X4Y63          FDCE                                         r  F_reg[8][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.499    14.870    clk_IBUF_BUFG
    SLICE_X4Y63          FDCE                                         r  F_reg[8][15]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X4Y63          FDCE (Setup_fdce_C_D)       -0.277    14.817    F_reg[8][15]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -11.931    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_reg[7][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 2.366ns (35.029%)  route 4.388ns (64.971%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.555     5.106    clk_IBUF_BUFG
    SLICE_X8Y55          FDPE                                         r  now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.518     5.624 f  now_reg[1]/Q
                         net (fo=195, routed)         1.429     7.054    now[1]
    SLICE_X8Y58          LUT3 (Prop_lut3_I2_O)        0.146     7.200 r  F[23][15]_i_41/O
                         net (fo=16, routed)          1.277     8.476    F[23][15]_i_41_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.328     8.804 r  F[23][3]_i_21/O
                         net (fo=1, routed)           0.149     8.953    F[23][3]_i_21_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.124     9.077 r  F[23][3]_i_4/O
                         net (fo=2, routed)           0.597     9.675    F[23][3]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.799 r  F[23][3]_i_8/O
                         net (fo=1, routed)           0.000     9.799    F[23][3]_i_8_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.349 r  F_reg[23][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    F_reg[23][3]_i_1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  F_reg[23][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    F_reg[23][7]_i_1_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  F_reg[23][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    F_reg[23][11]_i_1_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.925 r  F_reg[23][15]_i_2/O[1]
                         net (fo=25, routed)          0.936    11.861    F_reg[23][15]_i_2_n_6
    SLICE_X15Y64         FDCE                                         r  F_reg[7][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.432    14.803    clk_IBUF_BUFG
    SLICE_X15Y64         FDCE                                         r  F_reg[7][13]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X15Y64         FDCE (Setup_fdce_C_D)       -0.260    14.767    F_reg[7][13]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_reg[8][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 2.366ns (35.025%)  route 4.389ns (64.975%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.555     5.106    clk_IBUF_BUFG
    SLICE_X8Y55          FDPE                                         r  now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.518     5.624 f  now_reg[1]/Q
                         net (fo=195, routed)         1.429     7.054    now[1]
    SLICE_X8Y58          LUT3 (Prop_lut3_I2_O)        0.146     7.200 r  F[23][15]_i_41/O
                         net (fo=16, routed)          1.277     8.476    F[23][15]_i_41_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.328     8.804 r  F[23][3]_i_21/O
                         net (fo=1, routed)           0.149     8.953    F[23][3]_i_21_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.124     9.077 r  F[23][3]_i_4/O
                         net (fo=2, routed)           0.597     9.675    F[23][3]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.799 r  F[23][3]_i_8/O
                         net (fo=1, routed)           0.000     9.799    F[23][3]_i_8_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.349 r  F_reg[23][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    F_reg[23][3]_i_1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  F_reg[23][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    F_reg[23][7]_i_1_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  F_reg[23][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    F_reg[23][11]_i_1_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.925 r  F_reg[23][15]_i_2/O[1]
                         net (fo=25, routed)          0.937    11.862    F_reg[23][15]_i_2_n_6
    SLICE_X9Y65          FDCE                                         r  F_reg[8][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.431    14.802    clk_IBUF_BUFG
    SLICE_X9Y65          FDCE                                         r  F_reg[8][13]/C
                         clock pessimism              0.273    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X9Y65          FDCE (Setup_fdce_C_D)       -0.246    14.794    F_reg[8][13]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_reg[3][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 2.366ns (35.183%)  route 4.359ns (64.817%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.555     5.106    clk_IBUF_BUFG
    SLICE_X8Y55          FDPE                                         r  now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.518     5.624 f  now_reg[1]/Q
                         net (fo=195, routed)         1.429     7.054    now[1]
    SLICE_X8Y58          LUT3 (Prop_lut3_I2_O)        0.146     7.200 r  F[23][15]_i_41/O
                         net (fo=16, routed)          1.277     8.476    F[23][15]_i_41_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.328     8.804 r  F[23][3]_i_21/O
                         net (fo=1, routed)           0.149     8.953    F[23][3]_i_21_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.124     9.077 r  F[23][3]_i_4/O
                         net (fo=2, routed)           0.597     9.675    F[23][3]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.799 r  F[23][3]_i_8/O
                         net (fo=1, routed)           0.000     9.799    F[23][3]_i_8_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.349 r  F_reg[23][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    F_reg[23][3]_i_1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  F_reg[23][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    F_reg[23][7]_i_1_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  F_reg[23][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    F_reg[23][11]_i_1_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.925 r  F_reg[23][15]_i_2/O[1]
                         net (fo=25, routed)          0.906    11.831    F_reg[23][15]_i_2_n_6
    SLICE_X11Y65         FDCE                                         r  F_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.432    14.803    clk_IBUF_BUFG
    SLICE_X11Y65         FDCE                                         r  F_reg[3][13]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X11Y65         FDCE (Setup_fdce_C_D)       -0.260    14.767    F_reg[3][13]
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_reg[10][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 2.347ns (34.500%)  route 4.456ns (65.500%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.555     5.106    clk_IBUF_BUFG
    SLICE_X8Y55          FDPE                                         r  now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.518     5.624 f  now_reg[1]/Q
                         net (fo=195, routed)         1.429     7.054    now[1]
    SLICE_X8Y58          LUT3 (Prop_lut3_I2_O)        0.146     7.200 r  F[23][15]_i_41/O
                         net (fo=16, routed)          1.277     8.476    F[23][15]_i_41_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.328     8.804 r  F[23][3]_i_21/O
                         net (fo=1, routed)           0.149     8.953    F[23][3]_i_21_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.124     9.077 r  F[23][3]_i_4/O
                         net (fo=2, routed)           0.597     9.675    F[23][3]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.799 r  F[23][3]_i_8/O
                         net (fo=1, routed)           0.000     9.799    F[23][3]_i_8_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.349 r  F_reg[23][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    F_reg[23][3]_i_1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  F_reg[23][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    F_reg[23][7]_i_1_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.577 r  F_reg[23][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.577    F_reg[23][11]_i_1_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.906 r  F_reg[23][15]_i_2/O[3]
                         net (fo=25, routed)          1.003    11.909    F_reg[23][15]_i_2_n_4
    SLICE_X6Y64          FDCE                                         r  F_reg[10][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.499    14.870    clk_IBUF_BUFG
    SLICE_X6Y64          FDCE                                         r  F_reg[10][15]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y64          FDCE (Setup_fdce_C_D)       -0.241    14.853    F_reg[10][15]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             2.951ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_reg[16][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 2.138ns (31.626%)  route 4.622ns (68.374%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.555     5.106    clk_IBUF_BUFG
    SLICE_X8Y55          FDPE                                         r  now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.518     5.624 f  now_reg[1]/Q
                         net (fo=195, routed)         1.429     7.054    now[1]
    SLICE_X8Y58          LUT3 (Prop_lut3_I2_O)        0.146     7.200 r  F[23][15]_i_41/O
                         net (fo=16, routed)          1.277     8.476    F[23][15]_i_41_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.328     8.804 r  F[23][3]_i_21/O
                         net (fo=1, routed)           0.149     8.953    F[23][3]_i_21_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.124     9.077 r  F[23][3]_i_4/O
                         net (fo=2, routed)           0.597     9.675    F[23][3]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.799 r  F[23][3]_i_8/O
                         net (fo=1, routed)           0.000     9.799    F[23][3]_i_8_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.349 r  F_reg[23][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    F_reg[23][3]_i_1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.697 r  F_reg[23][7]_i_1/O[1]
                         net (fo=25, routed)          1.170    11.867    F_reg[23][7]_i_1_n_6
    SLICE_X1Y57          FDCE                                         r  F_reg[16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.505    14.876    clk_IBUF_BUFG
    SLICE_X1Y57          FDCE                                         r  F_reg[16][5]/C
                         clock pessimism              0.259    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y57          FDCE (Setup_fdce_C_D)       -0.282    14.818    F_reg[16][5]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                  2.951    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 now_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_reg[15][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 2.252ns (33.343%)  route 4.502ns (66.657%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.555     5.106    clk_IBUF_BUFG
    SLICE_X8Y55          FDPE                                         r  now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.518     5.624 f  now_reg[1]/Q
                         net (fo=195, routed)         1.429     7.054    now[1]
    SLICE_X8Y58          LUT3 (Prop_lut3_I2_O)        0.146     7.200 r  F[23][15]_i_41/O
                         net (fo=16, routed)          1.277     8.476    F[23][15]_i_41_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.328     8.804 r  F[23][3]_i_21/O
                         net (fo=1, routed)           0.149     8.953    F[23][3]_i_21_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I5_O)        0.124     9.077 r  F[23][3]_i_4/O
                         net (fo=2, routed)           0.597     9.675    F[23][3]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I0_O)        0.124     9.799 r  F[23][3]_i_8/O
                         net (fo=1, routed)           0.000     9.799    F[23][3]_i_8_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.349 r  F_reg[23][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    F_reg[23][3]_i_1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  F_reg[23][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.463    F_reg[23][7]_i_1_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.811 r  F_reg[23][11]_i_1/O[1]
                         net (fo=25, routed)          1.050    11.861    F_reg[23][11]_i_1_n_6
    SLICE_X1Y61          FDCE                                         r  F_reg[15][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.503    14.874    clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  F_reg[15][9]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y61          FDCE (Setup_fdce_C_D)       -0.284    14.814    F_reg[15][9]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  2.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 c1/t_n_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/t_n_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.271%)  route 0.113ns (37.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.559     1.472    c1/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  c1/t_n_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  c1/t_n_reg[13]/Q
                         net (fo=1, routed)           0.113     1.726    c1/t_n[13]
    SLICE_X8Y62          LUT6 (Prop_lut6_I5_O)        0.045     1.771 r  c1/t_n[9]_i_1/O
                         net (fo=1, routed)           0.000     1.771    c1/p_0_in[9]
    SLICE_X8Y62          FDCE                                         r  c1/t_n_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.827     1.986    c1/clk_IBUF_BUFG
    SLICE_X8Y62          FDCE                                         r  c1/t_n_reg[9]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X8Y62          FDCE (Hold_fdce_C_D)         0.121     1.628    c1/t_n_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 row_A_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[80]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.673%)  route 0.103ns (35.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.582     1.495    clk_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  row_A_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  row_A_reg[80]/Q
                         net (fo=2, routed)           0.103     1.740    d1/row_B_reg[125][32]
    SLICE_X2Y70          LUT4 (Prop_lut4_I0_O)        0.048     1.788 r  d1/row_B[80]_i_1/O
                         net (fo=1, routed)           0.000     1.788    d1_n_78
    SLICE_X2Y70          FDPE                                         r  row_B_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.850     2.009    clk_IBUF_BUFG
    SLICE_X2Y70          FDPE                                         r  row_B_reg[80]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X2Y70          FDPE (Hold_fdpe_C_D)         0.131     1.639    row_B_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 row_A_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.549     1.462    clk_IBUF_BUFG
    SLICE_X11Y75         FDCE                                         r  row_A_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  row_A_reg[14]/Q
                         net (fo=2, routed)           0.103     1.707    c1/row_B_reg[30][12]
    SLICE_X10Y75         LUT5 (Prop_lut5_I0_O)        0.045     1.752 r  c1/row_B[14]_i_1/O
                         net (fo=1, routed)           0.000     1.752    c1_n_15
    SLICE_X10Y75         FDCE                                         r  row_B_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.816     1.974    clk_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  row_B_reg[14]/C
                         clock pessimism             -0.498     1.475    
    SLICE_X10Y75         FDCE (Hold_fdce_C_D)         0.121     1.596    row_B_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.578     1.491    lcd0/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  lcd0/tcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  lcd0/tcode_reg[2]/Q
                         net (fo=1, routed)           0.112     1.744    lcd0/tcode_reg_n_0_[2]
    SLICE_X3Y76          FDRE                                         r  lcd0/text_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.846     2.005    lcd0/clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  lcd0/text_d_reg[2]/C
                         clock pessimism             -0.499     1.505    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.070     1.575    lcd0/text_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 lcd0/text_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_e_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.579     1.492    lcd0/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  lcd0/text_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  lcd0/text_count_reg[17]/Q
                         net (fo=2, routed)           0.114     1.748    lcd0/p_0_in__0
    SLICE_X3Y76          FDRE                                         r  lcd0/text_e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.846     2.005    lcd0/clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  lcd0/text_e_reg/C
                         clock pessimism             -0.499     1.505    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.070     1.575    lcd0/text_e_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 c1/char_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/result_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.554     1.467    c1/clk_IBUF_BUFG
    SLICE_X11Y69         FDCE                                         r  c1/char_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  c1/char_reg[1][0]/Q
                         net (fo=1, routed)           0.110     1.718    c1/p_1_in[8]
    SLICE_X10Y69         FDCE                                         r  c1/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.822     1.980    c1/clk_IBUF_BUFG
    SLICE_X10Y69         FDCE                                         r  c1/result_reg[8]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X10Y69         FDCE (Hold_fdce_C_D)         0.064     1.544    c1/result_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 F_reg[24][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/t_n_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.131%)  route 0.118ns (38.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.559     1.472    clk_IBUF_BUFG
    SLICE_X9Y62          FDCE                                         r  F_reg[24][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  F_reg[24][14]/Q
                         net (fo=3, routed)           0.118     1.732    c1/t_n_reg[15]_0[14]
    SLICE_X11Y62         LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  c1/t_n[14]_i_1/O
                         net (fo=1, routed)           0.000     1.777    c1/t_n[14]_i_1_n_0
    SLICE_X11Y62         FDCE                                         r  c1/t_n_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.827     1.986    c1/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  c1/t_n_reg[14]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X11Y62         FDCE (Hold_fdce_C_D)         0.092     1.599    c1/t_n_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 row_B_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.140%)  route 0.123ns (39.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.580     1.493    clk_IBUF_BUFG
    SLICE_X4Y70          FDCE                                         r  row_B_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.141     1.634 r  row_B_reg[65]/Q
                         net (fo=2, routed)           0.123     1.758    d1/Q[19]
    SLICE_X3Y70          LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  d1/row_A[65]_i_1/O
                         net (fo=1, routed)           0.000     1.803    d1_n_36
    SLICE_X3Y70          FDCE                                         r  row_A_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.850     2.009    clk_IBUF_BUFG
    SLICE_X3Y70          FDCE                                         r  row_A_reg[65]/C
                         clock pessimism             -0.478     1.530    
    SLICE_X3Y70          FDCE (Hold_fdce_C_D)         0.092     1.622    row_A_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 c1/char_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/result_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.553     1.466    c1/clk_IBUF_BUFG
    SLICE_X10Y70         FDCE                                         r  c1/char_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  c1/char_reg[3][0]/Q
                         net (fo=1, routed)           0.108     1.739    c1/p_1_in[24]
    SLICE_X10Y69         FDCE                                         r  c1/result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.822     1.980    c1/clk_IBUF_BUFG
    SLICE_X10Y69         FDCE                                         r  c1/result_reg[24]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X10Y69         FDCE (Hold_fdce_C_D)         0.076     1.557    c1/result_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 c1/char_reg[2][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/result_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.553     1.466    c1/clk_IBUF_BUFG
    SLICE_X9Y70          FDCE                                         r  c1/char_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  c1/char_reg[2][3]/Q
                         net (fo=1, routed)           0.108     1.716    c1/p_1_in[19]
    SLICE_X9Y71          FDCE                                         r  c1/result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.820     1.978    c1/clk_IBUF_BUFG
    SLICE_X9Y71          FDCE                                         r  c1/result_reg[19]/C
                         clock pessimism             -0.498     1.479    
    SLICE_X9Y71          FDCE (Hold_fdce_C_D)         0.047     1.526    c1/result_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y58     F_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y60     F_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y60     F_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y61     F_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y61     F_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y61     F_reg[0][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y61     F_reg[0][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y58     F_reg[0][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y58     F_reg[0][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58     F_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58     F_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y60     F_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y60     F_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y60     F_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y60     F_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61     F_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61     F_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61     F_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61     F_reg[0][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58     F_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58     F_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y60     F_reg[0][10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y60     F_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y60     F_reg[0][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y60     F_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61     F_reg[0][12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61     F_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61     F_reg[0][13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61     F_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.231ns  (logic 4.407ns (43.077%)  route 5.824ns (56.923%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.607     5.158    lcd0/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.844     7.521    lcd0/lcd_initialized_reg_n_0
    SLICE_X3Y76          LUT3 (Prop_lut3_I1_O)        0.152     7.673 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.980    11.652    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         3.737    15.389 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.389    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.806ns  (logic 4.178ns (42.611%)  route 5.628ns (57.389%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.607     5.158    lcd0/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.844     7.521    lcd0/lcd_initialized_reg_n_0
    SLICE_X3Y76          LUT3 (Prop_lut3_I1_O)        0.124     7.645 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.783    11.428    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.536    14.964 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.964    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.404ns  (logic 4.175ns (44.400%)  route 5.228ns (55.600%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.607     5.158    lcd0/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.453     7.130    lcd0/lcd_initialized_reg_n_0
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.124     7.254 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.775    11.029    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.533    14.562 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    14.562    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.097ns  (logic 4.367ns (48.002%)  route 4.730ns (51.998%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.607     5.158    lcd0/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.272     6.948    lcd0/lcd_initialized_reg_n_0
    SLICE_X2Y74          LUT3 (Prop_lut3_I1_O)        0.116     7.064 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.458    10.523    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         3.733    14.256 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.256    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.917ns  (logic 4.175ns (46.824%)  route 4.741ns (53.176%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.607     5.158    lcd0/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.272     6.948    lcd0/lcd_initialized_reg_n_0
    SLICE_X2Y74          LUT3 (Prop_lut3_I1_O)        0.124     7.072 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.469    10.542    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         3.533    14.075 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.075    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.682ns  (logic 4.410ns (50.791%)  route 4.272ns (49.209%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.607     5.158    lcd0/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.453     7.130    lcd0/lcd_initialized_reg_n_0
    SLICE_X2Y76          LUT3 (Prop_lut3_I1_O)        0.153     7.283 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.819    10.102    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.739    13.840 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000    13.840    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.275ns  (logic 4.388ns (53.022%)  route 3.888ns (46.978%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.607     5.158    lcd0/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.556     6.233    lcd0/lcd_initialized_reg_n_0
    SLICE_X2Y77          LUT2 (Prop_lut2_I0_O)        0.148     6.381 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.331     9.712    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.722    13.434 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000    13.434    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/text_rw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.490ns (62.820%)  route 0.882ns (37.180%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.579     1.492    lcd0/clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  lcd0/text_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  lcd0/text_rw_reg/Q
                         net (fo=1, routed)           0.089     1.723    lcd0/text_rw_reg_n_0
    SLICE_X2Y76          LUT3 (Prop_lut3_I0_O)        0.049     1.772 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.793     2.565    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.300     3.865 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000     3.865    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rs_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.656ns  (logic 1.474ns (55.488%)  route 1.182ns (44.512%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.579     1.492    lcd0/clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  lcd0/text_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  lcd0/text_rs_reg/Q
                         net (fo=1, routed)           0.141     1.775    lcd0/text_rs_reg_n_0
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.048     1.823 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.041     2.864    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.285     4.149 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     4.149    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.443ns (53.513%)  route 1.254ns (46.487%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.578     1.491    lcd0/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  lcd0/text_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  lcd0/text_d_reg[0]/Q
                         net (fo=1, routed)           0.163     1.819    lcd0/text_d[0]
    SLICE_X2Y74          LUT3 (Prop_lut3_I0_O)        0.045     1.864 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.090     2.954    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         1.234     4.188 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.188    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.802ns  (logic 1.504ns (53.662%)  route 1.299ns (46.338%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.578     1.491    lcd0/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  lcd0/text_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  lcd0/text_d_reg[1]/Q
                         net (fo=1, routed)           0.223     1.879    lcd0/text_d[1]
    SLICE_X2Y74          LUT3 (Prop_lut3_I0_O)        0.044     1.923 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.075     2.998    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         1.296     4.294 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.294    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.802ns  (logic 1.423ns (50.797%)  route 1.379ns (49.203%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.581     1.494    lcd0/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  lcd0/init_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  lcd0/init_d_reg[2]/Q
                         net (fo=1, routed)           0.136     1.772    lcd0/init_d[2]
    SLICE_X3Y76          LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.242     3.059    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.237     4.296 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.296    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_e_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.420ns (50.280%)  route 1.404ns (49.720%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.579     1.492    lcd0/clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  lcd0/text_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  lcd0/text_e_reg/Q
                         net (fo=1, routed)           0.138     1.772    lcd0/text_e
    SLICE_X2Y76          LUT3 (Prop_lut3_I0_O)        0.045     1.817 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.266     3.083    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.234     4.317 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     4.317    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.027ns  (logic 1.485ns (49.064%)  route 1.542ns (50.936%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.581     1.494    lcd0/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  lcd0/init_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  lcd0/init_d_reg[3]/Q
                         net (fo=1, routed)           0.189     1.825    lcd0/init_d[3]
    SLICE_X3Y76          LUT3 (Prop_lut3_I2_O)        0.046     1.871 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.353     3.223    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         1.298     4.521 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.521    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           819 Endpoints
Min Delay           819 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            index_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.326ns  (logic 1.666ns (14.706%)  route 9.660ns (85.294%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.355     4.868    c1/reset_n_IBUF
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.152     5.020 f  c1/init_e_i_1/O
                         net (fo=747, routed)         6.306    11.326    c1_n_0
    SLICE_X15Y72         FDCE                                         f  index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.423     4.794    clk_IBUF_BUFG
    SLICE_X15Y72         FDCE                                         r  index_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            index_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.326ns  (logic 1.666ns (14.706%)  route 9.660ns (85.294%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.355     4.868    c1/reset_n_IBUF
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.152     5.020 f  c1/init_e_i_1/O
                         net (fo=747, routed)         6.306    11.326    c1_n_0
    SLICE_X14Y72         FDCE                                         f  index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.423     4.794    clk_IBUF_BUFG
    SLICE_X14Y72         FDCE                                         r  index_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            index_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.180ns  (logic 1.666ns (14.898%)  route 9.514ns (85.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.355     4.868    c1/reset_n_IBUF
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.152     5.020 f  c1/init_e_i_1/O
                         net (fo=747, routed)         6.160    11.180    c1_n_0
    SLICE_X14Y71         FDCE                                         f  index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.425     4.796    clk_IBUF_BUFG
    SLICE_X14Y71         FDCE                                         r  index_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            index_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.180ns  (logic 1.666ns (14.898%)  route 9.514ns (85.102%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.355     4.868    c1/reset_n_IBUF
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.152     5.020 f  c1/init_e_i_1/O
                         net (fo=747, routed)         6.160    11.180    c1_n_0
    SLICE_X14Y71         FDCE                                         f  index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.425     4.796    clk_IBUF_BUFG
    SLICE_X14Y71         FDCE                                         r  index_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            F_reg[13][10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.042ns  (logic 1.666ns (15.084%)  route 9.376ns (84.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.355     4.868    c1/reset_n_IBUF
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.152     5.020 f  c1/init_e_i_1/O
                         net (fo=747, routed)         6.022    11.042    c1_n_0
    SLICE_X15Y59         FDCE                                         f  F_reg[13][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.435     4.806    clk_IBUF_BUFG
    SLICE_X15Y59         FDCE                                         r  F_reg[13][10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            F_reg[13][7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.042ns  (logic 1.666ns (15.084%)  route 9.376ns (84.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.355     4.868    c1/reset_n_IBUF
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.152     5.020 f  c1/init_e_i_1/O
                         net (fo=747, routed)         6.022    11.042    c1_n_0
    SLICE_X15Y59         FDCE                                         f  F_reg[13][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.435     4.806    clk_IBUF_BUFG
    SLICE_X15Y59         FDCE                                         r  F_reg[13][7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            F_reg[9][10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.042ns  (logic 1.666ns (15.084%)  route 9.376ns (84.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.355     4.868    c1/reset_n_IBUF
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.152     5.020 f  c1/init_e_i_1/O
                         net (fo=747, routed)         6.022    11.042    c1_n_0
    SLICE_X14Y59         FDCE                                         f  F_reg[9][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.435     4.806    clk_IBUF_BUFG
    SLICE_X14Y59         FDCE                                         r  F_reg[9][10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            F_reg[9][11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.042ns  (logic 1.666ns (15.084%)  route 9.376ns (84.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.355     4.868    c1/reset_n_IBUF
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.152     5.020 f  c1/init_e_i_1/O
                         net (fo=747, routed)         6.022    11.042    c1_n_0
    SLICE_X14Y59         FDCE                                         f  F_reg[9][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.435     4.806    clk_IBUF_BUFG
    SLICE_X14Y59         FDCE                                         r  F_reg[9][11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            F_reg[9][7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.042ns  (logic 1.666ns (15.084%)  route 9.376ns (84.916%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.355     4.868    c1/reset_n_IBUF
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.152     5.020 f  c1/init_e_i_1/O
                         net (fo=747, routed)         6.022    11.042    c1_n_0
    SLICE_X14Y59         FDCE                                         f  F_reg[9][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.435     4.806    clk_IBUF_BUFG
    SLICE_X14Y59         FDCE                                         r  F_reg[9][7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_A_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.028ns  (logic 1.666ns (15.103%)  route 9.362ns (84.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.355     4.868    c1/reset_n_IBUF
    SLICE_X2Y77          LUT1 (Prop_lut1_I0_O)        0.152     5.020 f  c1/init_e_i_1/O
                         net (fo=747, routed)         6.008    11.028    c1_n_0
    SLICE_X10Y74         FDCE                                         f  row_A_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         1.421     4.792    clk_IBUF_BUFG
    SLICE_X10Y74         FDCE                                         r  row_A_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            d1/out_reg_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.304ns (19.889%)  route 1.226ns (80.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=36, routed)          1.226     1.530    d1/usr_btn_IBUF[0]
    SLICE_X1Y66          FDCE                                         r  d1/out_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.855     2.013    d1/clk_IBUF_BUFG
    SLICE_X1Y66          FDCE                                         r  d1/out_reg_rep/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            d1/out_reg_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.593ns  (logic 0.304ns (19.106%)  route 1.289ns (80.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=36, routed)          1.289     1.593    d1/usr_btn_IBUF[0]
    SLICE_X1Y65          FDCE                                         r  d1/out_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.855     2.014    d1/clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  d1/out_reg_rep__0/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            d1/out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.304ns (18.282%)  route 1.360ns (81.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=36, routed)          1.360     1.665    d1/usr_btn_IBUF[0]
    SLICE_X1Y64          FDCE                                         r  d1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.856     2.015    d1/clk_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  d1/out_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/lcd_initialized_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.749ns  (logic 0.326ns (18.647%)  route 1.423ns (81.353%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.423     1.704    lcd0/reset_n_IBUF
    SLICE_X2Y77          LUT4 (Prop_lut4_I3_O)        0.045     1.749 r  lcd0/lcd_initialized_i_1/O
                         net (fo=1, routed)           0.000     1.749    lcd0/lcd_initialized_i_1_n_0
    SLICE_X2Y77          FDRE                                         r  lcd0/lcd_initialized_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.849     2.007    lcd0/clk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  lcd0/lcd_initialized_reg/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            d1/timer_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.349ns (19.265%)  route 1.464ns (80.735%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=36, routed)          1.464     1.768    d1/usr_btn_IBUF[0]
    SLICE_X0Y63          LUT4 (Prop_lut4_I2_O)        0.045     1.813 r  d1/timer[30]_i_1/O
                         net (fo=1, routed)           0.000     1.813    d1/p_0_in[30]
    SLICE_X0Y63          FDCE                                         r  d1/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.856     2.015    d1/clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  d1/timer_reg[30]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            d1/timer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.816ns  (logic 0.352ns (19.398%)  route 1.464ns (80.602%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=36, routed)          1.464     1.768    d1/usr_btn_IBUF[0]
    SLICE_X0Y63          LUT4 (Prop_lut4_I2_O)        0.048     1.816 r  d1/timer[31]_i_1/O
                         net (fo=1, routed)           0.000     1.816    d1/p_0_in[31]
    SLICE_X0Y63          FDCE                                         r  d1/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.856     2.015    d1/clk_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  d1/timer_reg[31]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            d1/out_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.349ns (18.758%)  route 1.513ns (81.242%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=36, routed)          1.386     1.691    d1/usr_btn_IBUF[0]
    SLICE_X1Y64          LUT3 (Prop_lut3_I1_O)        0.045     1.736 r  d1/out_i_1/O
                         net (fo=3, routed)           0.127     1.862    d1/out_i_1_n_0
    SLICE_X1Y64          FDCE                                         r  d1/out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.856     2.015    d1/clk_IBUF_BUFG
    SLICE_X1Y64          FDCE                                         r  d1/out_reg/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            d1/timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.886ns  (logic 0.349ns (18.519%)  route 1.537ns (81.481%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=36, routed)          1.537     1.841    d1/usr_btn_IBUF[0]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.045     1.886 r  d1/timer[27]_i_1/O
                         net (fo=1, routed)           0.000     1.886    d1/p_0_in[27]
    SLICE_X0Y62          FDCE                                         r  d1/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.858     2.016    d1/clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  d1/timer_reg[27]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            d1/timer_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.890ns  (logic 0.353ns (18.692%)  route 1.537ns (81.308%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=36, routed)          1.537     1.841    d1/usr_btn_IBUF[0]
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.049     1.890 r  d1/timer[28]_i_1/O
                         net (fo=1, routed)           0.000     1.890    d1/p_0_in[28]
    SLICE_X0Y62          FDCE                                         r  d1/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.858     2.016    d1/clk_IBUF_BUFG
    SLICE_X0Y62          FDCE                                         r  d1/timer_reg[28]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            d1/out_reg_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.919ns  (logic 0.349ns (18.207%)  route 1.569ns (81.793%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=36, routed)          1.386     1.691    d1/usr_btn_IBUF[0]
    SLICE_X1Y64          LUT3 (Prop_lut3_I1_O)        0.045     1.736 r  d1/out_i_1/O
                         net (fo=3, routed)           0.183     1.919    d1/out_i_1_n_0
    SLICE_X1Y65          FDCE                                         r  d1/out_reg_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=781, routed)         0.855     2.014    d1/clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  d1/out_reg_rep__0/C





