# //  ModelSim SE-64 10.6c Jul 25 2017Linux 3.10.0-957.10.1.el7.x86_64
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -i -classdebug -msgmode both -do "set NoQuitOnFinish 1; do wave.do" optimized_debug_top_tb 
# Start time: 14:26:43 on Mar 24,2019
# Loading sv_std.std
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.wb_if(fast)
# Loading work.i2c_if_sv_unit(fast)
# Loading work.i2c_if(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.iicmb_m_wb(str)#1
# Loading work.wishbone(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.iicmb_pkg(body)
# Loading work.regblock(rtl)#1
# Loading work.iicmb_int_pkg(body)
# Loading work.iicmb_m(str)#1
# Loading work.mbyte(rtl)#1
# Loading work.mbit(rtl)#1
# Loading work.conditioner_mux(str)#1
# Loading work.conditioner(str)#1
# Loading work.filter(rtl)#1
# Loading work.bus_state(rtl)#1
# set NoQuitOnFinish 1
# 1
#  do wave.do
add wave -position insertpoint sim:/top/i2c_bus/*
run -all
# I2C_BUS WRITE Transfer:
# address =22
# operation is WRITE
# data ='{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31}
# 
# 
# I2C_BUS READ Transfer:
# address =22
# operation is READ
# data='{100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131}
# 
# 
# ** Note: $finish    : ../testbench/top.sv(314)
#    Time: 6016635 ns  Iteration: 0  Instance: /top
# 1
# Break in NamedBeginStat test_flow at ../testbench/top.sv line 314
# End time: 14:28:37 on Mar 24,2019, Elapsed time: 0:01:54
# Errors: 0, Warnings: 0
