# **Experiment 1 â€“ Structural Modeling of Y = (ab)' + cd'**

## **Aim**
To model and simulate the Boolean expression **Y = (ab)' + cd'** using structural Verilog.

---

## **Theory**
Structural modeling describes a circuit by connecting logic gates using wires.  
The given expression:

\[
Y = (ab)' + cd'
\]

is implemented using:
- AND gate â†’ ab  
- NOT gate â†’ (ab)'  
- NOT gate â†’ d'  
- AND gate â†’ cd'  
- OR gate â†’ final output


## Design Files
- ðŸ”— [Structural Verilog Model](structural_model.v)
- ðŸ”— [Behavioral Verilog Model](behavioral_model.v)
- ðŸ”— [Structural Testbench](testbench_struct.v)
- ðŸ”— [Behavioral Testbench](testbench_behav.v)

  ## **Observation**
- Truth table matches expected Boolean behavior.
- Output Y = 1 whenever (ab)' = 1 or cd' = 1.
