<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: mialpha.h Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>mialpha.h</h1><a href="../../d9/d8/axp64_2mialpha_8h.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">Copyright (c) 1990 Microsoft Corporation</span>
00004 <span class="comment">Copyright (c) 1992 Digital Equipment Corporation</span>
00005 <span class="comment"></span>
00006 <span class="comment">Module Name:</span>
00007 <span class="comment"></span>
00008 <span class="comment">    mialpha.h</span>
00009 <span class="comment"></span>
00010 <span class="comment">Abstract:</span>
00011 <span class="comment"></span>
00012 <span class="comment">    This module contains the private data structures and procedure</span>
00013 <span class="comment">    prototypes for the hardware dependent portion of the</span>
00014 <span class="comment">    memory management system.</span>
00015 <span class="comment"></span>
00016 <span class="comment">    It is specifically tailored for the DEC ALPHA architecture.</span>
00017 <span class="comment"></span>
00018 <span class="comment">Author:</span>
00019 <span class="comment">    Lou Perazzoli (loup) 12-Mar-1990</span>
00020 <span class="comment">    Joe Notarangelo  23-Apr-1992   ALPHA version</span>
00021 <span class="comment"></span>
00022 <span class="comment">Revision History:</span>
00023 <span class="comment"></span>
00024 <span class="comment">    Landy Wang (landyw) 02-June-1998 : Modifications for full 3-level 64-bit NT.</span>
00025 <span class="comment"></span>
00026 <span class="comment">--*/</span>
00027 
00028 <span class="comment">/*++</span>
00029 <span class="comment"></span>
00030 <span class="comment">    Virtual Memory Layout on the AXP64 is:</span>
00031 <span class="comment"></span>
00032 <span class="comment">                 +------------------------------------+</span>
00033 <span class="comment">0000000000000000 | User mode addresses - 4tb          |</span>
00034 <span class="comment">                 |                                    |</span>
00035 <span class="comment">000003FFFFFEFFFF |                                    | MM_HIGHEST_USER_ADDRESS</span>
00036 <span class="comment">                 +------------------------------------+</span>
00037 <span class="comment">000003FFFFFF0000 | 64k No Access Region               | MM_USER_PROBE_ADDRESS</span>
00038 <span class="comment">                 +------------------------------------+</span>
00039 <span class="comment"></span>
00040 <span class="comment">                 +------------------------------------+</span>
00041 <span class="comment">FFFFFC0000000000 | Start of System space and 2tb of   | MM_SYSTEM_RANGE_START</span>
00042 <span class="comment">                 | physically addressable memory.     |     KSEG43_BASE</span>
00043 <span class="comment">                 |                                    |</span>
00044 <span class="comment">                 +------------------------------------+</span>
00045 <span class="comment">FFFFFE0000000000 | 8gb three level page table map.    | PTE_BASE</span>
00046 <span class="comment">                 +------------------------------------+     KSEG43_LIMIT</span>
00047 <span class="comment">FFFFFE0200000000 | HyperSpace - working set lists     | HYPER_SPACE</span>
00048 <span class="comment">                 |  and per process memory management |</span>
00049 <span class="comment">                 |  structures mapped in this 8gb     |</span>
00050 <span class="comment">                 |  region.                           | HYPER_SPACE_END</span>
00051 <span class="comment">                 +------------------------------------+     MM_WORKING_SET_END</span>
00052 <span class="comment">FFFFFE0400000000 | win32k.sys                         |</span>
00053 <span class="comment">                 |                                    |</span>
00054 <span class="comment">                 | Non-Hydra configurations also have |</span>
00055 <span class="comment">                 | 48mb of system mapped views here.  |</span>
00056 <span class="comment">                 |                                    |</span>
00057 <span class="comment">                 | Hydra configurations have session  |</span>
00058 <span class="comment">                 | data structures here instead of    |</span>
00059 <span class="comment">                 | system mapped views.               |</span>
00060 <span class="comment">                 |                                    |</span>
00061 <span class="comment">                 | This is an 8gb region.             |</span>
00062 <span class="comment">                 +------------------------------------+</span>
00063 <span class="comment">FFFFFE0600000000 |   The system cache working set     | MM_SYSTEM_CACHE_WORKING_SET</span>
00064 <span class="comment">                                                        MM_SYSTEM_SPACE_START</span>
00065 <span class="comment">                 |   information resides in this 8gb  |</span>
00066 <span class="comment">                 |   region.                          |</span>
00067 <span class="comment">                 +------------------------------------+</span>
00068 <span class="comment">FFFFFE0800000000 | System cache resides here.         | MM_SYSTEM_CACHE_START</span>
00069 <span class="comment">                 |  Kernel mode access only.          |</span>
00070 <span class="comment">                 |  1tb.                              |</span>
00071 <span class="comment">                 |                                    | MM_SYSTEM_CACHE_END</span>
00072 <span class="comment">                 +------------------------------------+</span>
00073 <span class="comment">FFFFFF0800000000 | Start of paged system area.        | MM_PAGED_POOL_START</span>
00074 <span class="comment">                 |  Kernel mode access only.          |</span>
00075 <span class="comment">                 |  128gb.                            |</span>
00076 <span class="comment">                 +------------------------------------+</span>
00077 <span class="comment">                 |                                    |</span>
00078 <span class="comment">                                   .</span>
00079 <span class="comment">                                   .</span>
00080 <span class="comment"></span>
00081 <span class="comment">In general, the next two areas (system PTE pool and nonpaged pool) will both</span>
00082 <span class="comment">be shifted upwards to conserve a PPE...</span>
00083 <span class="comment"></span>
00084 <span class="comment">                                   .</span>
00085 <span class="comment">                                   .</span>
00086 <span class="comment">                 +------------------------------------+</span>
00087 <span class="comment">FFFFFF2800000000 | System PTE pool.                   | MM_LOWEST_NONPAGED_SYSTEM_START</span>
00088 <span class="comment">                 |  Kernel mode access only.          |</span>
00089 <span class="comment">                 |  128gb.                            |</span>
00090 <span class="comment">                 +------------------------------------+</span>
00091 <span class="comment">FFFFFF4800000000 | NonPaged pool.                     | MM_NON_PAGED_POOL_START</span>
00092 <span class="comment">                 |  Kernel mode access only.          |</span>
00093 <span class="comment">                 |  128gb.                            |</span>
00094 <span class="comment">                 |                                    |</span>
00095 <span class="comment">FFFFFF67FFFFFFFF |  NonPaged System area              | MM_NONPAGED_POOL_END</span>
00096 <span class="comment">                 +------------------------------------+</span>
00097 <span class="comment">                 |                                    |</span>
00098 <span class="comment">                                   .</span>
00099 <span class="comment">                                   .</span>
00100 <span class="comment">                                   .</span>
00101 <span class="comment">                 +------------------------------------+</span>
00102 <span class="comment">FFFFFFFF80000000 | The HAL, kernel, initial drivers,  | KSEG0_BASE</span>
00103 <span class="comment">                 | NLS data, and registry load in the |</span>
00104 <span class="comment">                 | first 16mb of this region which    |</span>
00105 <span class="comment">                 | physically addresses memory.       |</span>
00106 <span class="comment">                 |                                    |</span>
00107 <span class="comment">                 | Kernel mode access only.           |</span>
00108 <span class="comment">                 |                                    |</span>
00109 <span class="comment">                 | Initial NonPaged Pool is within    |</span>
00110 <span class="comment">                 | KSEG0                              |</span>
00111 <span class="comment">                 |                                    |</span>
00112 <span class="comment">                 +------------------------------------+</span>
00113 <span class="comment">FFFFFFFFC0000000 | Unused.                            | KSEG2_BASE</span>
00114 <span class="comment">                 |                                    |</span>
00115 <span class="comment">                 |                                    |</span>
00116 <span class="comment">                 |                                    |</span>
00117 <span class="comment">                 +------------------------------------+</span>
00118 <span class="comment">FFFFFFFFFC000000 | Hydra configurations only have     | MM_SYSTEM_VIEW_START</span>
00119 <span class="comment">                 | system mapped views here.          |</span>
00120 <span class="comment">                 | 48mb.                              |</span>
00121 <span class="comment">                 +------------------------------------+</span>
00122 <span class="comment">FFFFFFFFFF000000 | Shared system page                 | KI_USER_SHARED_DATA</span>
00123 <span class="comment">                 +------------------------------------+</span>
00124 <span class="comment">FFFFFFFFFF002000 | Reserved for the HAL.              |</span>
00125 <span class="comment">                 |                                    |</span>
00126 <span class="comment">                 |                                    |</span>
00127 <span class="comment">FFFFFFFFFFFFFFFF |                                    | MM_SYSTEM_SPACE_END</span>
00128 <span class="comment">                 +------------------------------------+</span>
00129 <span class="comment"></span>
00130 <span class="comment">--*/</span>
00131 
00132 <span class="comment">//</span>
00133 <span class="comment">// Define empty list marker.</span>
00134 <span class="comment">//</span>
00135 
<a name="l00136"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a0">00136</a> <span class="preprocessor">#define MM_EMPTY_LIST (-1)              //</span>
<a name="l00137"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a1">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_EMPTY_PTE_LIST 0xFFFFFFFFUI64 // N.B. tied to MMPTE definition</span>
00138 <span class="preprocessor"></span>
<a name="l00139"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a2">00139</a> <span class="preprocessor">#define MI_PTE_BASE_FOR_LOWEST_KERNEL_ADDRESS (MiGetPteAddress (PTE_BASE))</span>
00140 <span class="preprocessor"></span>
00141 <span class="comment">//</span>
00142 <span class="comment">// Define start of KSEG0.</span>
00143 <span class="comment">//</span>
00144 
<a name="l00145"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a3">00145</a> <span class="preprocessor">#define MM_KSEG0_BASE KSEG0_BASE        //</span>
00146 <span class="preprocessor"></span>
00147 <span class="comment">//</span>
00148 <span class="comment">// 43-Bit virtual address mask.</span>
00149 <span class="comment">//</span>
00150 
<a name="l00151"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a4">00151</a> <span class="preprocessor">#define MASK_43 0x7FFFFFFFFFFUI64       //</span>
00152 <span class="preprocessor"></span>
00153 <span class="comment">//</span>
00154 <span class="comment">// Top level page parent is the same for both kernel and user in AXP64.</span>
00155 <span class="comment">//</span>
00156 
<a name="l00157"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a5">00157</a> <span class="preprocessor">#define PDE_KTBASE  PDE_TBASE</span>
00158 <span class="preprocessor"></span>
00159 <span class="comment">//</span>
00160 <span class="comment">// Address space definitions.</span>
00161 <span class="comment">//</span>
00162 
<a name="l00163"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a6">00163</a> <span class="preprocessor">#define PDE_TOP 0xFFFFFE01FFFFFFFFUI64</span>
00164 <span class="preprocessor"></span>
<a name="l00165"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a7">00165</a> <span class="preprocessor">#define MM_PAGES_IN_KSEG0 (ULONG)(((KSEG2_BASE - KSEG0_BASE) &gt;&gt; PAGE_SHIFT))</span>
00166 <span class="preprocessor"></span>
<a name="l00167"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a8">00167</a> <span class="preprocessor">#define MM_USER_ADDRESS_RANGE_LIMIT    0xFFFFFFFFFFFFFFFF // user address range limit</span>
<a name="l00168"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a9">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_MAXIMUM_ZERO_BITS 53         // maximum number of zero bits</span>
00169 <span class="preprocessor"></span>
<a name="l00170"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a10">00170</a> <span class="preprocessor">#define MM_SYSTEM_SPACE_START 0xFFFFFE0600000000UI64</span>
00171 <span class="preprocessor"></span>
<a name="l00172"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a11">00172</a> <span class="preprocessor">#define MM_SYSTEM_CACHE_START 0xFFFFFE0800000000UI64</span>
00173 <span class="preprocessor"></span>
<a name="l00174"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a12">00174</a> <span class="preprocessor">#define MM_SYSTEM_CACHE_END   0xFFFFFF0800000000UI64</span>
00175 <span class="preprocessor"></span>
<a name="l00176"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a13">00176</a> <span class="preprocessor">#define MM_MAXIMUM_SYSTEM_CACHE_SIZE \</span>
00177 <span class="preprocessor">    ((MM_SYSTEM_CACHE_END - MM_SYSTEM_CACHE_START) &gt;&gt; PAGE_SHIFT)</span>
00178 <span class="preprocessor"></span>
<a name="l00179"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a14">00179</a> <span class="preprocessor">#define MM_SYSTEM_CACHE_WORKING_SET 0xFFFFFE0600000000UI64</span>
00180 <span class="preprocessor"></span>
00181 <span class="comment">//</span>
00182 <span class="comment">// Define area for mapping views into system space.</span>
00183 <span class="comment">//</span>
00184 
<a name="l00185"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a15">00185</a> <span class="preprocessor">#define MM_SESSION_SPACE_DEFAULT 0xFFFFFE0400000000UI64</span>
00186 <span class="preprocessor"></span>
<a name="l00187"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a16">00187</a> <span class="preprocessor">#define MM_SYSTEM_VIEW_START MM_SESSION_SPACE_DEFAULT</span>
00188 <span class="preprocessor"></span>
<a name="l00189"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a17">00189</a> <span class="preprocessor">#define MM_SYSTEM_VIEW_START_IF_HYDRA (KI_USER_SHARED_DATA - MM_SYSTEM_VIEW_SIZE)</span>
00190 <span class="preprocessor"></span>
<a name="l00191"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a18">00191</a> <span class="preprocessor">#define MM_SYSTEM_VIEW_SIZE (48 * 1024 * 1024)</span>
00192 <span class="preprocessor"></span>
<a name="l00193"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a19">00193</a> <span class="preprocessor">#define MM_SYSTEM_VIEW_SIZE_IF_HYDRA MM_SYSTEM_VIEW_SIZE</span>
00194 <span class="preprocessor"></span>
<a name="l00195"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a20">00195</a> <span class="preprocessor">#define MM_PAGED_POOL_START ((PVOID)0xFFFFFF0800000000)</span>
00196 <span class="preprocessor"></span>
<a name="l00197"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a21">00197</a> <span class="preprocessor">#define MM_LOWEST_NONPAGED_SYSTEM_START ((PVOID)0xFFFFFF2800000000)</span>
00198 <span class="preprocessor"></span>
<a name="l00199"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a22">00199</a> <span class="preprocessor">#define MM_NONPAGED_POOL_END ((PVOID)(0xFFFFFF6800000000 - (16 * PAGE_SIZE)))</span>
00200 <span class="preprocessor"></span>
<a name="l00201"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a23">00201</a> <span class="preprocessor">#define NON_PAGED_SYSTEM_END ((PVOID)0xFFFFFFFFFFFFFFF0)  //quadword aligned.</span>
00202 <span class="preprocessor"></span>
<a name="l00203"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a24">00203</a> <span class="preprocessor">#define MM_SYSTEM_SPACE_END 0xFFFFFFFFFFFFFFFFUI64</span>
00204 <span class="preprocessor"></span>
00205 <span class="comment">//</span>
00206 <span class="comment">// Define absolute minimum and maximum count for system PTEs.</span>
00207 <span class="comment">//</span>
00208 
<a name="l00209"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a25">00209</a> <span class="preprocessor">#define MM_MINIMUM_SYSTEM_PTES 5000</span>
<a name="l00210"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a26">00210</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_MAXIMUM_SYSTEM_PTES (16*1024*1024)</span>
<a name="l00211"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a27">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_DEFAULT_SYSTEM_PTES 11000</span>
00212 <span class="preprocessor"></span>
00213 <span class="comment">//</span>
00214 <span class="comment">// Pool limits.</span>
00215 <span class="comment">//</span>
00216 <span class="comment">// The maximum amount of nonpaged pool that can be initially created.</span>
00217 <span class="comment">//</span>
00218 
<a name="l00219"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a28">00219</a> <span class="preprocessor">#define MM_MAX_INITIAL_NONPAGED_POOL (96 * 1024 * 1024)</span>
00220 <span class="preprocessor"></span>
00221 <span class="comment">//</span>
00222 <span class="comment">// The total amount of nonpaged pool.</span>
00223 <span class="comment">//</span>
00224 
<a name="l00225"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a29">00225</a> <span class="preprocessor">#define MM_MAX_ADDITIONAL_NONPAGED_POOL (((SIZE_T)128 * 1024 * 1024 * 1024) - 16)</span>
00226 <span class="preprocessor"></span>
00227 <span class="comment">//</span>
00228 <span class="comment">// The maximum amount of paged pool that can be created.</span>
00229 <span class="comment">//</span>
00230 
<a name="l00231"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a30">00231</a> <span class="preprocessor">#define MM_MAX_PAGED_POOL ((SIZE_T)128 * 1024 * 1024 * 1024)</span>
00232 <span class="preprocessor"></span>
00233 <span class="comment">//</span>
00234 <span class="comment">// Define the maximum default for pool (user specified 0 in registry).</span>
00235 <span class="comment">//</span>
00236 
<a name="l00237"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a31">00237</a> <span class="preprocessor">#define MM_MAX_DEFAULT_NONPAGED_POOL ((SIZE_T)8 * 1024 * 1024 * 1024)</span>
00238 <span class="preprocessor"></span>
00239 <span class="comment">//</span>
00240 <span class="comment">// Granularity Hint definitions.</span>
00241 <span class="comment">//</span>
00242 
00243 <span class="comment">//</span>
00244 <span class="comment">// Granularity Hint = 3, page size = 8**3 * PAGE_SIZE</span>
00245 <span class="comment">//</span>
00246 
<a name="l00247"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a32">00247</a> <span class="preprocessor">#define GH3 (3)</span>
<a name="l00248"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a33">00248</a> <span class="preprocessor"></span><span class="preprocessor">#define GH3_PAGE_SIZE  (PAGE_SIZE &lt;&lt; 9)</span>
00249 <span class="preprocessor"></span>
00250 <span class="comment">//</span>
00251 <span class="comment">// Granularity Hint = 2, page size = 8**2 * PAGE_SIZE</span>
00252 <span class="comment">//</span>
00253 
<a name="l00254"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a34">00254</a> <span class="preprocessor">#define GH2 (2)</span>
<a name="l00255"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a35">00255</a> <span class="preprocessor"></span><span class="preprocessor">#define GH2_PAGE_SIZE  (PAGE_SIZE &lt;&lt; 6)</span>
00256 <span class="preprocessor"></span>
00257 <span class="comment">//</span>
00258 <span class="comment">// Granularity Hint = 1, page size = 8**1 * PAGE_SIZE</span>
00259 <span class="comment">//</span>
00260 
<a name="l00261"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a36">00261</a> <span class="preprocessor">#define GH1 (1)</span>
<a name="l00262"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a37">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define GH1_PAGE_SIZE  (PAGE_SIZE &lt;&lt; 3)</span>
00263 <span class="preprocessor"></span>
00264 <span class="comment">//</span>
00265 <span class="comment">// Granularity Hint = 0, page size = PAGE_SIZE</span>
00266 <span class="comment">//</span>
00267 
<a name="l00268"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a38">00268</a> <span class="preprocessor">#define GH0 (0)</span>
<a name="l00269"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a39">00269</a> <span class="preprocessor"></span><span class="preprocessor">#define GH0_PAGE_SIZE  PAGE_SIZE</span>
00270 <span class="preprocessor"></span>
00271 
00272 <span class="comment">//</span>
00273 <span class="comment">// Physical memory size and boundary constants.</span>
00274 <span class="comment">//</span>
00275 
<a name="l00276"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a40">00276</a> <span class="preprocessor">#define __1GB (0x40000000)</span>
00277 <span class="preprocessor"></span>
00278 <span class="comment">//</span>
00279 <span class="comment">// PAGE_SIZE for ALPHA (at least current implementation) is 8k</span>
00280 <span class="comment">// PAGE_SHIFT bytes for an offset leaves 19</span>
00281 <span class="comment">//</span>
00282 
<a name="l00283"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a41">00283</a> <span class="preprocessor">#define MM_VIRTUAL_PAGE_FILLER (13 - 12)</span>
<a name="l00284"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a42">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_VIRTUAL_PAGE_SIZE (43 - 13)</span>
00285 <span class="preprocessor"></span>
00286 
<a name="l00287"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a43">00287</a> <span class="preprocessor">#define MM_PROTO_PTE_ALIGNMENT ((ULONG)MM_MAXIMUM_NUMBER_OF_COLORS * (ULONG)PAGE_SIZE)</span>
00288 <span class="preprocessor"></span>
00289 <span class="comment">//</span>
00290 <span class="comment">// Define maximum number of paging files</span>
00291 <span class="comment">//</span>
00292 
<a name="l00293"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a44">00293</a> <span class="preprocessor">#define MAX_PAGE_FILES (8)</span>
00294 <span class="preprocessor"></span>
00295 <span class="comment">//</span>
00296 <span class="comment">// Define the address bits mapped by one PPE entry.</span>
00297 <span class="comment">//</span>
00298 
<a name="l00299"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a45">00299</a> <span class="preprocessor">#define PAGE_PARENT_MASK 0x1FFFFFFFFUI64</span>
00300 <span class="preprocessor"></span>
<a name="l00301"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a46">00301</a> <span class="preprocessor">#define MM_VA_MAPPED_BY_PPE (0x200000000UI64)</span>
00302 <span class="preprocessor"></span>
00303 <span class="comment">//</span>
00304 <span class="comment">// Define the address bits mapped by PPE and PDE entries.</span>
00305 <span class="comment">//</span>
00306 <span class="comment">// A PPE entry maps 10+10+13 = 33 bits of address space.</span>
00307 <span class="comment">// A PDE entry maps 10+13 = 23 bits of address space.</span>
00308 <span class="comment">//</span>
00309 
<a name="l00310"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a47">00310</a> <span class="preprocessor">#define PAGE_DIRECTORY1_MASK 0x1FFFFFFFFUI64</span>
<a name="l00311"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a48">00311</a> <span class="preprocessor"></span><span class="preprocessor">#define PAGE_DIRECTORY2_MASK 0x7FFFFFUI64</span>
00312 <span class="preprocessor"></span>
<a name="l00313"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a49">00313</a> <span class="preprocessor">#define MM_VA_MAPPED_BY_PDE (0x800000)</span>
00314 <span class="preprocessor"></span>
<a name="l00315"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a50">00315</a> <span class="preprocessor">#define LOWEST_IO_ADDRESS (0)</span>
00316 <span class="preprocessor"></span>
<a name="l00317"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a51">00317</a> <span class="preprocessor">#define PTE_SHIFT (3)</span>
00318 <span class="preprocessor"></span>
00319 <span class="comment">//</span>
00320 <span class="comment">// Number of physical address bits, maximum for ALPHA architecture = 48.</span>
00321 <span class="comment">//</span>
00322 
<a name="l00323"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a52">00323</a> <span class="preprocessor">#define PHYSICAL_ADDRESS_BITS (48)</span>
00324 <span class="preprocessor"></span>
<a name="l00325"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a53">00325</a> <span class="preprocessor">#define MM_MAXIMUM_NUMBER_OF_COLORS 1</span>
00326 <span class="preprocessor"></span>
00327 <span class="comment">//</span>
00328 <span class="comment">// Alpha does not require support for colored pages.</span>
00329 <span class="comment">//</span>
00330 
<a name="l00331"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a54">00331</a> <span class="preprocessor">#define MM_NUMBER_OF_COLORS (1)</span>
00332 <span class="preprocessor"></span>
00333 <span class="comment">//</span>
00334 <span class="comment">// Mask for obtaining color from a physical page number.</span>
00335 <span class="comment">//</span>
00336 
<a name="l00337"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a55">00337</a> <span class="preprocessor">#define MM_COLOR_MASK (0)</span>
00338 <span class="preprocessor"></span>
00339 <span class="comment">//</span>
00340 <span class="comment">// Boundary for aligned pages of like color upon.</span>
00341 <span class="comment">//</span>
00342 
<a name="l00343"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a56">00343</a> <span class="preprocessor">#define MM_COLOR_ALIGNMENT (0)</span>
00344 <span class="preprocessor"></span>
00345 <span class="comment">//</span>
00346 <span class="comment">// Mask for isolating color from virtual address.</span>
00347 <span class="comment">//</span>
00348 
<a name="l00349"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a57">00349</a> <span class="preprocessor">#define MM_COLOR_MASK_VIRTUAL (0)</span>
00350 <span class="preprocessor"></span>
00351 <span class="comment">//</span>
00352 <span class="comment">//  Define 1mb worth of secondary colors.</span>
00353 <span class="comment">//</span>
00354 
<a name="l00355"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a58">00355</a> <span class="preprocessor">#define MM_SECONDARY_COLORS_DEFAULT ((1024 * 1024) &gt;&gt; PAGE_SHIFT)</span>
00356 <span class="preprocessor"></span>
<a name="l00357"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a59">00357</a> <span class="preprocessor">#define MM_SECONDARY_COLORS_MIN (2)</span>
00358 <span class="preprocessor"></span>
<a name="l00359"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a60">00359</a> <span class="preprocessor">#define MM_SECONDARY_COLORS_MAX (2048)</span>
00360 <span class="preprocessor"></span>
00361 <span class="comment">//</span>
00362 <span class="comment">// Mask for isolating secondary color from physical page number;</span>
00363 <span class="comment">//</span>
00364 
<a name="l00365"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a198">00365</a> <span class="keyword">extern</span> ULONG <a class="code" href="../../d4/d2/datalpha_8c.html#a22">MmSecondaryColorMask</a>;
00366 
00367 <span class="comment">//</span>
00368 <span class="comment">// Hyper space definitions.</span>
00369 <span class="comment">//</span>
00370 <span class="comment">// Hyper space consists of a single top level page directory parent entry</span>
00371 <span class="comment">// that maps a series of PDE/PTEs that can be used for temporary per process</span>
00372 <span class="comment">// mapping and the working set list.</span>
00373 <span class="comment">//</span>
00374 
<a name="l00375"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a61">00375</a> <span class="preprocessor">#define HYPER_SPACE     ((PVOID)0xFFFFFE0200000000)</span>
00376 <span class="preprocessor"></span>
<a name="l00377"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a62">00377</a> <span class="preprocessor">#define FIRST_MAPPING_PTE       0xFFFFFE0200000000UI64</span>
00378 <span class="preprocessor"></span>
<a name="l00379"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a63">00379</a> <span class="preprocessor">#define NUMBER_OF_MAPPING_PTES 639              // LWFIX</span>
00380 <span class="preprocessor"></span>
<a name="l00381"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a64">00381</a> <span class="preprocessor">#define LAST_MAPPING_PTE   \</span>
00382 <span class="preprocessor">    (FIRST_MAPPING_PTE + (NUMBER_OF_MAPPING_PTES * PAGE_SIZE))</span>
00383 <span class="preprocessor"></span>
<a name="l00384"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a65">00384</a> <span class="preprocessor">#define IMAGE_MAPPING_PTE ((PMMPTE)((ULONG_PTR)LAST_MAPPING_PTE + PAGE_SIZE))</span>
00385 <span class="preprocessor"></span>
<a name="l00386"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a66">00386</a> <span class="preprocessor">#define ZEROING_PAGE_PTE ((PMMPTE)((ULONG_PTR)IMAGE_MAPPING_PTE + PAGE_SIZE))</span>
00387 <span class="preprocessor"></span>
<a name="l00388"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a67">00388</a> <span class="preprocessor">#define WORKING_SET_LIST ((PVOID)((ULONG_PTR)ZEROING_PAGE_PTE + PAGE_SIZE))</span>
00389 <span class="preprocessor"></span>
<a name="l00390"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a68">00390</a> <span class="preprocessor">#define MM_MAXIMUM_WORKING_SET \</span>
00391 <span class="preprocessor">    ((((ULONG_PTR)4 * 1024 * 1024 * 1024 * 1024) - (64 * 1024 * 1024)) &gt;&gt; PAGE_SHIFT) //4Tb-64Mb</span>
00392 <span class="preprocessor"></span>
<a name="l00393"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a69">00393</a> <span class="preprocessor">#define HYPER_SPACE_END 0xFFFFFE03FFFFFFFFUI64</span>
00394 <span class="preprocessor"></span>
<a name="l00395"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a70">00395</a> <span class="preprocessor">#define MM_WORKING_SET_END 0xFFFFFE0400000000UI64</span>
00396 <span class="preprocessor"></span>
00397 <span class="comment">//</span>
00398 <span class="comment">// Define PTE mask bits.</span>
00399 <span class="comment">//</span>
00400 <span class="comment">// These definitions are derived from the hardware PTE format and from the</span>
00401 <span class="comment">// software PTE formats. They are defined as masks to avoid the cost of</span>
00402 <span class="comment">// shifting and masking to insert and extract these fields.</span>
00403 <span class="comment">//</span>
00404 
<a name="l00405"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a71">00405</a> <span class="preprocessor">#define MM_PTE_VALID_MASK         0x1105 // kernel read-write, fault-on-write, valid</span>
<a name="l00406"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a72">00406</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_PROTOTYPE_MASK     0x2   // not valid and prototype</span>
<a name="l00407"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a73">00407</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_DIRTY_MASK         0x4   // fault on write</span>
<a name="l00408"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a74">00408</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_TRANSITION_MASK    0x4   // not valid and transition</span>
<a name="l00409"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a75">00409</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_GLOBAL_MASK        0x10  // global</span>
<a name="l00410"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a76">00410</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_WRITE_MASK         0x10000 // software write</span>
<a name="l00411"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a77">00411</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_COPY_ON_WRITE_MASK 0x20000 // software copy-on-write</span>
<a name="l00412"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a78">00412</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_OWNER_MASK         0x2200 // user read-write</span>
00413 <span class="preprocessor"></span>
00414 <span class="comment">//</span>
00415 <span class="comment">// Bit fields to or into PTE to make a PTE valid based on the protection</span>
00416 <span class="comment">// field of the invalid PTE.</span>
00417 <span class="comment">//</span>
00418 
<a name="l00419"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a79">00419</a> <span class="preprocessor">#define MM_PTE_NOACCESS          0x0    // not expressable on ALPHA</span>
<a name="l00420"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a80">00420</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_READONLY          0x4    // fault on write</span>
<a name="l00421"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a81">00421</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_READWRITE         (MM_PTE_WRITE_MASK) // software write enable</span>
<a name="l00422"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a82">00422</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_WRITECOPY         (MM_PTE_WRITE_MASK | MM_PTE_COPY_ON_WRITE_MASK) //</span>
<a name="l00423"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a83">00423</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_EXECUTE           0x4    // fault on write</span>
<a name="l00424"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a84">00424</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_EXECUTE_READ      0x4    // fault on write</span>
<a name="l00425"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a85">00425</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_EXECUTE_READWRITE (MM_PTE_WRITE_MASK) // software write enable</span>
<a name="l00426"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a86">00426</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_EXECUTE_WRITECOPY (MM_PTE_WRITE_MASK | MM_PTE_COPY_ON_WRITE_MASK) //</span>
<a name="l00427"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a87">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_NOCACHE           0x0    // not expressable on ALPHA</span>
<a name="l00428"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a88">00428</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_GUARD             0x0    // not expressable on ALPHA</span>
<a name="l00429"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a89">00429</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_CACHE             0x0    //</span>
00430 <span class="preprocessor"></span>
<a name="l00431"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a90">00431</a> <span class="preprocessor">#define MM_PROTECT_FIELD_SHIFT 3</span>
00432 <span class="preprocessor"></span>
00433 <span class="comment">//</span>
00434 <span class="comment">// Bits available for the software working set index within the hardware PTE.</span>
00435 <span class="comment">//</span>
00436 
<a name="l00437"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a91">00437</a> <span class="preprocessor">#define MI_MAXIMUM_PTE_WORKING_SET_INDEX (1 &lt;&lt; _HARDWARE_PTE_WORKING_SET_BITS)</span>
00438 <span class="preprocessor"></span>
00439 <span class="comment">//</span>
00440 <span class="comment">// Zero PTE</span>
00441 <span class="comment">//</span>
00442 
<a name="l00443"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a92">00443</a> <span class="preprocessor">#define MM_ZERO_PTE 0</span>
00444 <span class="preprocessor"></span>
00445 <span class="comment">//</span>
00446 <span class="comment">// Zero Kernel PTE</span>
00447 <span class="comment">//</span>
00448 
<a name="l00449"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a93">00449</a> <span class="preprocessor">#define MM_ZERO_KERNEL_PTE 0</span>
00450 <span class="preprocessor"></span>
00451 <span class="comment">//</span>
00452 <span class="comment">// A demand zero PTE with a protection or PAGE_READWRITE.</span>
00453 <span class="comment">//</span>
00454 
<a name="l00455"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a94">00455</a> <span class="preprocessor">#define MM_DEMAND_ZERO_WRITE_PTE (MM_READWRITE &lt;&lt; MM_PROTECT_FIELD_SHIFT)</span>
00456 <span class="preprocessor"></span>
00457 <span class="comment">//</span>
00458 <span class="comment">// A demand zero PTE with a protection or PAGE_READWRITE for system space.</span>
00459 <span class="comment">//</span>
00460 
<a name="l00461"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a95">00461</a> <span class="preprocessor">#define MM_KERNEL_DEMAND_ZERO_PTE (MM_READWRITE &lt;&lt; MM_PROTECT_FIELD_SHIFT)</span>
00462 <span class="preprocessor"></span>
00463 <span class="comment">//</span>
00464 <span class="comment">// A no access PTE for system space.</span>
00465 <span class="comment">//</span>
00466 
<a name="l00467"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a96">00467</a> <span class="preprocessor">#define MM_KERNEL_NOACCESS_PTE (MM_NOACCESS &lt;&lt; MM_PROTECT_FIELD_SHIFT)</span>
00468 <span class="preprocessor"></span>
00469 <span class="comment">//</span>
00470 <span class="comment">// Dirty bit definitions for clean and dirty.</span>
00471 <span class="comment">//</span>
00472 
<a name="l00473"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a97">00473</a> <span class="preprocessor">#define MM_PTE_CLEAN 1</span>
<a name="l00474"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a98">00474</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_PTE_DIRTY 0</span>
00475 <span class="preprocessor"></span>
00476 <span class="comment">//</span>
00477 <span class="comment">// Kernel stack alignment requirements.</span>
00478 <span class="comment">//</span>
00479 
<a name="l00480"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a99">00480</a> <span class="preprocessor">#define MM_STACK_ALIGNMENT 0x0</span>
<a name="l00481"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a100">00481</a> <span class="preprocessor"></span><span class="preprocessor">#define MM_STACK_OFFSET 0x0</span>
00482 <span class="preprocessor"></span>
00483 <span class="comment">//</span>
00484 <span class="comment">// System process definitions</span>
00485 <span class="comment">//</span>
00486 
<a name="l00487"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a101">00487</a> <span class="preprocessor">#define PDE_PER_PAGE 1024</span>
<a name="l00488"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a102">00488</a> <span class="preprocessor"></span><span class="preprocessor">#define PTE_PER_PAGE 1024</span>
<a name="l00489"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a103">00489</a> <span class="preprocessor"></span><span class="preprocessor">#define PTE_PER_PAGE_BITS 11    // This handles the case where the page is full</span>
00490 <span class="preprocessor"></span>
00491 <span class="preprocessor">#if PTE_PER_PAGE_BITS &gt; 32</span>
00492 <span class="preprocessor"></span>error - too many bits to fit into <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html">MMPTE_SOFTWARE</a> or <a class="code" href="../../d4/d3/struct__MMPFN.html">MMPFN</a>.u1
00493 <span class="preprocessor">#endif</span>
00494 <span class="preprocessor"></span>
00495 <span class="comment">//</span>
00496 <span class="comment">// Number of page table pages for user addresses.</span>
00497 <span class="comment">//</span>
00498 
<a name="l00499"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a104">00499</a> <span class="preprocessor">#define MM_USER_PAGE_TABLE_PAGES 1024</span>
00500 <span class="preprocessor"></span>
00501 <span class="comment">//++</span>
00502 <span class="comment">//VOID</span>
00503 <span class="comment">//MI_MAKE_VALID_PTE (</span>
00504 <span class="comment">//    OUT OUTPTE,</span>
00505 <span class="comment">//    IN FRAME,</span>
00506 <span class="comment">//    IN PMASK,</span>
00507 <span class="comment">//    IN PPTE</span>
00508 <span class="comment">//    );</span>
00509 <span class="comment">//</span>
00510 <span class="comment">// Routine Description:</span>
00511 <span class="comment">//</span>
00512 <span class="comment">//    This macro makes a valid PTE from a page frame number, protection</span>
00513 <span class="comment">//    mask, and owner.</span>
00514 <span class="comment">//</span>
00515 <span class="comment">// Arguments</span>
00516 <span class="comment">//</span>
00517 <span class="comment">//    OUTPTE - Supplies the PTE in which to build the transition PTE.</span>
00518 <span class="comment">//</span>
00519 <span class="comment">//    FRAME - Supplies the page frame number for the PTE.</span>
00520 <span class="comment">//</span>
00521 <span class="comment">//    PMASK - Supplies the protection to set in the transition PTE.</span>
00522 <span class="comment">//</span>
00523 <span class="comment">//    PPTE - Supplies a pointer to the PTE which is being made valid.</span>
00524 <span class="comment">//           For prototype PTEs NULL should be specified.</span>
00525 <span class="comment">//</span>
00526 <span class="comment">// Return Value:</span>
00527 <span class="comment">//</span>
00528 <span class="comment">//     None.</span>
00529 <span class="comment">//</span>
00530 <span class="comment">//--</span>
00531 
<a name="l00532"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a105">00532</a> <span class="preprocessor">#define MI_MAKE_VALID_PTE(OUTPTE, FRAME, PMASK, PPTE) {             \</span>
00533 <span class="preprocessor">    (OUTPTE).u.Long = MmProtectToPteMask[PMASK] | MM_PTE_VALID_MASK; \</span>
00534 <span class="preprocessor">    (OUTPTE).u.Hard.PageFrameNumber = (FRAME);                      \</span>
00535 <span class="preprocessor">    if (MI_DETERMINE_OWNER(PPTE)) {                                 \</span>
00536 <span class="preprocessor">        (OUTPTE).u.Long |= MM_PTE_OWNER_MASK;                       \</span>
00537 <span class="preprocessor">    }                                                               \</span>
00538 <span class="preprocessor">    if (((PMMPTE)PPTE) &gt;= MiGetPteAddress(MM_SYSTEM_SPACE_START)) { \</span>
00539 <span class="preprocessor">        (OUTPTE).u.Hard.Global = 1;                                 \</span>
00540 <span class="preprocessor">    }                                                               \</span>
00541 <span class="preprocessor">}</span>
00542 <span class="preprocessor"></span>
00543 <span class="comment">//++</span>
00544 <span class="comment">//VOID</span>
00545 <span class="comment">//MI_MAKE_VALID_PTE_TRANSITION (</span>
00546 <span class="comment">//    IN OUT OUTPTE</span>
00547 <span class="comment">//    IN PROTECT</span>
00548 <span class="comment">//    );</span>
00549 <span class="comment">//</span>
00550 <span class="comment">// Routine Description:</span>
00551 <span class="comment">//</span>
00552 <span class="comment">//    This macro takes a valid pte and turns it into a transition PTE.</span>
00553 <span class="comment">//</span>
00554 <span class="comment">// Arguments</span>
00555 <span class="comment">//</span>
00556 <span class="comment">//    OUTPTE - Supplies the current valid PTE.  This PTE is then</span>
00557 <span class="comment">//             modified to become a transition PTE.</span>
00558 <span class="comment">//</span>
00559 <span class="comment">//    PROTECT - Supplies the protection to set in the transition PTE.</span>
00560 <span class="comment">//</span>
00561 <span class="comment">// Return Value:</span>
00562 <span class="comment">//</span>
00563 <span class="comment">//     None.</span>
00564 <span class="comment">//</span>
00565 <span class="comment">//--</span>
00566 
<a name="l00567"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a106">00567</a> <span class="preprocessor">#define MI_MAKE_VALID_PTE_TRANSITION(OUTPTE, PROTECT)     \</span>
00568 <span class="preprocessor">                (OUTPTE).u.Soft.Transition = 1;           \</span>
00569 <span class="preprocessor">                (OUTPTE).u.Soft.Valid = 0;                \</span>
00570 <span class="preprocessor">                (OUTPTE).u.Soft.Prototype = 0;            \</span>
00571 <span class="preprocessor">                (OUTPTE).u.Soft.Protection = PROTECT;</span>
00572 <span class="preprocessor"></span>
00573 <span class="comment">//++</span>
00574 <span class="comment">//VOID</span>
00575 <span class="comment">//MI_MAKE_TRANSITION_PTE (</span>
00576 <span class="comment">//    OUT OUTPTE,</span>
00577 <span class="comment">//    IN PAGE,</span>
00578 <span class="comment">//    IN PROTECT,</span>
00579 <span class="comment">//    IN PPTE</span>
00580 <span class="comment">//    );</span>
00581 <span class="comment">//</span>
00582 <span class="comment">// Routine Description:</span>
00583 <span class="comment">//</span>
00584 <span class="comment">//    This macro takes a valid pte and turns it into a transition PTE.</span>
00585 <span class="comment">//</span>
00586 <span class="comment">// Arguments</span>
00587 <span class="comment">//</span>
00588 <span class="comment">//    OUTPTE - Supplies the PTE in which to build the transition PTE.</span>
00589 <span class="comment">//</span>
00590 <span class="comment">//    PAGE - Supplies the page frame number for the PTE.</span>
00591 <span class="comment">//</span>
00592 <span class="comment">//    PROTECT - Supplies the protection to set in the transition PTE.</span>
00593 <span class="comment">//</span>
00594 <span class="comment">//    PPTE - Supplies a pointer to the PTE, this is used to determine</span>
00595 <span class="comment">//           the owner of the PTE.</span>
00596 <span class="comment">//</span>
00597 <span class="comment">// Return Value:</span>
00598 <span class="comment">//</span>
00599 <span class="comment">//     None.</span>
00600 <span class="comment">//</span>
00601 <span class="comment">//--</span>
00602 
<a name="l00603"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a107">00603</a> <span class="preprocessor">#define MI_MAKE_TRANSITION_PTE(OUTPTE,PAGE,PROTECT,PPTE)   \</span>
00604 <span class="preprocessor">                (OUTPTE).u.Long = 0;                       \</span>
00605 <span class="preprocessor">                (OUTPTE).u.Trans.PageFrameNumber = PAGE;   \</span>
00606 <span class="preprocessor">                (OUTPTE).u.Trans.Transition = 1;           \</span>
00607 <span class="preprocessor">                (OUTPTE).u.Trans.Protection = PROTECT;</span>
00608 <span class="preprocessor"></span>
00609 <span class="comment">//++</span>
00610 <span class="comment">//VOID</span>
00611 <span class="comment">//MI_MAKE_TRANSITION_PTE_VALID (</span>
00612 <span class="comment">//    OUT OUTPTE,</span>
00613 <span class="comment">//    IN PPTE</span>
00614 <span class="comment">//    );</span>
00615 <span class="comment">//</span>
00616 <span class="comment">// Routine Description:</span>
00617 <span class="comment">//</span>
00618 <span class="comment">//    This macro takes a transition pte and makes it a valid PTE.</span>
00619 <span class="comment">//</span>
00620 <span class="comment">// Arguments</span>
00621 <span class="comment">//</span>
00622 <span class="comment">//    OUTPTE - Supplies the PTE in which to build the valid PTE.</span>
00623 <span class="comment">//</span>
00624 <span class="comment">//    PPTE - Supplies a pointer to the transition PTE.</span>
00625 <span class="comment">//</span>
00626 <span class="comment">// Return Value:</span>
00627 <span class="comment">//</span>
00628 <span class="comment">//     None.</span>
00629 <span class="comment">//</span>
00630 <span class="comment">//--</span>
00631 
<a name="l00632"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a108">00632</a> <span class="preprocessor">#define MI_MAKE_TRANSITION_PTE_VALID(OUTPTE, PPTE) {                \</span>
00633 <span class="preprocessor">    (OUTPTE).u.Long = MmProtectToPteMask[(PPTE)-&gt;u.Trans.Protection] | MM_PTE_VALID_MASK; \</span>
00634 <span class="preprocessor">    (OUTPTE).u.Hard.PageFrameNumber = (PPTE)-&gt;u.Hard.PageFrameNumber; \</span>
00635 <span class="preprocessor">    if (MI_DETERMINE_OWNER(PPTE)) {                                 \</span>
00636 <span class="preprocessor">        (OUTPTE).u.Long |= MM_PTE_OWNER_MASK;                       \</span>
00637 <span class="preprocessor">    }                                                               \</span>
00638 <span class="preprocessor">    if (((PMMPTE)PPTE) &gt;= MiGetPteAddress(MM_SYSTEM_SPACE_START)) { \</span>
00639 <span class="preprocessor">        (OUTPTE).u.Hard.Global = 1;                                 \</span>
00640 <span class="preprocessor">    }                                                               \</span>
00641 <span class="preprocessor">}</span>
00642 <span class="preprocessor"></span>
00643 <span class="comment">//++</span>
00644 <span class="comment">//VOID</span>
00645 <span class="comment">//MI_SET_PTE_IN_WORKING_SET (</span>
00646 <span class="comment">//    OUT PMMPTE PTE,</span>
00647 <span class="comment">//    IN ULONG WSINDEX</span>
00648 <span class="comment">//    );</span>
00649 <span class="comment">//</span>
00650 <span class="comment">// Routine Description:</span>
00651 <span class="comment">//</span>
00652 <span class="comment">//    This macro inserts the specified working set index into the argument PTE.</span>
00653 <span class="comment">//</span>
00654 <span class="comment">//    No TB invalidation is needed for other processors (or this one) even</span>
00655 <span class="comment">//    though the entry may already be in a TB - it's just a software field</span>
00656 <span class="comment">//    update and doesn't affect miss resolution.</span>
00657 <span class="comment">//</span>
00658 <span class="comment">// Arguments</span>
00659 <span class="comment">//</span>
00660 <span class="comment">//    OUTPTE - Supplies the PTE in which to insert the working set index.</span>
00661 <span class="comment">//</span>
00662 <span class="comment">//    WSINDEX - Supplies the working set index for the PTE.</span>
00663 <span class="comment">//</span>
00664 <span class="comment">// Return Value:</span>
00665 <span class="comment">//</span>
00666 <span class="comment">//     None.</span>
00667 <span class="comment">//</span>
00668 <span class="comment">//--</span>
00669 
<a name="l00670"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a109">00670</a> <span class="preprocessor">#define MI_SET_PTE_IN_WORKING_SET(PTE, WSINDEX) {             \</span>
00671 <span class="preprocessor">    MMPTE _TempPte;                                           \</span>
00672 <span class="preprocessor">    _TempPte = *(PTE);                                        \</span>
00673 <span class="preprocessor">    _TempPte.u.Hard.SoftwareWsIndex = (WSINDEX);              \</span>
00674 <span class="preprocessor">    ASSERT (_TempPte.u.Long != 0);                            \</span>
00675 <span class="preprocessor">    *(PTE) = _TempPte;                                        \</span>
00676 <span class="preprocessor">}</span>
00677 <span class="preprocessor"></span>
00678 <span class="comment">//++</span>
00679 <span class="comment">//ULONG WsIndex</span>
00680 <span class="comment">//MI_GET_WORKING_SET_FROM_PTE(</span>
00681 <span class="comment">//    IN PMMPTE PTE</span>
00682 <span class="comment">//    );</span>
00683 <span class="comment">//</span>
00684 <span class="comment">// Routine Description:</span>
00685 <span class="comment">//</span>
00686 <span class="comment">//    This macro returns the working set index from the argument PTE.</span>
00687 <span class="comment">//</span>
00688 <span class="comment">// Arguments</span>
00689 <span class="comment">//</span>
00690 <span class="comment">//    PTE - Supplies the PTE to extract the working set index from.</span>
00691 <span class="comment">//</span>
00692 <span class="comment">// Return Value:</span>
00693 <span class="comment">//</span>
00694 <span class="comment">//    This macro returns the working set index for the argument PTE.</span>
00695 <span class="comment">//</span>
00696 <span class="comment">//--</span>
00697 
<a name="l00698"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a110">00698</a> <span class="preprocessor">#define MI_GET_WORKING_SET_FROM_PTE(PTE)  (ULONG)(PTE)-&gt;u.Hard.SoftwareWsIndex</span>
00699 <span class="preprocessor"></span>
00700 <span class="comment">//++</span>
00701 <span class="comment">//VOID</span>
00702 <span class="comment">//MI_SET_PTE_WRITE_COMBINE (</span>
00703 <span class="comment">//    IN MMPTE PTE</span>
00704 <span class="comment">//    );</span>
00705 <span class="comment">//</span>
00706 <span class="comment">// Routine Description:</span>
00707 <span class="comment">//</span>
00708 <span class="comment">//    This macro sets the write combined bit(s) in the specified PTE.</span>
00709 <span class="comment">//</span>
00710 <span class="comment">// Arguments</span>
00711 <span class="comment">//</span>
00712 <span class="comment">//    PTE - Supplies the PTE to set dirty.</span>
00713 <span class="comment">//</span>
00714 <span class="comment">// Return Value:</span>
00715 <span class="comment">//</span>
00716 <span class="comment">//     None.</span>
00717 <span class="comment">//</span>
00718 <span class="comment">//--</span>
00719 
<a name="l00720"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a111">00720</a> <span class="preprocessor">#define MI_SET_PTE_WRITE_COMBINE(PTE)  // fixfix - to be done</span>
00721 <span class="preprocessor"></span>
00722 <span class="comment">//++</span>
00723 <span class="comment">//VOID</span>
00724 <span class="comment">//MI_SET_PTE_DIRTY (</span>
00725 <span class="comment">//    IN MMPTE PTE</span>
00726 <span class="comment">//    );</span>
00727 <span class="comment">//</span>
00728 <span class="comment">// Routine Description:</span>
00729 <span class="comment">//</span>
00730 <span class="comment">//    This macro sets the dirty bit(s) in the specified PTE.</span>
00731 <span class="comment">//</span>
00732 <span class="comment">// Arguments</span>
00733 <span class="comment">//</span>
00734 <span class="comment">//    PTE - Supplies the PTE to set dirty.</span>
00735 <span class="comment">//</span>
00736 <span class="comment">// Return Value:</span>
00737 <span class="comment">//</span>
00738 <span class="comment">//     None.</span>
00739 <span class="comment">//</span>
00740 <span class="comment">//--</span>
00741 
<a name="l00742"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a112">00742</a> <span class="preprocessor">#define MI_SET_PTE_DIRTY(PTE) (PTE).u.Hard.FaultOnWrite = MM_PTE_DIRTY</span>
00743 <span class="preprocessor"></span>
00744 <span class="comment">//++</span>
00745 <span class="comment">//VOID</span>
00746 <span class="comment">//MI_SET_PTE_CLEAN (</span>
00747 <span class="comment">//    IN MMPTE PTE</span>
00748 <span class="comment">//    );</span>
00749 <span class="comment">//</span>
00750 <span class="comment">// Routine Description:</span>
00751 <span class="comment">//</span>
00752 <span class="comment">//    This macro clears the dirty bit(s) in the specified PTE.</span>
00753 <span class="comment">//</span>
00754 <span class="comment">// Arguments</span>
00755 <span class="comment">//</span>
00756 <span class="comment">//    PTE - Supplies the PTE to set clear.</span>
00757 <span class="comment">//</span>
00758 <span class="comment">// Return Value:</span>
00759 <span class="comment">//</span>
00760 <span class="comment">//     None.</span>
00761 <span class="comment">//</span>
00762 <span class="comment">//--</span>
00763 
<a name="l00764"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a113">00764</a> <span class="preprocessor">#define MI_SET_PTE_CLEAN(PTE) (PTE).u.Hard.FaultOnWrite = MM_PTE_CLEAN</span>
00765 <span class="preprocessor"></span>
00766 <span class="comment">//++</span>
00767 <span class="comment">//VOID</span>
00768 <span class="comment">//MI_IS_PTE_DIRTY (</span>
00769 <span class="comment">//    IN MMPTE PTE</span>
00770 <span class="comment">//    );</span>
00771 <span class="comment">//</span>
00772 <span class="comment">// Routine Description:</span>
00773 <span class="comment">//</span>
00774 <span class="comment">//    This macro checks the dirty bit(s) in the specified PTE.</span>
00775 <span class="comment">//</span>
00776 <span class="comment">// Arguments</span>
00777 <span class="comment">//</span>
00778 <span class="comment">//    PTE - Supplies the PTE to check.</span>
00779 <span class="comment">//</span>
00780 <span class="comment">// Return Value:</span>
00781 <span class="comment">//</span>
00782 <span class="comment">//    TRUE if the page is dirty (modified), FALSE otherwise.</span>
00783 <span class="comment">//</span>
00784 <span class="comment">//--</span>
00785 
<a name="l00786"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a114">00786</a> <span class="preprocessor">#define MI_IS_PTE_DIRTY(PTE) ((PTE).u.Hard.FaultOnWrite != MM_PTE_CLEAN)</span>
00787 <span class="preprocessor"></span>
00788 <span class="comment">//++</span>
00789 <span class="comment">// VOID</span>
00790 <span class="comment">// MI_SET_GLOBAL_BIT_IF_SYSTEM (</span>
00791 <span class="comment">//     OUT OUTPTE,</span>
00792 <span class="comment">//     IN PPTE</span>
00793 <span class="comment">//     );</span>
00794 <span class="comment">//</span>
00795 <span class="comment">// Routine Description:</span>
00796 <span class="comment">//</span>
00797 <span class="comment">//    This macro sets the global bit if the pointer PTE is within</span>
00798 <span class="comment">//    system space.</span>
00799 <span class="comment">//</span>
00800 <span class="comment">// Arguments</span>
00801 <span class="comment">//</span>
00802 <span class="comment">//    OUTPTE - Supplies the PTE in which to build the valid PTE.</span>
00803 <span class="comment">//</span>
00804 <span class="comment">//    PPTE - Supplies a pointer to the PTE becoming valid.</span>
00805 <span class="comment">//</span>
00806 <span class="comment">// Return Value:</span>
00807 <span class="comment">//</span>
00808 <span class="comment">//    None.</span>
00809 <span class="comment">//</span>
00810 <span class="comment">//--</span>
00811 
<a name="l00812"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a115">00812</a> <span class="preprocessor">#define MI_SET_GLOBAL_BIT_IF_SYSTEM(OUTPTE, PPTE)</span>
00813 <span class="preprocessor"></span>
00814 <span class="comment">//++</span>
00815 <span class="comment">// VOID</span>
00816 <span class="comment">// MI_SET_GLOBAL_STATE (</span>
00817 <span class="comment">//     IN MMPTE PTE,</span>
00818 <span class="comment">//     IN ULONG STATE</span>
00819 <span class="comment">//     );</span>
00820 <span class="comment">//</span>
00821 <span class="comment">// Routine Description:</span>
00822 <span class="comment">//</span>
00823 <span class="comment">//    This macro sets the global bit in the PTE.</span>
00824 <span class="comment">//</span>
00825 <span class="comment">// Arguments</span>
00826 <span class="comment">//</span>
00827 <span class="comment">//    PTE - Supplies the PTE to set global state into.</span>
00828 <span class="comment">//</span>
00829 <span class="comment">// Return Value:</span>
00830 <span class="comment">//</span>
00831 <span class="comment">//    None.</span>
00832 <span class="comment">//</span>
00833 <span class="comment">//--</span>
00834 
<a name="l00835"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a116">00835</a> <span class="preprocessor">#define MI_SET_GLOBAL_STATE(PTE, STATE) (PTE).u.Hard.Global = STATE;</span>
00836 <span class="preprocessor"></span>
00837 <span class="comment">//++</span>
00838 <span class="comment">// VOID</span>
00839 <span class="comment">// MI_ENABLE_CACHING (</span>
00840 <span class="comment">//     IN MMPTE PTE</span>
00841 <span class="comment">//     );</span>
00842 <span class="comment">//</span>
00843 <span class="comment">// Routine Description:</span>
00844 <span class="comment">//</span>
00845 <span class="comment">//    This macro takes a valid PTE and sets the caching state to be</span>
00846 <span class="comment">//    enabled.</span>
00847 <span class="comment">//</span>
00848 <span class="comment">// Arguments</span>
00849 <span class="comment">//</span>
00850 <span class="comment">//    PTE - Supplies a valid PTE.</span>
00851 <span class="comment">//</span>
00852 <span class="comment">// Return Value:</span>
00853 <span class="comment">//</span>
00854 <span class="comment">//     None.</span>
00855 <span class="comment">//</span>
00856 <span class="comment">//--</span>
00857 
<a name="l00858"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a117">00858</a> <span class="preprocessor">#define MI_ENABLE_CACHING(PTE)</span>
00859 <span class="preprocessor"></span>
00860 <span class="comment">//++</span>
00861 <span class="comment">// VOID</span>
00862 <span class="comment">// MI_DISABLE_CACHING (</span>
00863 <span class="comment">//     IN MMPTE PTE</span>
00864 <span class="comment">//     );</span>
00865 <span class="comment">//</span>
00866 <span class="comment">// Routine Description:</span>
00867 <span class="comment">//</span>
00868 <span class="comment">//    This macro takes a valid PTE and sets the caching state to be</span>
00869 <span class="comment">//    disabled.</span>
00870 <span class="comment">//</span>
00871 <span class="comment">//    N.B. This function performs no operation on Alpha. Caching is</span>
00872 <span class="comment">//         never disabled.</span>
00873 <span class="comment">//</span>
00874 <span class="comment">// Arguments</span>
00875 <span class="comment">//</span>
00876 <span class="comment">//    PTE - Supplies a valid PTE.</span>
00877 <span class="comment">//</span>
00878 <span class="comment">// Return Value:</span>
00879 <span class="comment">//</span>
00880 <span class="comment">//    None.</span>
00881 <span class="comment">//</span>
00882 <span class="comment">//--</span>
00883 
<a name="l00884"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a118">00884</a> <span class="preprocessor">#define MI_DISABLE_CACHING(PTE)</span>
00885 <span class="preprocessor"></span>
00886 <span class="comment">//++</span>
00887 <span class="comment">// BOOLEAN</span>
00888 <span class="comment">// MI_IS_CACHING_DISABLED (</span>
00889 <span class="comment">//     IN PMMPTE PPTE</span>
00890 <span class="comment">//     );</span>
00891 <span class="comment">//</span>
00892 <span class="comment">// Routine Description:</span>
00893 <span class="comment">//</span>
00894 <span class="comment">//    This macro takes a valid PTE and returns TRUE if caching is</span>
00895 <span class="comment">//    disabled.</span>
00896 <span class="comment">//</span>
00897 <span class="comment">//    N.B. This function always return FALSE for alpha.</span>
00898 <span class="comment">//</span>
00899 <span class="comment">// Arguments</span>
00900 <span class="comment">//</span>
00901 <span class="comment">//    PPTE - Supplies a pointer to the valid PTE.</span>
00902 <span class="comment">//</span>
00903 <span class="comment">// Return Value:</span>
00904 <span class="comment">//</span>
00905 <span class="comment">//    FALSE.</span>
00906 <span class="comment">//</span>
00907 <span class="comment">//--</span>
00908 
<a name="l00909"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a119">00909</a> <span class="preprocessor">#define MI_IS_CACHING_DISABLED(PPTE) FALSE</span>
00910 <span class="preprocessor"></span>
00911 <span class="comment">//++</span>
00912 <span class="comment">// VOID</span>
00913 <span class="comment">// MI_SET_PFN_DELETED (</span>
00914 <span class="comment">//     IN PMMPFN PPFN</span>
00915 <span class="comment">//     );</span>
00916 <span class="comment">//</span>
00917 <span class="comment">// Routine Description:</span>
00918 <span class="comment">//</span>
00919 <span class="comment">//    This macro takes a pointer to a PFN element and indicates that</span>
00920 <span class="comment">//    the PFN is no longer in use.</span>
00921 <span class="comment">//</span>
00922 <span class="comment">// Arguments</span>
00923 <span class="comment">//</span>
00924 <span class="comment">//    PPTE - Supplies a pointer to the PFN element.</span>
00925 <span class="comment">//</span>
00926 <span class="comment">// Return Value:</span>
00927 <span class="comment">//</span>
00928 <span class="comment">//    none.</span>
00929 <span class="comment">//</span>
00930 <span class="comment">//--</span>
00931 
<a name="l00932"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a120">00932</a> <span class="preprocessor">#define MI_SET_PFN_DELETED(PPFN) \</span>
00933 <span class="preprocessor">    (((ULONG_PTR)(PPFN)-&gt;PteAddress) = ((((ULONG_PTR)(PPFN)-&gt;PteAddress) &lt;&lt; 1) &gt;&gt; 1))</span>
00934 <span class="preprocessor"></span>
00935 <span class="comment">//++</span>
00936 <span class="comment">//BOOLEAN</span>
00937 <span class="comment">//MI_IS_PFN_DELETED (</span>
00938 <span class="comment">//    IN PMMPFN PPFN</span>
00939 <span class="comment">//    );</span>
00940 <span class="comment">//</span>
00941 <span class="comment">// Routine Description:</span>
00942 <span class="comment">//</span>
00943 <span class="comment">//    This macro takes a pointer to a PFN element and determines if</span>
00944 <span class="comment">//    the PFN is no longer in use.</span>
00945 <span class="comment">//</span>
00946 <span class="comment">// Arguments</span>
00947 <span class="comment">//</span>
00948 <span class="comment">//    PPTE - Supplies a pointer to the PFN element.</span>
00949 <span class="comment">//</span>
00950 <span class="comment">// Return Value:</span>
00951 <span class="comment">//</span>
00952 <span class="comment">//     TRUE if PFN is no longer used, FALSE if it is still being used.</span>
00953 <span class="comment">//</span>
00954 <span class="comment">//--</span>
00955 
<a name="l00956"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a121">00956</a> <span class="preprocessor">#define MI_IS_PFN_DELETED(PPFN) \</span>
00957 <span class="preprocessor">    ((((ULONG_PTR)(PPFN)-&gt;PteAddress) &gt;&gt; 63) == 0)</span>
00958 <span class="preprocessor"></span>
00959 <span class="comment">//++</span>
00960 <span class="comment">// VOID</span>
00961 <span class="comment">// MI_CHECK_PAGE_ALIGNMENT (</span>
00962 <span class="comment">//    IN ULONG PAGE,</span>
00963 <span class="comment">//    IN ULONG COLOR</span>
00964 <span class="comment">//    );</span>
00965 <span class="comment">//</span>
00966 <span class="comment">// Routine Description:</span>
00967 <span class="comment">//</span>
00968 <span class="comment">//    This macro takes a PFN element number (Page) and checks to see</span>
00969 <span class="comment">//    if the virtual alignment for the previous address of the page</span>
00970 <span class="comment">//    is compatible with the new address of the page.  If they are</span>
00971 <span class="comment">//    not compatible, the D cache is flushed.</span>
00972 <span class="comment">//</span>
00973 <span class="comment">// Arguments</span>
00974 <span class="comment">//</span>
00975 <span class="comment">//    PAGE - Supplies the PFN element.</span>
00976 <span class="comment">//    COLOR - Supplies the new page color of the page.</span>
00977 <span class="comment">//</span>
00978 <span class="comment">// Return Value:</span>
00979 <span class="comment">//</span>
00980 <span class="comment">//    none.</span>
00981 <span class="comment">//</span>
00982 <span class="comment">//--</span>
00983 
<a name="l00984"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a122">00984</a> <span class="preprocessor">#define MI_CHECK_PAGE_ALIGNMENT(PAGE, COLOR)</span>
00985 <span class="preprocessor"></span>
00986 <span class="comment">//++</span>
00987 <span class="comment">//VOID</span>
00988 <span class="comment">//MI_INITIALIZE_HYPERSPACE_MAP (</span>
00989 <span class="comment">//    VOID</span>
00990 <span class="comment">//    );</span>
00991 <span class="comment">//</span>
00992 <span class="comment">// Routine Description:</span>
00993 <span class="comment">//</span>
00994 <span class="comment">//    This macro initializes the PTEs reserved for double mapping within</span>
00995 <span class="comment">//    hyperspace.</span>
00996 <span class="comment">//</span>
00997 <span class="comment">// Arguments</span>
00998 <span class="comment">//</span>
00999 <span class="comment">//    None.</span>
01000 <span class="comment">//</span>
01001 <span class="comment">// Return Value:</span>
01002 <span class="comment">//</span>
01003 <span class="comment">//    None.</span>
01004 <span class="comment">//</span>
01005 <span class="comment">//--</span>
01006 
<a name="l01007"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a123">01007</a> <span class="preprocessor">#define MI_INITIALIZE_HYPERSPACE_MAP(HYPER_PAGE)</span>
01008 <span class="preprocessor"></span>
01009 <span class="comment">//++</span>
01010 <span class="comment">//ULONG</span>
01011 <span class="comment">//MI_GET_PAGE_COLOR_FROM_PTE (</span>
01012 <span class="comment">//    IN PMMPTE PTEADDRESS</span>
01013 <span class="comment">//    );</span>
01014 <span class="comment">//</span>
01015 <span class="comment">// Routine Description:</span>
01016 <span class="comment">//</span>
01017 <span class="comment">//    This macro determines the pages color based on the PTE address</span>
01018 <span class="comment">//    that maps the page.</span>
01019 <span class="comment">//</span>
01020 <span class="comment">// Arguments</span>
01021 <span class="comment">//</span>
01022 <span class="comment">//    PTEADDRESS - Supplies the PTE address the page is (or was) mapped at.</span>
01023 <span class="comment">//</span>
01024 <span class="comment">// Return Value:</span>
01025 <span class="comment">//</span>
01026 <span class="comment">//    The page's color.</span>
01027 <span class="comment">//</span>
01028 <span class="comment">//--</span>
01029 
<a name="l01030"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a124">01030</a> <span class="preprocessor">#define MI_GET_PAGE_COLOR_FROM_PTE(PTEADDRESS)  \</span>
01031 <span class="preprocessor">         ((ULONG)((MmSystemPageColor++) &amp; MmSecondaryColorMask))</span>
01032 <span class="preprocessor"></span>
01033 <span class="comment">//++</span>
01034 <span class="comment">//ULONG</span>
01035 <span class="comment">//MI_GET_PAGE_COLOR_FROM_VA (</span>
01036 <span class="comment">//    IN PVOID ADDRESS</span>
01037 <span class="comment">//    );</span>
01038 <span class="comment">//</span>
01039 <span class="comment">// Routine Description:</span>
01040 <span class="comment">//</span>
01041 <span class="comment">//    This macro determines the pages color based on the PTE address</span>
01042 <span class="comment">//    that maps the page.</span>
01043 <span class="comment">//</span>
01044 <span class="comment">// Arguments</span>
01045 <span class="comment">//</span>
01046 <span class="comment">//    ADDRESS - Supplies the address the page is (or was) mapped at.</span>
01047 <span class="comment">//</span>
01048 <span class="comment">// Return Value:</span>
01049 <span class="comment">//</span>
01050 <span class="comment">//    The pages color.</span>
01051 <span class="comment">//</span>
01052 <span class="comment">//--</span>
01053 
<a name="l01054"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a125">01054</a> <span class="preprocessor">#define MI_GET_PAGE_COLOR_FROM_VA(ADDRESS)  \</span>
01055 <span class="preprocessor">         ((ULONG)((MmSystemPageColor++) &amp; MmSecondaryColorMask))</span>
01056 <span class="preprocessor"></span>
01057 <span class="comment">//++</span>
01058 <span class="comment">//ULONG</span>
01059 <span class="comment">//MI_GET_PAGE_COLOR_FROM_SESSION (</span>
01060 <span class="comment">//    IN PMM_SESSION_SPACE SessionSpace</span>
01061 <span class="comment">//    );</span>
01062 <span class="comment">//</span>
01063 <span class="comment">// Routine Description:</span>
01064 <span class="comment">//</span>
01065 <span class="comment">//    This macro determines the page's color based on the PTE address</span>
01066 <span class="comment">//    that maps the page.</span>
01067 <span class="comment">//</span>
01068 <span class="comment">// Arguments</span>
01069 <span class="comment">//</span>
01070 <span class="comment">//    SessionSpace - Supplies the session space the page will be mapped into.</span>
01071 <span class="comment">//</span>
01072 <span class="comment">// Return Value:</span>
01073 <span class="comment">//</span>
01074 <span class="comment">//    The page's color.</span>
01075 <span class="comment">//</span>
01076 <span class="comment">//--</span>
01077 
01078 
<a name="l01079"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a126">01079</a> <span class="preprocessor">#define MI_GET_PAGE_COLOR_FROM_SESSION(_SessionSpace)  \</span>
01080 <span class="preprocessor">         ((ULONG)((_SessionSpace-&gt;Color++) &amp; MmSecondaryColorMask))</span>
01081 <span class="preprocessor"></span>
01082 <span class="comment">//++</span>
01083 <span class="comment">//ULONG</span>
01084 <span class="comment">//MI_PAGE_COLOR_PTE_PROCESS (</span>
01085 <span class="comment">//    IN PCHAR COLOR,</span>
01086 <span class="comment">//    IN PMMPTE PTE</span>
01087 <span class="comment">//    );</span>
01088 <span class="comment">//</span>
01089 <span class="comment">// Routine Description:</span>
01090 <span class="comment">//</span>
01091 <span class="comment">//    This macro determines the pages color based on the PTE address</span>
01092 <span class="comment">//    that maps the page.</span>
01093 <span class="comment">//</span>
01094 <span class="comment">// Arguments</span>
01095 <span class="comment">//</span>
01096 <span class="comment">//</span>
01097 <span class="comment">// Return Value:</span>
01098 <span class="comment">//</span>
01099 <span class="comment">//    The pages color.</span>
01100 <span class="comment">//</span>
01101 <span class="comment">//--</span>
01102 
01103 
<a name="l01104"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a127">01104</a> <span class="preprocessor">#define MI_PAGE_COLOR_PTE_PROCESS(PTE,COLOR)  \</span>
01105 <span class="preprocessor">         ((ULONG)((*(COLOR))++) &amp; MmSecondaryColorMask)</span>
01106 <span class="preprocessor"></span>
01107 <span class="comment">//++</span>
01108 <span class="comment">//ULONG</span>
01109 <span class="comment">//MI_PAGE_COLOR_VA_PROCESS (</span>
01110 <span class="comment">//    IN PVOID ADDRESS,</span>
01111 <span class="comment">//    IN PEPROCESS COLOR</span>
01112 <span class="comment">//    );</span>
01113 <span class="comment">//</span>
01114 <span class="comment">// Routine Description:</span>
01115 <span class="comment">//</span>
01116 <span class="comment">//    This macro determines the pages color based on the PTE address</span>
01117 <span class="comment">//    that maps the page.</span>
01118 <span class="comment">//</span>
01119 <span class="comment">// Arguments</span>
01120 <span class="comment">//</span>
01121 <span class="comment">//    ADDRESS - Supplies the address the page is (or was) mapped at.</span>
01122 <span class="comment">//</span>
01123 <span class="comment">// Return Value:</span>
01124 <span class="comment">//</span>
01125 <span class="comment">//    The pages color.</span>
01126 <span class="comment">//</span>
01127 <span class="comment">//--</span>
01128 
<a name="l01129"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a128">01129</a> <span class="preprocessor">#define MI_PAGE_COLOR_VA_PROCESS(ADDRESS,COLOR) \</span>
01130 <span class="preprocessor">         ((ULONG)((*(COLOR))++) &amp; MmSecondaryColorMask)</span>
01131 <span class="preprocessor"></span>
01132 <span class="comment">//++</span>
01133 <span class="comment">//ULONG</span>
01134 <span class="comment">//MI_GET_NEXT_COLOR (</span>
01135 <span class="comment">//    IN ULONG COLOR</span>
01136 <span class="comment">//    );</span>
01137 <span class="comment">//</span>
01138 <span class="comment">// Routine Description:</span>
01139 <span class="comment">//</span>
01140 <span class="comment">//    This macro returns the next color in the sequence.</span>
01141 <span class="comment">//</span>
01142 <span class="comment">// Arguments</span>
01143 <span class="comment">//</span>
01144 <span class="comment">//    COLOR - Supplies the color to return the next of.</span>
01145 <span class="comment">//</span>
01146 <span class="comment">// Return Value:</span>
01147 <span class="comment">//</span>
01148 <span class="comment">//    Next color in sequence.</span>
01149 <span class="comment">//</span>
01150 <span class="comment">//--</span>
01151 
<a name="l01152"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a129">01152</a> <span class="preprocessor">#define MI_GET_NEXT_COLOR(COLOR) ((COLOR+1) &amp; MM_COLOR_MASK)</span>
01153 <span class="preprocessor"></span>
01154 <span class="comment">//++</span>
01155 <span class="comment">//ULONG</span>
01156 <span class="comment">//MI_GET_PREVIOUS_COLOR (</span>
01157 <span class="comment">//    IN ULONG COLOR</span>
01158 <span class="comment">//    );</span>
01159 <span class="comment">//</span>
01160 <span class="comment">// Routine Description:</span>
01161 <span class="comment">//</span>
01162 <span class="comment">//    This macro returns the previous color in the sequence.</span>
01163 <span class="comment">//</span>
01164 <span class="comment">// Arguments</span>
01165 <span class="comment">//</span>
01166 <span class="comment">//    COLOR - Supplies the color to return the previous of.</span>
01167 <span class="comment">//</span>
01168 <span class="comment">// Return Value:</span>
01169 <span class="comment">//</span>
01170 <span class="comment">//    Previous color in sequence.</span>
01171 <span class="comment">//</span>
01172 <span class="comment">//--</span>
01173 
<a name="l01174"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a130">01174</a> <span class="preprocessor">#define MI_GET_PREVIOUS_COLOR(COLOR) ((COLOR-1) &amp; MM_COLOR_MASK)</span>
01175 <span class="preprocessor"></span>
<a name="l01176"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a131">01176</a> <span class="preprocessor">#define MI_GET_SECONDARY_COLOR(PAGE,PFN) ((ULONG)(PAGE &amp; MmSecondaryColorMask))</span>
01177 <span class="preprocessor"></span>
<a name="l01178"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a132">01178</a> <span class="preprocessor">#define MI_GET_COLOR_FROM_SECONDARY(SECONDARY_COLOR) (0)</span>
01179 <span class="preprocessor"></span>
01180 <span class="comment">//++</span>
01181 <span class="comment">//VOID</span>
01182 <span class="comment">//MI_GET_MODIFIED_PAGE_BY_COLOR (</span>
01183 <span class="comment">//    OUT ULONG PAGE,</span>
01184 <span class="comment">//    IN ULONG COLOR</span>
01185 <span class="comment">//    );</span>
01186 <span class="comment">//</span>
01187 <span class="comment">// Routine Description:</span>
01188 <span class="comment">//</span>
01189 <span class="comment">//    This macro returns the first page destined fro a paging</span>
01190 <span class="comment">//    file with the desired color.  It does NOT remove the page</span>
01191 <span class="comment">//    from its list.</span>
01192 <span class="comment">//</span>
01193 <span class="comment">// Arguments</span>
01194 <span class="comment">//</span>
01195 <span class="comment">//    PAGE - Returns the page located, the value MM_EMPTY_LIST is</span>
01196 <span class="comment">//           returned if there is no page of the specified color.</span>
01197 <span class="comment">//</span>
01198 <span class="comment">//    COLOR - Supplies the color of page to locate.</span>
01199 <span class="comment">//</span>
01200 <span class="comment">// Return Value:</span>
01201 <span class="comment">//</span>
01202 <span class="comment">//    None.</span>
01203 <span class="comment">//</span>
01204 <span class="comment">//--</span>
01205 
<a name="l01206"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a133">01206</a> <span class="preprocessor">#define MI_GET_MODIFIED_PAGE_BY_COLOR(PAGE,COLOR) \</span>
01207 <span class="preprocessor">            PAGE = MmModifiedPageListByColor[COLOR].Flink</span>
01208 <span class="preprocessor"></span>
01209 <span class="comment">//++</span>
01210 <span class="comment">//VOID</span>
01211 <span class="comment">//MI_GET_MODIFIED_PAGE_ANY_COLOR (</span>
01212 <span class="comment">//    OUT ULONG PAGE,</span>
01213 <span class="comment">//    IN OUT ULONG COLOR</span>
01214 <span class="comment">//    );</span>
01215 <span class="comment">//</span>
01216 <span class="comment">// Routine Description:</span>
01217 <span class="comment">//</span>
01218 <span class="comment">//    This macro returns the first page destined for a paging</span>
01219 <span class="comment">//    file with the desired color.  If not page of the desired</span>
01220 <span class="comment">//    color exists, all colored lists are searched for a page.</span>
01221 <span class="comment">//    It does NOT remove the page from its list.</span>
01222 <span class="comment">//</span>
01223 <span class="comment">// Arguments</span>
01224 <span class="comment">//</span>
01225 <span class="comment">//    PAGE - Returns the page located, the value MM_EMPTY_LIST is</span>
01226 <span class="comment">//           returned if there  is no page of the specified color.</span>
01227 <span class="comment">//</span>
01228 <span class="comment">//    COLOR - Supplies the color of the page to locate and returns the</span>
01229 <span class="comment">//            color of the page located.</span>
01230 <span class="comment">//</span>
01231 <span class="comment">// Return Value:</span>
01232 <span class="comment">//</span>
01233 <span class="comment">//    None.</span>
01234 <span class="comment">//</span>
01235 <span class="comment">//--</span>
01236 
<a name="l01237"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a134">01237</a> <span class="preprocessor">#define MI_GET_MODIFIED_PAGE_ANY_COLOR(PAGE,COLOR)                        \</span>
01238 <span class="preprocessor">{                                                                         \</span>
01239 <span class="preprocessor">    if( MmTotalPagesForPagingFile == 0 ){                                 \</span>
01240 <span class="preprocessor">        PAGE = MM_EMPTY_LIST;                                             \</span>
01241 <span class="preprocessor">    } else {                                                              \</span>
01242 <span class="preprocessor">        while( MmModifiedPageListByColor[COLOR].Flink == MM_EMPTY_LIST ){ \</span>
01243 <span class="preprocessor">            COLOR = MI_GET_NEXT_COLOR(COLOR);                             \</span>
01244 <span class="preprocessor">        }                                                                 \</span>
01245 <span class="preprocessor">        PAGE = MmModifiedPageListByColor[COLOR].Flink;                    \</span>
01246 <span class="preprocessor">    }                                                                     \</span>
01247 <span class="preprocessor">}</span>
01248 <span class="preprocessor"></span>
01249 <span class="comment">//++</span>
01250 <span class="comment">//VOID</span>
01251 <span class="comment">//MI_MAKE_VALID_PTE_WRITE_COPY (</span>
01252 <span class="comment">//    IN OUT PMMPTE PTE</span>
01253 <span class="comment">//    );</span>
01254 <span class="comment">//</span>
01255 <span class="comment">// Routine Description:</span>
01256 <span class="comment">//</span>
01257 <span class="comment">//    This macro checks to see if the PTE indicates that the</span>
01258 <span class="comment">//    page is writable and if so it clears the write bit and</span>
01259 <span class="comment">//    sets the copy-on-write bit.</span>
01260 <span class="comment">//</span>
01261 <span class="comment">// Arguments</span>
01262 <span class="comment">//</span>
01263 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01264 <span class="comment">//</span>
01265 <span class="comment">// Return Value:</span>
01266 <span class="comment">//</span>
01267 <span class="comment">//     None.</span>
01268 <span class="comment">//</span>
01269 <span class="comment">//--</span>
01270 
<a name="l01271"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a135">01271</a> <span class="preprocessor">#define MI_MAKE_VALID_PTE_WRITE_COPY(PPTE)                         \</span>
01272 <span class="preprocessor">                    if ((PPTE)-&gt;u.Hard.Write == 1) {               \</span>
01273 <span class="preprocessor">                        (PPTE)-&gt;u.Hard.CopyOnWrite = 1;            \</span>
01274 <span class="preprocessor">                        (PPTE)-&gt;u.Hard.FaultOnWrite = MM_PTE_CLEAN;\</span>
01275 <span class="preprocessor">                    }</span>
01276 <span class="preprocessor"></span>
01277 <span class="comment">//++</span>
01278 <span class="comment">//ULONG</span>
01279 <span class="comment">//MI_DETERMINE_OWNER (</span>
01280 <span class="comment">//    IN MMPTE PPTE</span>
01281 <span class="comment">//    );</span>
01282 <span class="comment">//</span>
01283 <span class="comment">// Routine Description:</span>
01284 <span class="comment">//</span>
01285 <span class="comment">//    This macro examines the virtual address of the PTE and determines</span>
01286 <span class="comment">//    if the PTE resides in system space or user space.</span>
01287 <span class="comment">//</span>
01288 <span class="comment">// Arguments</span>
01289 <span class="comment">//</span>
01290 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01291 <span class="comment">//</span>
01292 <span class="comment">// Return Value:</span>
01293 <span class="comment">//</span>
01294 <span class="comment">//     1 if the owner is USER_MODE, 0 if the owner is KERNEL_MODE.</span>
01295 <span class="comment">//</span>
01296 <span class="comment">//--</span>
01297 
<a name="l01298"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a136">01298</a> <span class="preprocessor">#define MI_DETERMINE_OWNER(PPTE) \</span>
01299 <span class="preprocessor">    ((PMMPTE)(PPTE) &lt;= MiHighestUserPte)</span>
01300 <span class="preprocessor"></span>
01301 <span class="comment">//++</span>
01302 <span class="comment">//VOID</span>
01303 <span class="comment">//MI_SET_ACCESSED_IN_PTE (</span>
01304 <span class="comment">//    IN OUT MMPTE PPTE</span>
01305 <span class="comment">//    );</span>
01306 <span class="comment">//</span>
01307 <span class="comment">// Routine Description:</span>
01308 <span class="comment">//</span>
01309 <span class="comment">//    This macro sets the ACCESSED field in the PTE.</span>
01310 <span class="comment">//</span>
01311 <span class="comment">// Arguments</span>
01312 <span class="comment">//</span>
01313 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01314 <span class="comment">//</span>
01315 <span class="comment">// Return Value:</span>
01316 <span class="comment">//</span>
01317 <span class="comment">//     1 if the owner is USER_MODE, 0 if the owner is KERNEL_MODE.</span>
01318 <span class="comment">//</span>
01319 <span class="comment">//--</span>
01320 
<a name="l01321"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a137">01321</a> <span class="preprocessor">#define MI_SET_ACCESSED_IN_PTE(PPTE,ACCESSED)</span>
01322 <span class="preprocessor"></span>
01323 <span class="comment">//++</span>
01324 <span class="comment">//ULONG</span>
01325 <span class="comment">//MI_GET_ACCESSED_IN_PTE (</span>
01326 <span class="comment">//    IN OUT MMPTE PPTE</span>
01327 <span class="comment">//    );</span>
01328 <span class="comment">//</span>
01329 <span class="comment">// Routine Description:</span>
01330 <span class="comment">//</span>
01331 <span class="comment">//    This macro returns the state of the ACCESSED field in the PTE.</span>
01332 <span class="comment">//</span>
01333 <span class="comment">// Arguments</span>
01334 <span class="comment">//</span>
01335 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01336 <span class="comment">//</span>
01337 <span class="comment">// Return Value:</span>
01338 <span class="comment">//</span>
01339 <span class="comment">//     The state of the ACCESSED field.</span>
01340 <span class="comment">//</span>
01341 <span class="comment">//--</span>
01342 
<a name="l01343"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a138">01343</a> <span class="preprocessor">#define MI_GET_ACCESSED_IN_PTE(PPTE) 0</span>
01344 <span class="preprocessor"></span>
01345 <span class="comment">//++</span>
01346 <span class="comment">//VOID</span>
01347 <span class="comment">//MI_SET_OWNER_IN_PTE (</span>
01348 <span class="comment">//    IN PMMPTE PPTE</span>
01349 <span class="comment">//    IN ULONG OWNER</span>
01350 <span class="comment">//    );</span>
01351 <span class="comment">//</span>
01352 <span class="comment">// Routine Description:</span>
01353 <span class="comment">//</span>
01354 <span class="comment">//    This macro sets the owner field in the PTE.</span>
01355 <span class="comment">//</span>
01356 <span class="comment">// Arguments</span>
01357 <span class="comment">//</span>
01358 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01359 <span class="comment">//</span>
01360 <span class="comment">// Return Value:</span>
01361 <span class="comment">//</span>
01362 <span class="comment">//    None.</span>
01363 <span class="comment">//</span>
01364 <span class="comment">//--</span>
01365 
<a name="l01366"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a139">01366</a> <span class="preprocessor">#define MI_SET_OWNER_IN_PTE(PPTE, OWNER) \</span>
01367 <span class="preprocessor">    ((PPTE)-&gt;u.Hard.UserReadAccess = (PPTE)-&gt;u.Hard.UserWriteAccess = OWNER)</span>
01368 <span class="preprocessor"></span>
01369 <span class="comment">//++</span>
01370 <span class="comment">//ULONG</span>
01371 <span class="comment">//MI_GET_OWNER_IN_PTE (</span>
01372 <span class="comment">//    IN PMMPTE PPTE</span>
01373 <span class="comment">//    );</span>
01374 <span class="comment">//</span>
01375 <span class="comment">// Routine Description:</span>
01376 <span class="comment">//</span>
01377 <span class="comment">//    This macro gets the owner field from the PTE.</span>
01378 <span class="comment">//</span>
01379 <span class="comment">// Arguments</span>
01380 <span class="comment">//</span>
01381 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01382 <span class="comment">//</span>
01383 <span class="comment">// Return Value:</span>
01384 <span class="comment">//</span>
01385 <span class="comment">//     The state of the OWNER field.</span>
01386 <span class="comment">//</span>
01387 <span class="comment">//--</span>
01388 
<a name="l01389"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a140">01389</a> <span class="preprocessor">#define MI_GET_OWNER_IN_PTE(PPTE) ((PPTE)-&gt;u.Hard.UserReadAccess)</span>
01390 <span class="preprocessor"></span>
01391 <span class="comment">//</span>
01392 <span class="comment">// Mask to clear all fields but protection in a PTE to or in paging file</span>
01393 <span class="comment">// location.</span>
01394 <span class="comment">//</span>
01395 
<a name="l01396"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a141">01396</a> <span class="preprocessor">#define CLEAR_FOR_PAGE_FILE 0xF8</span>
01397 <span class="preprocessor"></span>
01398 <span class="comment">//++</span>
01399 <span class="comment">// ULONG_PTR</span>
01400 <span class="comment">// MI_SET_PAGING_FILE_INFO (</span>
01401 <span class="comment">//    OUT MMPTE OUTPTE,</span>
01402 <span class="comment">//    IN MMPTE PPTE,</span>
01403 <span class="comment">//    IN ULONG FILEINFO,</span>
01404 <span class="comment">//    IN ULONG OFFSET</span>
01405 <span class="comment">//    );</span>
01406 <span class="comment">//</span>
01407 <span class="comment">// Routine Description:</span>
01408 <span class="comment">//</span>
01409 <span class="comment">//    This macro sets into the specified PTE the supplied information</span>
01410 <span class="comment">//    to indicate where the backing store for the page is located.</span>
01411 <span class="comment">//</span>
01412 <span class="comment">// Arguments</span>
01413 <span class="comment">//</span>
01414 <span class="comment">//    OUTPTE - Supplies the PTE in which to store the result.</span>
01415 <span class="comment">//</span>
01416 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01417 <span class="comment">//</span>
01418 <span class="comment">//    FILEINFO - Supplies the number of the paging file.</span>
01419 <span class="comment">//</span>
01420 <span class="comment">//    OFFSET - Supplies the offset into the paging file.</span>
01421 <span class="comment">//</span>
01422 <span class="comment">// Return Value:</span>
01423 <span class="comment">//</span>
01424 <span class="comment">//    PTE Value.</span>
01425 <span class="comment">//</span>
01426 <span class="comment">//--</span>
01427 
<a name="l01428"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a142">01428</a> <span class="preprocessor">#define MI_SET_PAGING_FILE_INFO(OUTPTE,PPTE,FILEINFO,OFFSET)            \</span>
01429 <span class="preprocessor">       (OUTPTE).u.Long = (PPTE).u.Long;                                 \</span>
01430 <span class="preprocessor">       (OUTPTE).u.Long &amp;= CLEAR_FOR_PAGE_FILE;                          \</span>
01431 <span class="preprocessor">       (OUTPTE).u.Long |= ((((FILEINFO) &amp; 0xF) &lt;&lt; 28) |                 \</span>
01432 <span class="preprocessor">            (((ULONG64)(OFFSET) &amp; 0xFFFFFFFF) &lt;&lt; 32));</span>
01433 <span class="preprocessor"></span>
01434 
01435 <span class="comment">//++</span>
01436 <span class="comment">// PMMPTE</span>
01437 <span class="comment">// MiPteToProto (</span>
01438 <span class="comment">//     IN OUT MMPTE PPTE</span>
01439 <span class="comment">//     );</span>
01440 <span class="comment">//</span>
01441 <span class="comment">// Routine Description:</span>
01442 <span class="comment">//</span>
01443 <span class="comment">//    This macro returns the address of the corresponding prototype which</span>
01444 <span class="comment">//    was encoded earlier into the supplied PTE.</span>
01445 <span class="comment">//</span>
01446 <span class="comment">// Arguments</span>
01447 <span class="comment">//</span>
01448 <span class="comment">//    lpte - Supplies the PTE to operate upon.</span>
01449 <span class="comment">//</span>
01450 <span class="comment">// Return Value:</span>
01451 <span class="comment">//</span>
01452 <span class="comment">//    Pointer to the prototype PTE that backs this PTE.</span>
01453 <span class="comment">//</span>
01454 <span class="comment">//--</span>
01455 
<a name="l01456"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a143">01456</a> <span class="preprocessor">#define MiPteToProto(lpte) \</span>
01457 <span class="preprocessor">    ((PMMPTE)((lpte)-&gt;u.Proto.ProtoAddress))</span>
01458 <span class="preprocessor"></span>
01459 <span class="comment">//++</span>
01460 <span class="comment">// ULONG_PTR</span>
01461 <span class="comment">// MiProtoAddressForPte (</span>
01462 <span class="comment">//     IN PMMPTE proto_va</span>
01463 <span class="comment">//     );</span>
01464 <span class="comment">//</span>
01465 <span class="comment">// Routine Description:</span>
01466 <span class="comment">//</span>
01467 <span class="comment">//    This macro sets into the specified PTE the supplied information</span>
01468 <span class="comment">//    to indicate where the backing store for the page is located.</span>
01469 <span class="comment">//    MiProtoAddressForPte returns the bit field to OR into the PTE to</span>
01470 <span class="comment">//    reference a prototype PTE.  And set the MM_PTE_PROTOTYPE_MASK PTE</span>
01471 <span class="comment">//    bit.</span>
01472 <span class="comment">//</span>
01473 <span class="comment">//    N.B. This macro is dependent on the layout of the prototype PTE.</span>
01474 <span class="comment">//</span>
01475 <span class="comment">// Arguments</span>
01476 <span class="comment">//</span>
01477 <span class="comment">//    proto_va - Supplies the address of the prototype PTE.</span>
01478 <span class="comment">//</span>
01479 <span class="comment">// Return Value:</span>
01480 <span class="comment">//</span>
01481 <span class="comment">//    Mask to set into the PTE.</span>
01482 <span class="comment">//</span>
01483 <span class="comment">//--</span>
01484 
<a name="l01485"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a144">01485</a> <span class="preprocessor">#define MiProtoAddressForPte(proto_va) \</span>
01486 <span class="preprocessor">    (((ULONG_PTR)proto_va &lt;&lt; 16) | MM_PTE_PROTOTYPE_MASK)</span>
01487 <span class="preprocessor"></span>
01488 <span class="comment">//++</span>
01489 <span class="comment">// ULONG_PTR</span>
01490 <span class="comment">// MiProtoAddressForKernelPte (</span>
01491 <span class="comment">//     IN PMMPTE proto_va</span>
01492 <span class="comment">//     );</span>
01493 <span class="comment">//</span>
01494 <span class="comment">// Routine Description:</span>
01495 <span class="comment">//</span>
01496 <span class="comment">//    This macro sets into the specified PTE the supplied information</span>
01497 <span class="comment">//    to indicate where the backing store for the page is located.</span>
01498 <span class="comment">//    MiProtoAddressForPte returns the bit field to OR into the PTE to</span>
01499 <span class="comment">//    reference a prototype PTE.  And set the MM_PTE_PROTOTYPE_MASK PTE</span>
01500 <span class="comment">//    bit.</span>
01501 <span class="comment">//</span>
01502 <span class="comment">//    This macro also sets any other information (such as global bits)</span>
01503 <span class="comment">//    required for kernel mode PTEs.</span>
01504 <span class="comment">//</span>
01505 <span class="comment">// Arguments</span>
01506 <span class="comment">//</span>
01507 <span class="comment">//    proto_va - Supplies the address of the prototype PTE.</span>
01508 <span class="comment">//</span>
01509 <span class="comment">// Return Value:</span>
01510 <span class="comment">//</span>
01511 <span class="comment">//    Mask to set into the PTE.</span>
01512 <span class="comment">//</span>
01513 <span class="comment">//--</span>
01514 
<a name="l01515"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a145">01515</a> <span class="preprocessor">#define MiProtoAddressForKernelPte(proto_va) MiProtoAddressForPte(proto_va)</span>
01516 <span class="preprocessor"></span>
01517 <span class="comment">//++</span>
01518 <span class="comment">// PSUBSECTION</span>
01519 <span class="comment">// MiGetSubsectionAddress (</span>
01520 <span class="comment">//     IN PMMPTE lpte</span>
01521 <span class="comment">//     );</span>
01522 <span class="comment">//</span>
01523 <span class="comment">// Routine Description:</span>
01524 <span class="comment">//</span>
01525 <span class="comment">//    This macro takes a PTE and returns the address of the subsection that</span>
01526 <span class="comment">//    the PTE refers to. Subsections are quadword structures allocated from</span>
01527 <span class="comment">//    paged and nonpaged pool.</span>
01528 <span class="comment">//</span>
01529 <span class="comment">// Arguments</span>
01530 <span class="comment">//</span>
01531 <span class="comment">//    lpte - Supplies the PTE to operate upon.</span>
01532 <span class="comment">//</span>
01533 <span class="comment">// Return Value:</span>
01534 <span class="comment">//</span>
01535 <span class="comment">//    A pointer to the subsection referred to by the supplied PTE.</span>
01536 <span class="comment">//</span>
01537 <span class="comment">//--</span>
01538 
<a name="l01539"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a146">01539</a> <span class="preprocessor">#define MiGetSubsectionAddress(lpte) \</span>
01540 <span class="preprocessor">    ((PSUBSECTION)((lpte)-&gt;u.Subsect.SubsectionAddress))</span>
01541 <span class="preprocessor"></span>
01542 <span class="comment">//++</span>
01543 <span class="comment">// ULONG_PTR</span>
01544 <span class="comment">// MiGetSubsectionAddressForPte (</span>
01545 <span class="comment">//     IN PSUBSECTION VA</span>
01546 <span class="comment">//     );</span>
01547 <span class="comment">//</span>
01548 <span class="comment">//    N.B. This macro is dependent on the layout of the subsection PTE.</span>
01549 <span class="comment">//</span>
01550 <span class="comment">// Routine Description:</span>
01551 <span class="comment">//</span>
01552 <span class="comment">//    This macro takes the address of a subsection and encodes it for use</span>
01553 <span class="comment">//    in a PTE.</span>
01554 <span class="comment">//</span>
01555 <span class="comment">// Arguments</span>
01556 <span class="comment">//</span>
01557 <span class="comment">//    VA - Supplies a pointer to the subsection to encode.</span>
01558 <span class="comment">//</span>
01559 <span class="comment">// Return Value:</span>
01560 <span class="comment">//</span>
01561 <span class="comment">//    The mask to set into the PTE to make it reference the supplied</span>
01562 <span class="comment">//    subsection.</span>
01563 <span class="comment">//</span>
01564 <span class="comment">//--</span>
01565 
<a name="l01566"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a147">01566</a> <span class="preprocessor">#define MiGetSubsectionAddressForPte(VA) ((ULONG_PTR)VA &lt;&lt; 16)</span>
01567 <span class="preprocessor"></span>
01568 <span class="comment">//++</span>
01569 <span class="comment">//PMMPTE</span>
01570 <span class="comment">//MiGetPpeAddress (</span>
01571 <span class="comment">//    IN PVOID va</span>
01572 <span class="comment">//    );</span>
01573 <span class="comment">//</span>
01574 <span class="comment">// Routine Description:</span>
01575 <span class="comment">//</span>
01576 <span class="comment">//    MiGetPpeAddress returns the address of the page directory parent entry</span>
01577 <span class="comment">//    which maps the given virtual address.  This is one level above the</span>
01578 <span class="comment">//    page directory.</span>
01579 <span class="comment">//</span>
01580 <span class="comment">// Arguments</span>
01581 <span class="comment">//</span>
01582 <span class="comment">//    Va - Supplies the virtual address to locate the PPE for.</span>
01583 <span class="comment">//</span>
01584 <span class="comment">// Return Value:</span>
01585 <span class="comment">//</span>
01586 <span class="comment">//    The address of the PPE.</span>
01587 <span class="comment">//</span>
01588 <span class="comment">//--</span>
01589 
<a name="l01590"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a148">01590</a> <span class="preprocessor">#define MiGetPpeAddress(va)   ((PMMPTE)PDE_TBASE + MiGetPpeOffset(va))</span>
01591 <span class="preprocessor"></span>
01592 <span class="comment">//++</span>
01593 <span class="comment">//PMMPTE</span>
01594 <span class="comment">//MiGetPdeAddress (</span>
01595 <span class="comment">//    IN PVOID va</span>
01596 <span class="comment">//    );</span>
01597 <span class="comment">//</span>
01598 <span class="comment">// Routine Description:</span>
01599 <span class="comment">//</span>
01600 <span class="comment">//    This funtion computes the address of the second level PDE which maps</span>
01601 <span class="comment">//    the given virtual address. The computation is done by recursively</span>
01602 <span class="comment">//    applying the computation to find the PTE that maps the virtual address.</span>
01603 <span class="comment">//</span>
01604 <span class="comment">// Arguments</span>
01605 <span class="comment">//</span>
01606 <span class="comment">//    Va - Supplies the virtual address for which to compute the second level</span>
01607 <span class="comment">//        PDE address.</span>
01608 <span class="comment">//</span>
01609 <span class="comment">// Return Value:</span>
01610 <span class="comment">//</span>
01611 <span class="comment">//    The address of the PDE.</span>
01612 <span class="comment">//</span>
01613 <span class="comment">//--</span>
01614 
<a name="l01615"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a149">01615</a> <span class="preprocessor">#define MiGetPdeAddress(va)  \</span>
01616 <span class="preprocessor">    MiGetPteAddress(MiGetPteAddress(va))</span>
01617 <span class="preprocessor"></span>
<a name="l01618"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a150">01618</a> <span class="preprocessor">#define MiGetPdeAddress64(va) \</span>
01619 <span class="preprocessor">    MiGetPteAddress(MiGetPteAddress(va))</span>
01620 <span class="preprocessor"></span>
01621 <span class="comment">//++</span>
01622 <span class="comment">//PMMPTE</span>
01623 <span class="comment">//MiGetPteAddress (</span>
01624 <span class="comment">//    IN PVOID va</span>
01625 <span class="comment">//    );</span>
01626 <span class="comment">//</span>
01627 <span class="comment">// Routine Description:</span>
01628 <span class="comment">//</span>
01629 <span class="comment">//    MiGetPteAddress returns the address of the PTE which maps the</span>
01630 <span class="comment">//    given virtual address.</span>
01631 <span class="comment">//</span>
01632 <span class="comment">// Arguments</span>
01633 <span class="comment">//</span>
01634 <span class="comment">//    Va - Supplies the virtual address to locate the PTE for.</span>
01635 <span class="comment">//</span>
01636 <span class="comment">// Return Value:</span>
01637 <span class="comment">//</span>
01638 <span class="comment">//    The address of the PTE.</span>
01639 <span class="comment">//</span>
01640 <span class="comment">//--</span>
01641 
<a name="l01642"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a151">01642</a> <span class="preprocessor">#define MiGetPteAddress(va) \</span>
01643 <span class="preprocessor">    ((PMMPTE)(((((ULONG_PTR)(va) &amp; MASK_43) &gt;&gt; PTI_SHIFT) &lt;&lt; 3) + PTE_BASE))</span>
01644 <span class="preprocessor"></span>
<a name="l01645"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a152">01645</a> <span class="preprocessor">#define MiGetPteAddress64(va) \</span>
01646 <span class="preprocessor">    ((PMMPTE)(((((ULONG_PTR)(va) &amp; MASK_43) &gt;&gt; PTI_SHIFT) &lt;&lt; 3) + PTE_BASE))</span>
01647 <span class="preprocessor"></span>
01648 <span class="comment">//++</span>
01649 <span class="comment">// ULONG</span>
01650 <span class="comment">// MiGetPpeOffset (</span>
01651 <span class="comment">//     IN PVOID va</span>
01652 <span class="comment">//     );</span>
01653 <span class="comment">//</span>
01654 <span class="comment">// Routine Description:</span>
01655 <span class="comment">//</span>
01656 <span class="comment">//    MiGetPpeOffset returns the offset into a page directory parent for a</span>
01657 <span class="comment">//    given virtual address.</span>
01658 <span class="comment">//</span>
01659 <span class="comment">// Arguments</span>
01660 <span class="comment">//</span>
01661 <span class="comment">//    Va - Supplies the virtual address to locate the offset for.</span>
01662 <span class="comment">//</span>
01663 <span class="comment">// Return Value:</span>
01664 <span class="comment">//</span>
01665 <span class="comment">//    The offset into the parent page directory table the corresponding</span>
01666 <span class="comment">//    PPE is at.</span>
01667 <span class="comment">//</span>
01668 <span class="comment">//--</span>
01669 
<a name="l01670"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a153">01670</a> <span class="preprocessor">#define MiGetPpeOffset(va) ((ULONG)(((ULONG_PTR)(va) &gt;&gt; PDI1_SHIFT) &amp; PDI_MASK))</span>
01671 <span class="preprocessor"></span>
01672 <span class="comment">//++</span>
01673 <span class="comment">// ULONG</span>
01674 <span class="comment">// MiGetPdeOffset (</span>
01675 <span class="comment">//     IN PVOID va</span>
01676 <span class="comment">//     );</span>
01677 <span class="comment">//</span>
01678 <span class="comment">// Routine Description:</span>
01679 <span class="comment">//</span>
01680 <span class="comment">//    MiGetPdeOffset returns the offset into a page directory for a given</span>
01681 <span class="comment">//    virtual address.</span>
01682 <span class="comment">//</span>
01683 <span class="comment">// Arguments</span>
01684 <span class="comment">//</span>
01685 <span class="comment">//    Va - Supplies the virtual address to locate the offset for.</span>
01686 <span class="comment">//</span>
01687 <span class="comment">// Return Value:</span>
01688 <span class="comment">//</span>
01689 <span class="comment">//    The offset into the page directory table the corresponding PDE is at.</span>
01690 <span class="comment">//</span>
01691 <span class="comment">//--</span>
01692 
<a name="l01693"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a154">01693</a> <span class="preprocessor">#define MiGetPdeOffset(va) ((ULONG)(((ULONG_PTR)(va) &gt;&gt; PDI2_SHIFT) &amp; PDI_MASK))</span>
01694 <span class="preprocessor"></span>
01695 <span class="comment">//++</span>
01696 <span class="comment">//ULONG</span>
01697 <span class="comment">//MiGetPpePdeOffset (</span>
01698 <span class="comment">//    IN PVOID va</span>
01699 <span class="comment">//    );</span>
01700 <span class="comment">//</span>
01701 <span class="comment">// Routine Description:</span>
01702 <span class="comment">//</span>
01703 <span class="comment">//    MiGetPpePdeOffset returns the offset into a page directory</span>
01704 <span class="comment">//    for a given virtual address.</span>
01705 <span class="comment">//</span>
01706 <span class="comment">//    N.B. This does not mask off PPE bits.</span>
01707 <span class="comment">//</span>
01708 <span class="comment">// Arguments</span>
01709 <span class="comment">//</span>
01710 <span class="comment">//    Va - Supplies the virtual address to locate the offset for.</span>
01711 <span class="comment">//</span>
01712 <span class="comment">// Return Value:</span>
01713 <span class="comment">//</span>
01714 <span class="comment">//    The offset into the page directory (and parent) table the</span>
01715 <span class="comment">//    corresponding PDE is at.</span>
01716 <span class="comment">//</span>
01717 <span class="comment">//--</span>
01718 
<a name="l01719"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a155">01719</a> <span class="preprocessor">#define MiGetPpePdeOffset(va) ((ULONG)((ULONG_PTR)(va) &gt;&gt; PDI2_SHIFT))</span>
01720 <span class="preprocessor"></span>
01721 <span class="comment">//++</span>
01722 <span class="comment">// ULONG</span>
01723 <span class="comment">// MiGetPteOffset (</span>
01724 <span class="comment">//     IN PVOID va</span>
01725 <span class="comment">//     );</span>
01726 <span class="comment">//</span>
01727 <span class="comment">// Routine Description:</span>
01728 <span class="comment">//</span>
01729 <span class="comment">//    MiGetPteOffset returns the offset into a page table page for a given</span>
01730 <span class="comment">//    virtual address.</span>
01731 <span class="comment">//</span>
01732 <span class="comment">// Arguments</span>
01733 <span class="comment">//</span>
01734 <span class="comment">//    Va - Supplies the virtual address to locate the offset for.</span>
01735 <span class="comment">//</span>
01736 <span class="comment">// Return Value:</span>
01737 <span class="comment">//</span>
01738 <span class="comment">//    The offset into the page table page table the corresponding PTE is at.</span>
01739 <span class="comment">//</span>
01740 <span class="comment">//--</span>
01741 
<a name="l01742"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a156">01742</a> <span class="preprocessor">#define MiGetPteOffset(va) ((ULONG)(((ULONG_PTR)(va) &gt;&gt; PTI_SHIFT) &amp; PDI_MASK))</span>
01743 <span class="preprocessor"></span>
01744 <span class="comment">//++</span>
01745 <span class="comment">//PVOID</span>
01746 <span class="comment">//MiGetVirtualAddressMappedByPpe (</span>
01747 <span class="comment">//    IN PMMPTE PTE</span>
01748 <span class="comment">//    );</span>
01749 <span class="comment">//</span>
01750 <span class="comment">// Routine Description:</span>
01751 <span class="comment">//</span>
01752 <span class="comment">//    MiGetVirtualAddressMappedByPpe returns the virtual address</span>
01753 <span class="comment">//    which is mapped by a given PPE address.</span>
01754 <span class="comment">//</span>
01755 <span class="comment">// Arguments</span>
01756 <span class="comment">//</span>
01757 <span class="comment">//    PPE - Supplies the PPE to get the virtual address for.</span>
01758 <span class="comment">//</span>
01759 <span class="comment">// Return Value:</span>
01760 <span class="comment">//</span>
01761 <span class="comment">//    Virtual address mapped by the PPE.</span>
01762 <span class="comment">//</span>
01763 <span class="comment">//--</span>
01764 
<a name="l01765"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a157">01765</a> <span class="preprocessor">#define MiGetVirtualAddressMappedByPpe(PPE) \</span>
01766 <span class="preprocessor">    MiGetVirtualAddressMappedByPte(MiGetVirtualAddressMappedByPde(PPE))</span>
01767 <span class="preprocessor"></span>
01768 <span class="comment">//++</span>
01769 <span class="comment">//PVOID</span>
01770 <span class="comment">//MiGetVirtualAddressMappedByPde (</span>
01771 <span class="comment">//    IN PMMPTE PDE</span>
01772 <span class="comment">//    );</span>
01773 <span class="comment">//</span>
01774 <span class="comment">// Routine Description:</span>
01775 <span class="comment">//</span>
01776 <span class="comment">//    MiGetVirtualAddressMappedByPde returns the virtual address</span>
01777 <span class="comment">//    which is mapped by a given PDE address.</span>
01778 <span class="comment">//</span>
01779 <span class="comment">// Arguments</span>
01780 <span class="comment">//</span>
01781 <span class="comment">//    PDE - Supplies the PDE to get the virtual address for.</span>
01782 <span class="comment">//</span>
01783 <span class="comment">// Return Value:</span>
01784 <span class="comment">//</span>
01785 <span class="comment">//    Virtual address mapped by the PDE.</span>
01786 <span class="comment">//</span>
01787 <span class="comment">//--</span>
01788 
<a name="l01789"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a158">01789</a> <span class="preprocessor">#define MiGetVirtualAddressMappedByPde(Pde) \</span>
01790 <span class="preprocessor">    MiGetVirtualAddressMappedByPte(MiGetVirtualAddressMappedByPte(Pde))</span>
01791 <span class="preprocessor"></span>
01792 <span class="comment">//++</span>
01793 <span class="comment">//PVOID</span>
01794 <span class="comment">//MiGetVirtualAddressMappedByPte (</span>
01795 <span class="comment">//    IN PMMPTE PTE</span>
01796 <span class="comment">//    );</span>
01797 <span class="comment">//</span>
01798 <span class="comment">// Routine Description:</span>
01799 <span class="comment">//</span>
01800 <span class="comment">//    MiGetVirtualAddressMappedByPte returns the virtual address</span>
01801 <span class="comment">//    which is mapped by a given PTE address.</span>
01802 <span class="comment">//</span>
01803 <span class="comment">// Arguments</span>
01804 <span class="comment">//</span>
01805 <span class="comment">//    PTE - Supplies the PTE to get the virtual address for.</span>
01806 <span class="comment">//</span>
01807 <span class="comment">// Return Value:</span>
01808 <span class="comment">//</span>
01809 <span class="comment">//    Virtual address mapped by the PTE.</span>
01810 <span class="comment">//</span>
01811 <span class="comment">//--</span>
01812 
<a name="l01813"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a159">01813</a> <span class="preprocessor">#define MiGetVirtualAddressMappedByPte(Pte) \</span>
01814 <span class="preprocessor">    ((PVOID)((LONG_PTR)(((LONG_PTR)(Pte) - PTE_BASE) &lt;&lt; (PAGE_SHIFT + VA_SHIFT - 3)) &gt;&gt; VA_SHIFT))</span>
01815 <span class="preprocessor"></span>
<a name="l01816"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a160">01816</a> <span class="preprocessor">#define MiGetVirtualAddressMappedByPte64(Pte) \</span>
01817 <span class="preprocessor">    ((PVOID)((LONG_PTR)(((LONG_PTR)(Pte) - PTE_BASE64) &lt;&lt; (PAGE_SHIFT + VA_SHIFT - 3)) &gt;&gt; VA_SHIFT))</span>
01818 <span class="preprocessor"></span>
<a name="l01819"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a161">01819</a> <span class="preprocessor">#define MiGetVirtualPageNumberMappedByPte64(Pte) \</span>
01820 <span class="preprocessor">    ((PVOID)(((ULONG_PTR)(Pte) - PTE_BASE64) &gt;&gt; 3))</span>
01821 <span class="preprocessor"></span>
01822 <span class="comment">//++</span>
01823 <span class="comment">//LOGICAL</span>
01824 <span class="comment">//MiIsVirtualAddressOnPpeBoundary (</span>
01825 <span class="comment">//    IN PVOID VA</span>
01826 <span class="comment">//    );</span>
01827 <span class="comment">//</span>
01828 <span class="comment">// Routine Description:</span>
01829 <span class="comment">//</span>
01830 <span class="comment">//    MiIsVirtualAddressOnPpeBoundary returns TRUE if the virtual address is</span>
01831 <span class="comment">//    on a page directory entry boundary.</span>
01832 <span class="comment">//</span>
01833 <span class="comment">// Arguments</span>
01834 <span class="comment">//</span>
01835 <span class="comment">//    VA - Supplies the virtual address to check.</span>
01836 <span class="comment">//</span>
01837 <span class="comment">// Return Value:</span>
01838 <span class="comment">//</span>
01839 <span class="comment">//    TRUE if on a boundary, FALSE if not.</span>
01840 <span class="comment">//</span>
01841 <span class="comment">//--</span>
01842 
<a name="l01843"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a162">01843</a> <span class="preprocessor">#define MiIsVirtualAddressOnPpeBoundary(VA) (((ULONG_PTR)(VA) &amp; PAGE_DIRECTORY1_MASK) == 0)</span>
01844 <span class="preprocessor"></span>
01845 
01846 <span class="comment">//++</span>
01847 <span class="comment">//LOGICAL</span>
01848 <span class="comment">//MiIsVirtualAddressOnPdeBoundary (</span>
01849 <span class="comment">//    IN PVOID VA</span>
01850 <span class="comment">//    );</span>
01851 <span class="comment">//</span>
01852 <span class="comment">// Routine Description:</span>
01853 <span class="comment">//</span>
01854 <span class="comment">//    MiIsVirtualAddressOnPdeBoundary returns TRUE if the virtual address is</span>
01855 <span class="comment">//    on a page directory entry boundary.</span>
01856 <span class="comment">//</span>
01857 <span class="comment">// Arguments</span>
01858 <span class="comment">//</span>
01859 <span class="comment">//    VA - Supplies the virtual address to check.</span>
01860 <span class="comment">//</span>
01861 <span class="comment">// Return Value:</span>
01862 <span class="comment">//</span>
01863 <span class="comment">//    TRUE if on an 8MB PDE boundary, FALSE if not.</span>
01864 <span class="comment">//</span>
01865 <span class="comment">//--</span>
01866 
<a name="l01867"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a163">01867</a> <span class="preprocessor">#define MiIsVirtualAddressOnPdeBoundary(VA) (((ULONG_PTR)(VA) &amp; PAGE_DIRECTORY2_MASK) == 0)</span>
01868 <span class="preprocessor"></span>
01869 
01870 <span class="comment">//++</span>
01871 <span class="comment">//LOGICAL</span>
01872 <span class="comment">//MiIsPteOnPpeBoundary (</span>
01873 <span class="comment">//    IN PVOID VA</span>
01874 <span class="comment">//    );</span>
01875 <span class="comment">//</span>
01876 <span class="comment">// Routine Description:</span>
01877 <span class="comment">//</span>
01878 <span class="comment">//    MiIsPteOnPpeBoundary returns TRUE if the PTE is</span>
01879 <span class="comment">//    on a page directory parent entry boundary.</span>
01880 <span class="comment">//</span>
01881 <span class="comment">// Arguments</span>
01882 <span class="comment">//</span>
01883 <span class="comment">//    VA - Supplies the virtual address to check.</span>
01884 <span class="comment">//</span>
01885 <span class="comment">// Return Value:</span>
01886 <span class="comment">//</span>
01887 <span class="comment">//    TRUE if on a boundary, FALSE if not.</span>
01888 <span class="comment">//</span>
01889 <span class="comment">//--</span>
01890 
<a name="l01891"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a164">01891</a> <span class="preprocessor">#define MiIsPteOnPpeBoundary(PTE) (((ULONG_PTR)(PTE) &amp; (MM_VA_MAPPED_BY_PDE - 1)) == 0)</span>
01892 <span class="preprocessor"></span>
01893 
01894 <span class="comment">//++</span>
01895 <span class="comment">//LOGICAL</span>
01896 <span class="comment">//MiIsPteOnPdeBoundary (</span>
01897 <span class="comment">//    IN PVOID PTE</span>
01898 <span class="comment">//    );</span>
01899 <span class="comment">//</span>
01900 <span class="comment">// Routine Description:</span>
01901 <span class="comment">//</span>
01902 <span class="comment">//    MiIsPteOnPdeBoundary returns TRUE if the PTE is</span>
01903 <span class="comment">//    on a page directory entry boundary.</span>
01904 <span class="comment">//</span>
01905 <span class="comment">// Arguments</span>
01906 <span class="comment">//</span>
01907 <span class="comment">//    PTE - Supplies the PTE to check.</span>
01908 <span class="comment">//</span>
01909 <span class="comment">// Return Value:</span>
01910 <span class="comment">//</span>
01911 <span class="comment">//    TRUE if on a 8MB PDE boundary, FALSE if not.</span>
01912 <span class="comment">//</span>
01913 <span class="comment">//--</span>
01914 
<a name="l01915"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a165">01915</a> <span class="preprocessor">#define MiIsPteOnPdeBoundary(PTE) (((ULONG_PTR)(PTE) &amp; (PAGE_SIZE - 1)) == 0)</span>
01916 <span class="preprocessor"></span>
01917 <span class="comment">//++</span>
01918 <span class="comment">//ULONG</span>
01919 <span class="comment">//GET_PAGING_FILE_NUMBER (</span>
01920 <span class="comment">//    IN MMPTE PTE</span>
01921 <span class="comment">//    );</span>
01922 <span class="comment">//</span>
01923 <span class="comment">// Routine Description:</span>
01924 <span class="comment">//</span>
01925 <span class="comment">//    This macro extracts the paging file number from a PTE.</span>
01926 <span class="comment">//</span>
01927 <span class="comment">// Arguments</span>
01928 <span class="comment">//</span>
01929 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01930 <span class="comment">//</span>
01931 <span class="comment">// Return Value:</span>
01932 <span class="comment">//</span>
01933 <span class="comment">//    The paging file number.</span>
01934 <span class="comment">//</span>
01935 <span class="comment">//--</span>
01936 
<a name="l01937"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a166">01937</a> <span class="preprocessor">#define GET_PAGING_FILE_NUMBER(PTE) ((ULONG)(((PTE).u.Soft.PageFileLow)))</span>
01938 <span class="preprocessor"></span>
01939 <span class="comment">//++</span>
01940 <span class="comment">//ULONG</span>
01941 <span class="comment">//GET_PAGING_FILE_OFFSET (</span>
01942 <span class="comment">//    IN MMPTE PTE</span>
01943 <span class="comment">//    );</span>
01944 <span class="comment">//</span>
01945 <span class="comment">// Routine Description:</span>
01946 <span class="comment">//</span>
01947 <span class="comment">//    This macro extracts the offset into the paging file from a PTE.</span>
01948 <span class="comment">//</span>
01949 <span class="comment">// Arguments</span>
01950 <span class="comment">//</span>
01951 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01952 <span class="comment">//</span>
01953 <span class="comment">// Return Value:</span>
01954 <span class="comment">//</span>
01955 <span class="comment">//    The paging file offset.</span>
01956 <span class="comment">//</span>
01957 <span class="comment">//--</span>
01958 
<a name="l01959"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a167">01959</a> <span class="preprocessor">#define GET_PAGING_FILE_OFFSET(PTE) ((ULONG)(((PTE).u.Soft.PageFileHigh)))</span>
01960 <span class="preprocessor"></span>
01961 <span class="comment">//++</span>
01962 <span class="comment">//ULONG</span>
01963 <span class="comment">//IS_PTE_NOT_DEMAND_ZERO (</span>
01964 <span class="comment">//    IN PMMPTE PPTE</span>
01965 <span class="comment">//    );</span>
01966 <span class="comment">//</span>
01967 <span class="comment">// Routine Description:</span>
01968 <span class="comment">//</span>
01969 <span class="comment">//    This macro checks to see if a given PTE is NOT a demand zero PTE.</span>
01970 <span class="comment">//</span>
01971 <span class="comment">// Arguments</span>
01972 <span class="comment">//</span>
01973 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
01974 <span class="comment">//</span>
01975 <span class="comment">// Return Value:</span>
01976 <span class="comment">//</span>
01977 <span class="comment">//     Returns 0 if the PTE is demand zero, non-zero otherwise.</span>
01978 <span class="comment">//</span>
01979 <span class="comment">//--</span>
01980 
<a name="l01981"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a168">01981</a> <span class="preprocessor">#define IS_PTE_NOT_DEMAND_ZERO(PTE) ((PTE).u.Long &amp; ~0xFE)</span>
01982 <span class="preprocessor"></span>
01983 <span class="comment">//++</span>
01984 <span class="comment">//VOID</span>
01985 <span class="comment">//MI_MAKING_VALID_PTE_INVALID(</span>
01986 <span class="comment">//    IN PMMPTE PPTE</span>
01987 <span class="comment">//    );</span>
01988 <span class="comment">//</span>
01989 <span class="comment">// Routine Description:</span>
01990 <span class="comment">//</span>
01991 <span class="comment">//    Prepare to make a single valid PTE invalid.</span>
01992 <span class="comment">//    No action is required on x86.</span>
01993 <span class="comment">//</span>
01994 <span class="comment">// Arguments</span>
01995 <span class="comment">//</span>
01996 <span class="comment">//    SYSTEM_WIDE - Supplies TRUE if this will happen on all processors.</span>
01997 <span class="comment">//</span>
01998 <span class="comment">// Return Value:</span>
01999 <span class="comment">//</span>
02000 <span class="comment">//    None.</span>
02001 <span class="comment">//</span>
02002 <span class="comment">//--</span>
02003 
<a name="l02004"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a169">02004</a> <span class="preprocessor">#define MI_MAKING_VALID_PTE_INVALID(SYSTEM_WIDE)</span>
02005 <span class="preprocessor"></span>
02006 <span class="comment">//++</span>
02007 <span class="comment">//VOID</span>
02008 <span class="comment">//MI_MAKING_VALID_MULTIPLE_PTES_INVALID(</span>
02009 <span class="comment">//    IN PMMPTE PPTE</span>
02010 <span class="comment">//    );</span>
02011 <span class="comment">//</span>
02012 <span class="comment">// Routine Description:</span>
02013 <span class="comment">//</span>
02014 <span class="comment">//    Prepare to make multiple valid PTEs invalid.</span>
02015 <span class="comment">//    No action is required on x86.</span>
02016 <span class="comment">//</span>
02017 <span class="comment">// Arguments</span>
02018 <span class="comment">//</span>
02019 <span class="comment">//    SYSTEM_WIDE - Supplies TRUE if this will happen on all processors.</span>
02020 <span class="comment">//</span>
02021 <span class="comment">// Return Value:</span>
02022 <span class="comment">//</span>
02023 <span class="comment">//    None.</span>
02024 <span class="comment">//</span>
02025 <span class="comment">//--</span>
02026 
<a name="l02027"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a170">02027</a> <span class="preprocessor">#define MI_MAKING_MULTIPLE_PTES_INVALID(SYSTEM_WIDE)</span>
02028 <span class="preprocessor"></span>
02029 <span class="comment">//++</span>
02030 <span class="comment">//VOID</span>
02031 <span class="comment">//MI_MAKE_PROTECT_WRITE_COPY (</span>
02032 <span class="comment">//    IN OUT MMPTE PPTE</span>
02033 <span class="comment">//    );</span>
02034 <span class="comment">//</span>
02035 <span class="comment">// Routine Description:</span>
02036 <span class="comment">//</span>
02037 <span class="comment">//    This macro makes a writable PTE a writable-copy PTE.</span>
02038 <span class="comment">//</span>
02039 <span class="comment">// Arguments</span>
02040 <span class="comment">//</span>
02041 <span class="comment">//    PTE - Supplies the PTE to operate upon.</span>
02042 <span class="comment">//</span>
02043 <span class="comment">// Return Value:</span>
02044 <span class="comment">//</span>
02045 <span class="comment">//    NONE</span>
02046 <span class="comment">//</span>
02047 <span class="comment">//--</span>
02048 
<a name="l02049"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a171">02049</a> <span class="preprocessor">#define MI_MAKE_PROTECT_WRITE_COPY(PTE) \</span>
02050 <span class="preprocessor">        if ((PTE).u.Long &amp; 0x20) {      \</span>
02051 <span class="preprocessor">            ((PTE).u.Long |= 0x8);      \</span>
02052 <span class="preprocessor">        }</span>
02053 <span class="preprocessor"></span>
02054 <span class="comment">//++</span>
02055 <span class="comment">//VOID</span>
02056 <span class="comment">//MI_SET_PAGE_DIRTY(</span>
02057 <span class="comment">//    IN PMMPTE PPTE,</span>
02058 <span class="comment">//    IN PVOID VA,</span>
02059 <span class="comment">//    IN PVOID PFNHELD</span>
02060 <span class="comment">//    );</span>
02061 <span class="comment">//</span>
02062 <span class="comment">// Routine Description:</span>
02063 <span class="comment">//</span>
02064 <span class="comment">//    This macro sets the dirty bit (and release page file space).</span>
02065 <span class="comment">//</span>
02066 <span class="comment">// Arguments</span>
02067 <span class="comment">//</span>
02068 <span class="comment">//    TEMP - Supplies a temporary for usage.</span>
02069 <span class="comment">//</span>
02070 <span class="comment">//    PPTE - Supplies a pointer to the PTE that corresponds to VA.</span>
02071 <span class="comment">//</span>
02072 <span class="comment">//    VA - Supplies a the virtual address of the page fault.</span>
02073 <span class="comment">//</span>
02074 <span class="comment">//    PFNHELD - Supplies TRUE if the PFN lock is held.</span>
02075 <span class="comment">//</span>
02076 <span class="comment">// Return Value:</span>
02077 <span class="comment">//</span>
02078 <span class="comment">//    None.</span>
02079 <span class="comment">//</span>
02080 <span class="comment">//--</span>
02081 
<a name="l02082"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a172">02082</a> <span class="preprocessor">#define MI_SET_PAGE_DIRTY(PPTE,VA,PFNHELD)                          \</span>
02083 <span class="preprocessor">            if ((PPTE)-&gt;u.Hard.FaultOnWrite == MM_PTE_CLEAN) {      \</span>
02084 <span class="preprocessor">                MiSetDirtyBit ((VA),(PPTE),(PFNHELD));              \</span>
02085 <span class="preprocessor">            }</span>
02086 <span class="preprocessor"></span>
02087 <span class="comment">//++</span>
02088 <span class="comment">//VOID</span>
02089 <span class="comment">//MI_NO_FAULT_FOUND(</span>
02090 <span class="comment">//    IN TEMP,</span>
02091 <span class="comment">//    IN PMMPTE PPTE,</span>
02092 <span class="comment">//    IN PVOID VA,</span>
02093 <span class="comment">//    IN PVOID PFNHELD</span>
02094 <span class="comment">//    );</span>
02095 <span class="comment">//</span>
02096 <span class="comment">// Routine Description:</span>
02097 <span class="comment">//</span>
02098 <span class="comment">//    This macro handles the case when a page fault is taken and no</span>
02099 <span class="comment">//    PTE with the valid bit clear is found.</span>
02100 <span class="comment">//</span>
02101 <span class="comment">// Arguments</span>
02102 <span class="comment">//</span>
02103 <span class="comment">//    TEMP - Supplies a temporary for usage.</span>
02104 <span class="comment">//</span>
02105 <span class="comment">//    PPTE - Supplies a pointer to the PTE that corresponds to VA.</span>
02106 <span class="comment">//</span>
02107 <span class="comment">//    VA - Supplies a the virtual address of the page fault.</span>
02108 <span class="comment">//</span>
02109 <span class="comment">//    PFNHELD - Supplies TRUE if the PFN lock is held.</span>
02110 <span class="comment">//</span>
02111 <span class="comment">// Return Value:</span>
02112 <span class="comment">//</span>
02113 <span class="comment">//    None.</span>
02114 <span class="comment">//</span>
02115 <span class="comment">//--</span>
02116 
<a name="l02117"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a173">02117</a> <span class="preprocessor">#define MI_NO_FAULT_FOUND(TEMP, PPTE, VA, PFNHELD)                  \</span>
02118 <span class="preprocessor">            if (StoreInstruction &amp;&amp; ((PPTE)-&gt;u.Hard.FaultOnWrite == MM_PTE_CLEAN)) {  \</span>
02119 <span class="preprocessor">                MiSetDirtyBit((VA),(PPTE), (PFNHELD));              \</span>
02120 <span class="preprocessor">            } else {                                                \</span>
02121 <span class="preprocessor">                KiFlushSingleTb(1, VA);                             \</span>
02122 <span class="preprocessor">            }</span>
02123 <span class="preprocessor"></span>
02124 <span class="comment">//++</span>
02125 <span class="comment">//ULONG</span>
02126 <span class="comment">//MI_CAPTURE_DIRTY_BIT_TO_PFN (</span>
02127 <span class="comment">//    IN PMMPTE PPTE,</span>
02128 <span class="comment">//    IN PMMPFN PPFN</span>
02129 <span class="comment">//    );</span>
02130 <span class="comment">//</span>
02131 <span class="comment">// Routine Description:</span>
02132 <span class="comment">//</span>
02133 <span class="comment">//    This macro gets captures the state of the dirty bit to the PFN</span>
02134 <span class="comment">//    and frees any associated page file space if the PTE has been</span>
02135 <span class="comment">//    modified element.</span>
02136 <span class="comment">//</span>
02137 <span class="comment">//    NOTE - THE PFN LOCK MUST BE HELD!</span>
02138 <span class="comment">//</span>
02139 <span class="comment">// Arguments</span>
02140 <span class="comment">//</span>
02141 <span class="comment">//    PPTE - Supplies the PTE to operate upon.</span>
02142 <span class="comment">//</span>
02143 <span class="comment">//    PPFN - Supplies a pointer to the PFN database element that corresponds</span>
02144 <span class="comment">//           to the page mapped by the PTE.</span>
02145 <span class="comment">//</span>
02146 <span class="comment">// Return Value:</span>
02147 <span class="comment">//</span>
02148 <span class="comment">//    None.</span>
02149 <span class="comment">//</span>
02150 <span class="comment">//--</span>
02151 
<a name="l02152"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a174">02152</a> <span class="preprocessor">#define MI_CAPTURE_DIRTY_BIT_TO_PFN(PPTE,PPFN)                               \</span>
02153 <span class="preprocessor">         if (((PPFN)-&gt;u3.e1.Modified == 0) &amp;&amp;                                \</span>
02154 <span class="preprocessor">             ((PPTE)-&gt;u.Hard.FaultOnWrite == MM_PTE_DIRTY)) {                       \</span>
02155 <span class="preprocessor">             (PPFN)-&gt;u3.e1.Modified = 1;                                     \</span>
02156 <span class="preprocessor">             if (((PPFN)-&gt;OriginalPte.u.Soft.Prototype == 0) &amp;&amp;              \</span>
02157 <span class="preprocessor">                          ((PPFN)-&gt;u3.e1.WriteInProgress == 0)) {            \</span>
02158 <span class="preprocessor">                 MiReleasePageFileSpace ((PPFN)-&gt;OriginalPte);               \</span>
02159 <span class="preprocessor">                 (PPFN)-&gt;OriginalPte.u.Soft.PageFileHigh = 0;                \</span>
02160 <span class="preprocessor">             }                                                               \</span>
02161 <span class="preprocessor">         }</span>
02162 <span class="preprocessor"></span>
02163 <span class="comment">//++</span>
02164 <span class="comment">//BOOLEAN</span>
02165 <span class="comment">//MI_IS_PHYSICAL_ADDRESS (</span>
02166 <span class="comment">//    IN PVOID VA</span>
02167 <span class="comment">//    );</span>
02168 <span class="comment">//</span>
02169 <span class="comment">// Routine Description:</span>
02170 <span class="comment">//</span>
02171 <span class="comment">//    This macro determines if a give virtual address is really a</span>
02172 <span class="comment">//    physical address.</span>
02173 <span class="comment">//</span>
02174 <span class="comment">// Arguments</span>
02175 <span class="comment">//</span>
02176 <span class="comment">//    VA - Supplies the virtual address.</span>
02177 <span class="comment">//</span>
02178 <span class="comment">// Return Value:</span>
02179 <span class="comment">//</span>
02180 <span class="comment">//    FALSE if it is not a physical address, TRUE if it is.</span>
02181 <span class="comment">//</span>
02182 <span class="comment">//--</span>
02183 
<a name="l02184"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a175">02184</a> <span class="preprocessor">#define MI_IS_PHYSICAL_ADDRESS(Va) \</span>
02185 <span class="preprocessor">    ((((ULONG_PTR)(Va) &gt;= KSEG43_BASE) &amp;&amp; ((ULONG_PTR)(Va) &lt; KSEG43_LIMIT)) || \</span>
02186 <span class="preprocessor">    (((ULONG_PTR)(Va) &gt;= KSEG0_BASE) &amp;&amp; ((ULONG_PTR)(Va) &lt; KSEG2_BASE)))</span>
02187 <span class="preprocessor"></span>
02188 <span class="comment">//++</span>
02189 <span class="comment">//PFN_NUMBER</span>
02190 <span class="comment">//MI_CONVERT_PHYSICAL_TO_PFN (</span>
02191 <span class="comment">//    IN PVOID VA</span>
02192 <span class="comment">//    );</span>
02193 <span class="comment">//</span>
02194 <span class="comment">// Routine Description:</span>
02195 <span class="comment">//</span>
02196 <span class="comment">//    This macro converts a physical address (see MI_IS_PHYSICAL_ADDRESS)</span>
02197 <span class="comment">//    to its corresponding physical frame number.</span>
02198 <span class="comment">//</span>
02199 <span class="comment">// Arguments</span>
02200 <span class="comment">//</span>
02201 <span class="comment">//    VA - Supplies a pointer to the physical address.</span>
02202 <span class="comment">//</span>
02203 <span class="comment">// Return Value:</span>
02204 <span class="comment">//</span>
02205 <span class="comment">//    Returns the PFN for the page.</span>
02206 <span class="comment">//</span>
02207 <span class="comment">//--</span>
02208 
<a name="l02209"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a176">02209</a> <span class="preprocessor">#define MI_CONVERT_PHYSICAL_TO_PFN(Va)                            \</span>
02210 <span class="preprocessor">    (((ULONG_PTR)(Va) &lt; KSEG0_BASE) ?                              \</span>
02211 <span class="preprocessor">        ((PFN_NUMBER)(((ULONG_PTR)(Va) - KSEG43_BASE) &gt;&gt; PAGE_SHIFT)) : \</span>
02212 <span class="preprocessor">        ((PFN_NUMBER)(((ULONG_PTR)(Va) - KSEG0_BASE) &gt;&gt; PAGE_SHIFT)))</span>
02213 <span class="preprocessor"></span>
02214 <span class="comment">//++</span>
02215 <span class="comment">// PFN_NUMBER</span>
02216 <span class="comment">// MI_CONVERT_PHYSICAL_BUS_TO_PFN(</span>
02217 <span class="comment">//   PHYSICAL_ADDRESS Pa,</span>
02218 <span class="comment">//   )</span>
02219 <span class="comment">//</span>
02220 <span class="comment">// Routine Description:</span>
02221 <span class="comment">//</span>
02222 <span class="comment">//    This macro takes a physical address and returns the pfn to which</span>
02223 <span class="comment">//    it corresponds.</span>
02224 <span class="comment">//</span>
02225 <span class="comment">// Arguments</span>
02226 <span class="comment">//</span>
02227 <span class="comment">//    Pa - Supplies the physical address to convert.</span>
02228 <span class="comment">//</span>
02229 <span class="comment">// Return Value:</span>
02230 <span class="comment">//</span>
02231 <span class="comment">//    The Pfn that corresponds to the physical address is returned.</span>
02232 <span class="comment">//</span>
02233 <span class="comment">//--</span>
02234 
<a name="l02235"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a177">02235</a> <span class="preprocessor">#define MI_CONVERT_PHYSICAL_BUS_TO_PFN(Pa) \</span>
02236 <span class="preprocessor">    ((PFN_NUMBER)((Pa).QuadPart &gt;&gt; ((CCHAR)PAGE_SHIFT)))</span>
02237 <span class="preprocessor"></span>
02238 
02239 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d1/struct__MMCOLOR__TABLES.html">_MMCOLOR_TABLES</a> {
02240     PFN_NUMBER Flink;
02241     PVOID Blink;
02242 } <a class="code" href="../../d4/d1/struct__MMCOLOR__TABLES.html">MMCOLOR_TABLES</a>, *<a class="code" href="../../d4/d1/struct__MMCOLOR__TABLES.html">PMMCOLOR_TABLES</a>;
02243 
02244 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d1/d4/struct__MMPRIMARY__COLOR__TABLES.html">_MMPRIMARY_COLOR_TABLES</a> {
02245     LIST_ENTRY ListHead;
02246 } <a class="code" href="../../d1/d4/struct__MMPRIMARY__COLOR__TABLES.html">MMPRIMARY_COLOR_TABLES</a>, *<a class="code" href="../../d1/d4/struct__MMPRIMARY__COLOR__TABLES.html">PMMPRIMARY_COLOR_TABLES</a>;
02247 
02248 
02249 <span class="preprocessor">#if MM_MAXIMUM_NUMBER_OF_COLORS &gt; 1</span>
02250 <span class="preprocessor"></span><span class="keyword">extern</span> <a class="code" href="../../d0/d4/struct__MMPFNLIST.html">MMPFNLIST</a> <a class="code" href="../../d5/d2/datamips_8c.html#a9">MmFreePagesByPrimaryColor</a>[2][<a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a55">MM_MAXIMUM_NUMBER_OF_COLORS</a>];
02251 <span class="preprocessor">#endif</span>
02252 <span class="preprocessor"></span>
<a name="l02253"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a203">02253</a> <span class="keyword">extern</span> <a class="code" href="../../d8/d8/alpha_2mialpha_8h.html#a203">PMMCOLOR_TABLES</a> <a class="code" href="../../d4/d2/datalpha_8c.html#a20">MmFreePagesByColor</a>[2];
02254 
<a name="l02255"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a204">02255</a> <span class="keyword">extern</span> ULONG <a class="code" href="../../d4/d2/datalpha_8c.html#a23">MmTotalPagesForPagingFile</a>;
02256 
<a name="l02257"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a178">02257</a> <span class="preprocessor">#define MI_PTE_LOOKUP_NEEDED ((ULONG64)0xffffffff)</span>
02258 <span class="preprocessor"></span>
02259 
02260 <span class="comment">//</span>
02261 <span class="comment">// The hardware PTE is defined in ntos\inc\alpha.h.</span>
02262 <span class="comment">//</span>
02263 <span class="comment">// Invalid PTEs have the following definition.</span>
02264 <span class="comment">//</span>
02265 
02266 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html">_MMPTE_SOFTWARE</a> {
02267     ULONGLONG Valid: 1;
02268     ULONGLONG Prototype : 1;
02269     ULONGLONG Transition : 1;
02270     ULONGLONG Protection : 5;
02271     ULONGLONG UsedPageTableEntries : <a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a103">PTE_PER_PAGE_BITS</a>;
02272     ULONGLONG Reserved : 20 - <a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a103">PTE_PER_PAGE_BITS</a>;
02273     ULONGLONG PageFileLow: 4;
02274     ULONGLONG PageFileHigh : 32;
02275 } <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html">MMPTE_SOFTWARE</a>;
02276 
02277 
02278 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html">_MMPTE_TRANSITION</a> {
02279     ULONGLONG Valid : 1;
02280     ULONGLONG Prototype : 1;
02281     ULONGLONG Transition : 1;
02282     ULONGLONG Protection : 5;
<a name="l02283"></a><a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o10">02283</a>     ULONGLONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o4">filler01</a> : 24;
02284     ULONGLONG <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html#o5">PageFrameNumber</a> : 32;
02285 } <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html">MMPTE_TRANSITION</a>;
02286 
02287 
02288 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html">_MMPTE_PROTOTYPE</a> {
02289     ULONGLONG Valid : 1;
02290     ULONGLONG Prototype : 1;
02291     ULONGLONG ReadOnly : 1;         <span class="comment">// LWFIX: remove</span>
<a name="l02292"></a><a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o8">02292</a>     ULONGLONG <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o8">Protection</a> : 5;
<a name="l02293"></a><a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o9">02293</a>     ULONGLONG <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o3">filler02</a> : 8;
<a name="l02294"></a><a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o10">02294</a>     LONGLONG <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html#o4">ProtoAddress</a> : 48;
02295 } <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html">MMPTE_PROTOTYPE</a>;
02296 
02297 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d2/d5/struct__MMPTE__LIST.html">_MMPTE_LIST</a> {
02298     ULONGLONG Valid : 1;
<a name="l02299"></a><a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o6">02299</a>     ULONGLONG <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o1">filler07</a> : 7;
02300     ULONGLONG <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o2">OneEntry</a> : 1;
<a name="l02301"></a><a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o8">02301</a>     ULONGLONG <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o3">filler03</a> : 23;
02302     ULONGLONG <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html#o4">NextEntry</a> : 32;
02303 } <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html">MMPTE_LIST</a>;
02304 
02305 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html">_MMPTE_SUBSECTION</a> {
02306     ULONGLONG Valid : 1;
02307     ULONGLONG Prototype : 1;
02308     ULONGLONG WhichPool : 1;
02309     ULONGLONG Protection : 5;
<a name="l02310"></a><a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html#o9">02310</a>     ULONGLONG <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html#o9">Filler04</a> : 8;
<a name="l02311"></a><a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html#o10">02311</a>     LONGLONG <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html#o4">SubsectionAddress</a> : 48;
02312 } <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html">MMPTE_SUBSECTION</a>;
02313 
02314 <span class="comment">//</span>
02315 <span class="comment">// A Valid Page Table Entry on a DEC AXP64 system has the following format.</span>
02316 <span class="comment">//</span>
02317 <span class="comment">// typedef struct _HARDWARE_PTE {</span>
02318 <span class="comment">//     ULONGLONG Valid : 1;</span>
02319 <span class="comment">//     ULONGLONG Reserved1 : 1;</span>
02320 <span class="comment">//     ULONGLONG FaultOnWrite : 1;</span>
02321 <span class="comment">//     ULONGLONG Reserved2 : 1;</span>
02322 <span class="comment">//     ULONGLONG Global : 1;</span>
02323 <span class="comment">//     ULONGLONG GranularityHint : 2;</span>
02324 <span class="comment">//     ULONGLONG Reserved3 : 1;</span>
02325 <span class="comment">//     ULONGLONG KernelReadAccess : 1;</span>
02326 <span class="comment">//     ULONGLONG UserReadAccess : 1;</span>
02327 <span class="comment">//     ULONGLONG Reserved4 : 2;</span>
02328 <span class="comment">//     ULONGLONG KernelWriteAccess : 1;</span>
02329 <span class="comment">//     ULONGLONG UserWriteAccess : 1;</span>
02330 <span class="comment">//     ULONGLONG Reserved5 : 2;</span>
02331 <span class="comment">//     ULONGLONG Write : 1;</span>
02332 <span class="comment">//     ULONGLONG CopyOnWrite: 1;</span>
02333 <span class="comment">//     ULONGLONG SoftwareWsIndex : 14;</span>
02334 <span class="comment">//     ULONGLONG PageFrameNumber : 32;</span>
02335 <span class="comment">// } HARDWARE_PTE, *PHARDWARE_PTE;</span>
02336 <span class="comment">//</span>
02337 
<a name="l02338"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a179">02338</a> <span class="preprocessor">#define MI_GET_PAGE_FRAME_FROM_PTE(PTE) ((PFN_NUMBER)(PTE)-&gt;u.Hard.PageFrameNumber)</span>
<a name="l02339"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a180">02339</a> <span class="preprocessor"></span><span class="preprocessor">#define MI_GET_PAGE_FRAME_FROM_TRANSITION_PTE(PTE) ((PFN_NUMBER)(PTE)-&gt;u.Trans.PageFrameNumber)</span>
<a name="l02340"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a181">02340</a> <span class="preprocessor"></span><span class="preprocessor">#define MI_GET_PROTECTION_FROM_SOFT_PTE(PTE) ((ULONG)(PTE)-&gt;u.Soft.Protection)</span>
<a name="l02341"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a182">02341</a> <span class="preprocessor"></span><span class="preprocessor">#define MI_GET_PROTECTION_FROM_TRANSITION_PTE(PTE) ((ULONG)(PTE)-&gt;u.Trans.Protection)</span>
02342 <span class="preprocessor"></span>
02343 <span class="comment">//</span>
02344 <span class="comment">// A Page Table Entry on a DEC ALPHA has the following definition.</span>
02345 <span class="comment">//</span>
02346 
02347 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d2/d4/struct__MMPTE.html">_MMPTE</a> {
02348     <span class="keyword">union  </span>{
<a name="l02349"></a><a class="code" href="../../d2/d4/struct__MMPTE.html#o9">02349</a>         ULONG_PTR <a class="code" href="../../d2/d4/struct__MMPTE.html#o0">Long</a>;
02350         HARDWARE_PTE <a class="code" href="../../d2/d4/struct__MMPTE.html#o1">Hard</a>;
02351         HARDWARE_PTE <a class="code" href="../../d2/d4/struct__MMPTE.html#o2">Flush</a>;
02352         <a class="code" href="../../d3/d5/struct__MMPTE__PROTOTYPE.html">MMPTE_PROTOTYPE</a> <a class="code" href="../../d2/d4/struct__MMPTE.html#o3">Proto</a>;
02353         <a class="code" href="../../d4/d5/struct__MMPTE__SOFTWARE.html">MMPTE_SOFTWARE</a> <a class="code" href="../../d2/d4/struct__MMPTE.html#o4">Soft</a>;
02354         <a class="code" href="../../d6/d5/struct__MMPTE__TRANSITION.html">MMPTE_TRANSITION</a> <a class="code" href="../../d2/d4/struct__MMPTE.html#o5">Trans</a>;
02355         <a class="code" href="../../d2/d5/struct__MMPTE__LIST.html">MMPTE_LIST</a> <a class="code" href="../../d2/d4/struct__MMPTE.html#o6">List</a>;
02356         <a class="code" href="../../d5/d5/struct__MMPTE__SUBSECTION.html">MMPTE_SUBSECTION</a> <a class="code" href="../../d2/d4/struct__MMPTE.html#o7">Subsect</a>;
02357         } u;
02358 } <a class="code" href="../../d2/d4/struct__MMPTE.html">MMPTE</a>, *<a class="code" href="../../d2/d4/struct__MMPTE.html">PMMPTE</a>;
02359 
02360 <span class="comment">//++</span>
02361 <span class="comment">//VOID</span>
02362 <span class="comment">//MI_WRITE_VALID_PTE (</span>
02363 <span class="comment">//    IN PMMPTE PointerPte,</span>
02364 <span class="comment">//    IN MMPTE PteContents</span>
02365 <span class="comment">//    );</span>
02366 <span class="comment">//</span>
02367 <span class="comment">// Routine Description:</span>
02368 <span class="comment">//</span>
02369 <span class="comment">//    MI_WRITE_VALID_PTE fills in the specified PTE making it valid with the</span>
02370 <span class="comment">//    specified contents.</span>
02371 <span class="comment">//</span>
02372 <span class="comment">// Arguments</span>
02373 <span class="comment">//</span>
02374 <span class="comment">//    PointerPte - Supplies a PTE to fill.</span>
02375 <span class="comment">//</span>
02376 <span class="comment">//    PteContents - Supplies the contents to put in the PTE.</span>
02377 <span class="comment">//</span>
02378 <span class="comment">// Return Value:</span>
02379 <span class="comment">//</span>
02380 <span class="comment">//    None.</span>
02381 <span class="comment">//</span>
02382 <span class="comment">//--</span>
02383 
<a name="l02384"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a183">02384</a> <span class="preprocessor">#define MI_WRITE_VALID_PTE(_PointerPte, _PteContents)    \</span>
02385 <span class="preprocessor">            (*(_PointerPte) = (_PteContents))</span>
02386 <span class="preprocessor"></span>
02387 <span class="comment">//++</span>
02388 <span class="comment">//VOID</span>
02389 <span class="comment">//MI_WRITE_INVALID_PTE (</span>
02390 <span class="comment">//    IN PMMPTE PointerPte,</span>
02391 <span class="comment">//    IN MMPTE PteContents</span>
02392 <span class="comment">//    );</span>
02393 <span class="comment">//</span>
02394 <span class="comment">// Routine Description:</span>
02395 <span class="comment">//</span>
02396 <span class="comment">//    MI_WRITE_INVALID_PTE fills in the specified PTE making it invalid with the</span>
02397 <span class="comment">//    specified contents.</span>
02398 <span class="comment">//</span>
02399 <span class="comment">// Arguments</span>
02400 <span class="comment">//</span>
02401 <span class="comment">//    PointerPte - Supplies a PTE to fill.</span>
02402 <span class="comment">//</span>
02403 <span class="comment">//    PteContents - Supplies the contents to put in the PTE.</span>
02404 <span class="comment">//</span>
02405 <span class="comment">// Return Value:</span>
02406 <span class="comment">//</span>
02407 <span class="comment">//    None.</span>
02408 <span class="comment">//</span>
02409 <span class="comment">//--</span>
02410 
<a name="l02411"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a184">02411</a> <span class="preprocessor">#define MI_WRITE_INVALID_PTE(_PointerPte, _PteContents)  \</span>
02412 <span class="preprocessor">            (*(_PointerPte) = (_PteContents))</span>
02413 <span class="preprocessor"></span>
02414 <span class="comment">//++</span>
02415 <span class="comment">//VOID</span>
02416 <span class="comment">//MI_WRITE_VALID_PTE_NEW_PROTECTION (</span>
02417 <span class="comment">//    IN PMMPTE PointerPte,</span>
02418 <span class="comment">//    IN MMPTE PteContents</span>
02419 <span class="comment">//    );</span>
02420 <span class="comment">//</span>
02421 <span class="comment">// Routine Description:</span>
02422 <span class="comment">//</span>
02423 <span class="comment">//    MI_WRITE_VALID_PTE_NEW_PROTECTION fills in the specified PTE (which was</span>
02424 <span class="comment">//    already valid) changing only the protection or the dirty bit.</span>
02425 <span class="comment">//</span>
02426 <span class="comment">// Arguments</span>
02427 <span class="comment">//</span>
02428 <span class="comment">//    PointerPte - Supplies a PTE to fill.</span>
02429 <span class="comment">//</span>
02430 <span class="comment">//    PteContents - Supplies the contents to put in the PTE.</span>
02431 <span class="comment">//</span>
02432 <span class="comment">// Return Value:</span>
02433 <span class="comment">//</span>
02434 <span class="comment">//    None.</span>
02435 <span class="comment">//</span>
02436 <span class="comment">//--</span>
02437 
<a name="l02438"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a185">02438</a> <span class="preprocessor">#define MI_WRITE_VALID_PTE_NEW_PROTECTION(_PointerPte, _PteContents)    \</span>
02439 <span class="preprocessor">            (*(_PointerPte) = (_PteContents))</span>
02440 <span class="preprocessor"></span>
02441 <span class="comment">//++</span>
02442 <span class="comment">//VOID</span>
02443 <span class="comment">//MiFillMemoryPte (</span>
02444 <span class="comment">//    IN PMMPTE Destination,</span>
02445 <span class="comment">//    IN ULONG  Length,</span>
02446 <span class="comment">//    IN MMPTE  Pattern,</span>
02447 <span class="comment">//    };</span>
02448 <span class="comment">//</span>
02449 <span class="comment">// Routine Description:</span>
02450 <span class="comment">//</span>
02451 <span class="comment">//    This function fills memory with the specified PTE pattern.</span>
02452 <span class="comment">//</span>
02453 <span class="comment">// Arguments</span>
02454 <span class="comment">//</span>
02455 <span class="comment">//    Destination - Supplies a pointer to the memory to fill.</span>
02456 <span class="comment">//</span>
02457 <span class="comment">//    Length      - Supplies the length, in bytes, of the memory to be</span>
02458 <span class="comment">//                  filled.</span>
02459 <span class="comment">//</span>
02460 <span class="comment">//    Pattern     - Supplies the PTE fill pattern.</span>
02461 <span class="comment">//</span>
02462 <span class="comment">// Return Value:</span>
02463 <span class="comment">//</span>
02464 <span class="comment">//    None.</span>
02465 <span class="comment">//</span>
02466 <span class="comment">//--</span>
02467 
<a name="l02468"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a186">02468</a> <span class="preprocessor">#define MiFillMemoryPte(Destination, Length, Pattern) \</span>
02469 <span class="preprocessor">    RtlFillMemoryUlonglong((Destination), (Length), (Pattern))</span>
02470 <span class="preprocessor"></span>
02471 <span class="comment">//++</span>
02472 <span class="comment">//BOOLEAN</span>
02473 <span class="comment">//MI_IS_PAGE_TABLE_ADDRESS (</span>
02474 <span class="comment">//    IN PVOID VA</span>
02475 <span class="comment">//    );</span>
02476 <span class="comment">//</span>
02477 <span class="comment">// Routine Description:</span>
02478 <span class="comment">//</span>
02479 <span class="comment">//    This macro takes a virtual address and determines if</span>
02480 <span class="comment">//    it is a page table address.</span>
02481 <span class="comment">//</span>
02482 <span class="comment">// Arguments</span>
02483 <span class="comment">//</span>
02484 <span class="comment">//    VA - Supplies a virtual address.</span>
02485 <span class="comment">//</span>
02486 <span class="comment">// Return Value:</span>
02487 <span class="comment">//</span>
02488 <span class="comment">//    TRUE if the address is a page table address, FALSE if not.</span>
02489 <span class="comment">//</span>
02490 <span class="comment">//--</span>
02491 
<a name="l02492"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a187">02492</a> <span class="preprocessor">#define MI_IS_PAGE_TABLE_ADDRESS(VA)   \</span>
02493 <span class="preprocessor">            ((PVOID)(VA) &gt;= (PVOID)PTE_BASE &amp;&amp; (PVOID)(VA) &lt;= (PVOID)PDE_TOP)</span>
02494 <span class="preprocessor"></span>
02495 <span class="comment">//++</span>
02496 <span class="comment">//BOOLEAN</span>
02497 <span class="comment">//MI_IS_KERNEL_PAGE_TABLE_ADDRESS (</span>
02498 <span class="comment">//    IN PVOID VA</span>
02499 <span class="comment">//    );</span>
02500 <span class="comment">//</span>
02501 <span class="comment">// Routine Description:</span>
02502 <span class="comment">//</span>
02503 <span class="comment">//    This macro takes a virtual address and determines if</span>
02504 <span class="comment">//    it is a page table address for a kernel address.</span>
02505 <span class="comment">//</span>
02506 <span class="comment">// Arguments</span>
02507 <span class="comment">//</span>
02508 <span class="comment">//    VA - Supplies a virtual address.</span>
02509 <span class="comment">//</span>
02510 <span class="comment">// Return Value:</span>
02511 <span class="comment">//</span>
02512 <span class="comment">//    TRUE if the address is a kernel page table address, FALSE if not.</span>
02513 <span class="comment">//</span>
02514 <span class="comment">//--</span>
02515 
<a name="l02516"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a188">02516</a> <span class="preprocessor">#define MI_IS_KERNEL_PAGE_TABLE_ADDRESS(VA)   \</span>
02517 <span class="preprocessor">            ((PVOID)(VA) &gt;= (PVOID)MiGetPteAddress(MmSystemRangeStart) &amp;&amp; (PVOID)(VA) &lt;= (PVOID)PDE_TOP)</span>
02518 <span class="preprocessor"></span>
02519 
02520 <span class="comment">//++</span>
02521 <span class="comment">//BOOLEAN</span>
02522 <span class="comment">//MI_IS_PAGE_DIRECTORY_ADDRESS (</span>
02523 <span class="comment">//    IN PVOID VA</span>
02524 <span class="comment">//    );</span>
02525 <span class="comment">//</span>
02526 <span class="comment">// Routine Description:</span>
02527 <span class="comment">//</span>
02528 <span class="comment">//    This macro takes a virtual address and determines if</span>
02529 <span class="comment">//    it is a page directory address.</span>
02530 <span class="comment">//</span>
02531 <span class="comment">// Arguments</span>
02532 <span class="comment">//</span>
02533 <span class="comment">//    VA - Supplies a virtual address.</span>
02534 <span class="comment">//</span>
02535 <span class="comment">// Return Value:</span>
02536 <span class="comment">//</span>
02537 <span class="comment">//    TRUE if the address is a page directory address, FALSE if not.</span>
02538 <span class="comment">//</span>
02539 <span class="comment">//--</span>
02540 
<a name="l02541"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a189">02541</a> <span class="preprocessor">#define MI_IS_PAGE_DIRECTORY_ADDRESS(VA)   \</span>
02542 <span class="preprocessor">            ((PVOID)(VA) &gt;= (PVOID)PDE_UBASE &amp;&amp; (PVOID)(VA) &lt;= (PVOID)PDE_TOP)</span>
02543 <span class="preprocessor"></span>
02544 
02545 <span class="comment">//++</span>
02546 <span class="comment">//BOOLEAN</span>
02547 <span class="comment">//MI_IS_HYPER_SPACE_ADDRESS (</span>
02548 <span class="comment">//    IN PVOID VA</span>
02549 <span class="comment">//    );</span>
02550 <span class="comment">//</span>
02551 <span class="comment">// Routine Description:</span>
02552 <span class="comment">//</span>
02553 <span class="comment">//    This macro takes a virtual address and determines if</span>
02554 <span class="comment">//    it is a hyper space address.</span>
02555 <span class="comment">//</span>
02556 <span class="comment">// Arguments</span>
02557 <span class="comment">//</span>
02558 <span class="comment">//    VA - Supplies a virtual address.</span>
02559 <span class="comment">//</span>
02560 <span class="comment">// Return Value:</span>
02561 <span class="comment">//</span>
02562 <span class="comment">//    TRUE if the address is a hyper space address, FALSE if not.</span>
02563 <span class="comment">//</span>
02564 <span class="comment">//--</span>
02565 
<a name="l02566"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a190">02566</a> <span class="preprocessor">#define MI_IS_HYPER_SPACE_ADDRESS(VA)   \</span>
02567 <span class="preprocessor">            ((PVOID)(VA) &gt;= (PVOID)HYPER_SPACE &amp;&amp; (PVOID)(VA) &lt;= (PVOID)HYPER_SPACE_END)</span>
02568 <span class="preprocessor"></span>
02569 
02570 <span class="comment">//++</span>
02571 <span class="comment">//BOOLEAN</span>
02572 <span class="comment">//MI_IS_PROCESS_SPACE_ADDRESS (</span>
02573 <span class="comment">//    IN PVOID VA</span>
02574 <span class="comment">//    );</span>
02575 <span class="comment">//</span>
02576 <span class="comment">// Routine Description:</span>
02577 <span class="comment">//</span>
02578 <span class="comment">//    This macro takes a virtual address and determines if</span>
02579 <span class="comment">//    it is a process-specific address.  This is an address in user space</span>
02580 <span class="comment">//    or page table pages or hyper space.</span>
02581 <span class="comment">//</span>
02582 <span class="comment">// Arguments</span>
02583 <span class="comment">//</span>
02584 <span class="comment">//    VA - Supplies a virtual address.</span>
02585 <span class="comment">//</span>
02586 <span class="comment">// Return Value:</span>
02587 <span class="comment">//</span>
02588 <span class="comment">//    TRUE if the address is a process-specific address, FALSE if not.</span>
02589 <span class="comment">//</span>
02590 <span class="comment">//--</span>
02591 
<a name="l02592"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a191">02592</a> <span class="preprocessor">#define MI_IS_PROCESS_SPACE_ADDRESS(VA)   \</span>
02593 <span class="preprocessor">            (((PVOID)(VA) &lt;= (PVOID)MM_HIGHEST_USER_ADDRESS) || \</span>
02594 <span class="preprocessor">             ((PVOID)(VA) &gt;= (PVOID)PTE_BASE &amp;&amp; (PVOID)(VA) &lt;= (PVOID)HYPER_SPACE_END))</span>
02595 <span class="preprocessor"></span>
02596 <span class="comment">//++</span>
02597 <span class="comment">//BOOLEAN</span>
02598 <span class="comment">//MI_IS_PTE_PROTOTYPE (</span>
02599 <span class="comment">//    IN PMMPTE PTE</span>
02600 <span class="comment">//    );</span>
02601 <span class="comment">//</span>
02602 <span class="comment">// Routine Description:</span>
02603 <span class="comment">//</span>
02604 <span class="comment">//    This macro takes a PTE address and determines if it is a prototype PTE.</span>
02605 <span class="comment">//</span>
02606 <span class="comment">// Arguments</span>
02607 <span class="comment">//</span>
02608 <span class="comment">//    PTE - Supplies the virtual address of the PTE to check.</span>
02609 <span class="comment">//</span>
02610 <span class="comment">// Return Value:</span>
02611 <span class="comment">//</span>
02612 <span class="comment">//    TRUE if the PTE is in a segment (ie, a prototype PTE), FALSE if not.</span>
02613 <span class="comment">//</span>
02614 <span class="comment">//--</span>
02615 
<a name="l02616"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a192">02616</a> <span class="preprocessor">#define MI_IS_PTE_PROTOTYPE(PTE)   \</span>
02617 <span class="preprocessor">            ((PTE) &gt; (PMMPTE)PDE_TOP)</span>
02618 <span class="preprocessor"></span>
02619 <span class="comment">//++</span>
02620 <span class="comment">//BOOLEAN</span>
02621 <span class="comment">//MI_IS_SYSTEM_CACHE_ADDRESS (</span>
02622 <span class="comment">//    IN PVOID VA</span>
02623 <span class="comment">//    );</span>
02624 <span class="comment">//</span>
02625 <span class="comment">// Routine Description:</span>
02626 <span class="comment">//</span>
02627 <span class="comment">//    This macro takes a virtual address and determines if</span>
02628 <span class="comment">//    it is a system cache address.</span>
02629 <span class="comment">//</span>
02630 <span class="comment">// Arguments</span>
02631 <span class="comment">//</span>
02632 <span class="comment">//    VA - Supplies a virtual address.</span>
02633 <span class="comment">//</span>
02634 <span class="comment">// Return Value:</span>
02635 <span class="comment">//</span>
02636 <span class="comment">//    TRUE if the address is in the system cache, FALSE if not.</span>
02637 <span class="comment">//</span>
02638 <span class="comment">//--</span>
02639 
<a name="l02640"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a193">02640</a> <span class="preprocessor">#define MI_IS_SYSTEM_CACHE_ADDRESS(VA)                      \</span>
02641 <span class="preprocessor">         (((PVOID)(VA) &gt;= (PVOID)MmSystemCacheStart &amp;&amp;      \</span>
02642 <span class="preprocessor">                     (PVOID)(VA) &lt;= (PVOID)MmSystemCacheEnd))</span>
02643 <span class="preprocessor"></span>
02644 <span class="comment">//++</span>
02645 <span class="comment">//VOID</span>
02646 <span class="comment">//MI_BARRIER_SYNCHRONIZE (</span>
02647 <span class="comment">//    IN ULONG TimeStamp</span>
02648 <span class="comment">//    );</span>
02649 <span class="comment">//</span>
02650 <span class="comment">// Routine Description:</span>
02651 <span class="comment">//</span>
02652 <span class="comment">//    MI_BARRIER_SYNCHRONIZE compares the argument timestamp against the</span>
02653 <span class="comment">//    current IPI barrier sequence stamp.  When equal, all processors will</span>
02654 <span class="comment">//    issue memory barriers to ensure that newly created pages remain coherent.</span>
02655 <span class="comment">//</span>
02656 <span class="comment">//    When a page is put in the zeroed or free page list the current</span>
02657 <span class="comment">//    barrier sequence stamp is read (interlocked - this is necessary</span>
02658 <span class="comment">//    to get the correct value - memory barriers won't do the trick)</span>
02659 <span class="comment">//    and stored in the pfn entry for the page. The current barrier</span>
02660 <span class="comment">//    sequence stamp is maintained by the IPI send logic and is</span>
02661 <span class="comment">//    incremented (interlocked) when the target set of an IPI send</span>
02662 <span class="comment">//    includes all processors, but the one doing the send. When a page</span>
02663 <span class="comment">//    is needed its sequence number is compared against the current</span>
02664 <span class="comment">//    barrier sequence number.  If it is equal, then the contents of</span>
02665 <span class="comment">//    the page may not be coherent on all processors, and an IPI must</span>
02666 <span class="comment">//    be sent to all processors to ensure a memory barrier is</span>
02667 <span class="comment">//    executed (generic call can be used for this). Sending the IPI</span>
02668 <span class="comment">//    automatically updates the barrier sequence number. The compare</span>
02669 <span class="comment">//    is for equality as this is the only value that requires the IPI</span>
02670 <span class="comment">//    (i.e., the sequence number wraps, values in both directions are</span>
02671 <span class="comment">//    older). When a page is removed in this fashion and either found</span>
02672 <span class="comment">//    to be coherent or made coherent, it cannot be modified between</span>
02673 <span class="comment">//    that time and writing the PTE. If the page is modified between</span>
02674 <span class="comment">//    these times, then an IPI must be sent.</span>
02675 <span class="comment">//</span>
02676 <span class="comment">// Arguments</span>
02677 <span class="comment">//</span>
02678 <span class="comment">//    TimeStamp - Supplies the timestamp at the time when the page was zeroed.</span>
02679 <span class="comment">//</span>
02680 <span class="comment">// Return Value:</span>
02681 <span class="comment">//</span>
02682 <span class="comment">//    None.</span>
02683 <span class="comment">//</span>
02684 <span class="comment">//--</span>
02685 
02686 <span class="preprocessor">#if defined(NT_UP)</span>
02687 <span class="preprocessor"></span><span class="preprocessor">#define MI_BARRIER_SYNCHRONIZE(TimeStamp)               \</span>
02688 <span class="preprocessor">        __MB();</span>
02689 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l02690"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a194">02690</a> <span class="preprocessor"></span><span class="preprocessor">#define MI_BARRIER_SYNCHRONIZE(TimeStamp)               \</span>
02691 <span class="preprocessor">        if ((ULONG)TimeStamp == KeReadMbTimeStamp()) {  \</span>
02692 <span class="preprocessor">            KeSynchronizeMemoryAccess();                \</span>
02693 <span class="preprocessor">        }</span>
02694 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
02695 <span class="preprocessor"></span>
02696 <span class="comment">//++</span>
02697 <span class="comment">//VOID</span>
02698 <span class="comment">//MI_BARRIER_STAMP_ZEROED_PAGE (</span>
02699 <span class="comment">//    IN PULONG PointerTimeStamp</span>
02700 <span class="comment">//    );</span>
02701 <span class="comment">//</span>
02702 <span class="comment">// Routine Description:</span>
02703 <span class="comment">//</span>
02704 <span class="comment">//    MI_BARRIER_STAMP_ZEROED_PAGE issues an interlocked read to get the</span>
02705 <span class="comment">//    current IPI barrier sequence stamp.  This is called AFTER a page is</span>
02706 <span class="comment">//    zeroed.</span>
02707 <span class="comment">//</span>
02708 <span class="comment">// Arguments</span>
02709 <span class="comment">//</span>
02710 <span class="comment">//    PointerTimeStamp - Supplies a timestamp pointer to fill with the</span>
02711 <span class="comment">//                       current IPI barrier sequence stamp.</span>
02712 <span class="comment">//</span>
02713 <span class="comment">// Return Value:</span>
02714 <span class="comment">//</span>
02715 <span class="comment">//    None.</span>
02716 <span class="comment">//</span>
02717 <span class="comment">//--</span>
02718 
02719 <span class="preprocessor">#if defined(NT_UP)</span>
02720 <span class="preprocessor"></span><span class="preprocessor">#define MI_BARRIER_STAMP_ZEROED_PAGE(PointerTimeStamp) NOTHING</span>
02721 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l02722"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a195">02722</a> <span class="preprocessor"></span><span class="preprocessor">#define MI_BARRIER_STAMP_ZEROED_PAGE(PointerTimeStamp) (*(PULONG)PointerTimeStamp = KeReadMbTimeStamp())</span>
02723 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
02724 <span class="preprocessor"></span>
02725 <span class="comment">//++</span>
02726 <span class="comment">//VOID</span>
02727 <span class="comment">//MI_FLUSH_SINGLE_SESSION_TB (</span>
02728 <span class="comment">//    IN PVOID Virtual,</span>
02729 <span class="comment">//    IN ULONG Invalid,</span>
02730 <span class="comment">//    IN LOGICAL AllProcessors,</span>
02731 <span class="comment">//    IN PMMPTE PtePointer,</span>
02732 <span class="comment">//    IN MMPTE PteValue,</span>
02733 <span class="comment">//    IN MMPTE PreviousPte</span>
02734 <span class="comment">//    );</span>
02735 <span class="comment">//</span>
02736 <span class="comment">// Routine Description:</span>
02737 <span class="comment">//</span>
02738 <span class="comment">//    MI_FLUSH_SINGLE_SESSION_TB flushes the requested single address</span>
02739 <span class="comment">//    translation from the TB.  </span>
02740 <span class="comment">//</span>
02741 <span class="comment">//    Since Alpha supports ASNs and session space doesn't have one, the entire</span>
02742 <span class="comment">//    TB needs to be flushed.</span>
02743 <span class="comment">//</span>
02744 <span class="comment">// Arguments</span>
02745 <span class="comment">//</span>
02746 <span class="comment">//    Virtual - Supplies the virtual address to invalidate.</span>
02747 <span class="comment">//</span>
02748 <span class="comment">//    Invalid - TRUE if invalidating.</span>
02749 <span class="comment">//</span>
02750 <span class="comment">//    AllProcessors - TRUE if all processors need to be IPI'd.</span>
02751 <span class="comment">//</span>
02752 <span class="comment">//    PtePointer - Supplies the PTE to invalidate.</span>
02753 <span class="comment">//</span>
02754 <span class="comment">//    PteValue - Supplies the new PTE value.</span>
02755 <span class="comment">//</span>
02756 <span class="comment">//    PreviousPte - The previous PTE value is returned here.</span>
02757 <span class="comment">//</span>
02758 <span class="comment">// Return Value:</span>
02759 <span class="comment">//</span>
02760 <span class="comment">//    None.</span>
02761 <span class="comment">//</span>
02762 <span class="comment">//--</span>
02763 
<a name="l02764"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a196">02764</a> <span class="preprocessor">#define MI_FLUSH_SINGLE_SESSION_TB(Virtual, Invalid, AllProcessors, PtePointer, PteValue, PreviousPte) \</span>
02765 <span class="preprocessor">    PreviousPte.u.Flush = *PtePointer;                  \</span>
02766 <span class="preprocessor">    *PtePointer = PteValue;                             \</span>
02767 <span class="preprocessor">    KeFlushEntireTb (TRUE, TRUE);</span>
02768 <span class="preprocessor"></span>
02769 
02770 <span class="comment">//++</span>
02771 <span class="comment">//VOID</span>
02772 <span class="comment">//MI_FLUSH_ENTIRE_SESSION_TB (</span>
02773 <span class="comment">//    IN ULONG Invalid,</span>
02774 <span class="comment">//    IN LOGICAL AllProcessors</span>
02775 <span class="comment">//    );</span>
02776 <span class="comment">//</span>
02777 <span class="comment">// Routine Description:</span>
02778 <span class="comment">//</span>
02779 <span class="comment">//    MI_FLUSH_ENTIRE_SESSION_TB flushes the entire TB on Alphas since</span>
02780 <span class="comment">//    the Alpha supports ASNs.</span>
02781 <span class="comment">//</span>
02782 <span class="comment">// Arguments</span>
02783 <span class="comment">//</span>
02784 <span class="comment">//    Invalid - TRUE if invalidating.</span>
02785 <span class="comment">//</span>
02786 <span class="comment">//    AllProcessors - TRUE if all processors need to be IPI'd.</span>
02787 <span class="comment">//</span>
02788 <span class="comment">// Return Value:</span>
02789 <span class="comment">//</span>
02790 <span class="comment">//    None.</span>
02791 <span class="comment">//</span>
02792 
<a name="l02793"></a><a class="code" href="../../d9/d8/axp64_2mialpha_8h.html#a197">02793</a> <span class="preprocessor">#define MI_FLUSH_ENTIRE_SESSION_TB(Invalid, AllProcessors) \</span>
02794 <span class="preprocessor">    KeFlushEntireTb (Invalid, AllProcessors);</span>
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:40:48 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
