VPR FPGA Placement and Routing.
Version: 8.1.0-dev+v8.0.0-10995-gf13f87b5a
Revision: v8.0.0-10995-gf13f87b5a
Compiled: 2024-08-16T10:51:08
Compiler: GNU 11.4.0 on Linux-5.10.16.3-microsoft-standard-WSL2 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/moises-leiva/vtr-verilog-to-routing/vpr/vpr /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml log2_32b_syn.pre-vpr.blif --route_chan_width 200 --tech_properties /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/tech/PTM_45nm/45nm.xml --power


Architecture file: /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml
Circuit name: log2_32b_syn.pre-vpr

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 16.9 MiB, delta_rss +2.4 MiB)

Timing analysis: ON
Circuit netlist file: log2_32b_syn.pre-vpr.net
Circuit placement file: log2_32b_syn.pre-vpr.place
Circuit routing file: log2_32b_syn.pre-vpr.route
Circuit SDC file: log2_32b_syn.pre-vpr.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 200
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.05 seconds (max_rss 25.1 MiB, delta_rss +8.2 MiB)
Circuit file: log2_32b_syn.pre-vpr.blif
# Load circuit
# Load circuit took 0.12 seconds (max_rss 42.3 MiB, delta_rss +17.1 MiB)
# Clean circuit
Absorbed 4 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.01 seconds (max_rss 42.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.02 seconds (max_rss 42.3 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 42.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 8285
    .input :      32
    .output:      32
    6-LUT  :    8221
  Nets  : 8253
    Avg Fanout:     4.5
    Max Fanout:   297.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Load Activity File
Warning 2: Net clk found in activity file, but it does not exist in the .blif file.
Warning 3: Net rst found in activity file, but it does not exist in the .blif file.
Warning 4: Net result~0 found in activity file, but it does not exist in the .blif file.
Warning 5: Net result~1 found in activity file, but it does not exist in the .blif file.
Warning 6: Net result~2 found in activity file, but it does not exist in the .blif file.
Warning 7: Net result~3 found in activity file, but it does not exist in the .blif file.
# Load Activity File took 0.01 seconds (max_rss 42.8 MiB, delta_rss +0.0 MiB)
# Build Timing Graph
  Timing Graph Nodes: 45310
  Timing Graph Edges: 74082
  Timing Graph Levels: 134
# Build Timing Graph took 0.12 seconds (max_rss 50.9 MiB, delta_rss +8.1 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'log2_32b_syn.pre-vpr.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 50.9 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'log2_32b_syn.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 8285, total nets: 8253, total inputs: 32, total outputs: 32
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   331/8285      3%                           21     8 x 8     
Failed route at end, repack cluster trying detailed routing at each stage.
   662/8285      7%                           43    10 x 10    
   993/8285     11%                           65    12 x 12    
  1324/8285     15%                           86    13 x 13    
  1655/8285     19%                          109    15 x 15    
  1986/8285     23%                          131    16 x 16    
  2317/8285     27%                          154    17 x 17    
  2648/8285     31%                          176    18 x 18    
  2979/8285     35%                          198    19 x 19    
  3310/8285     39%                          220    19 x 19    
  3641/8285     43%                          243    21 x 21    
  3972/8285     47%                          263    21 x 21    
  4303/8285     51%                          285    22 x 22    
  4634/8285     55%                          307    23 x 23    
  4965/8285     59%                          328    23 x 23    
  5296/8285     63%                          350    24 x 24    
  5627/8285     67%                          372    25 x 25    
  5958/8285     71%                          395    26 x 26    
  6289/8285     75%                          420    26 x 26    
  6620/8285     79%                          446    27 x 27    
  6951/8285     83%                          471    27 x 27    
  7282/8285     87%                          497    29 x 29    
  7613/8285     91%                          528    29 x 29    
  7944/8285     95%                          559    30 x 30    
  8275/8285     99%                          664    31 x 31    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 5693
  LEs used for logic and registers    : 0
  LEs used for logic only             : 5693
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.0013667 sec
Full Max Req/Worst Slack updates 1 in 7.3e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.002391 sec
FPGA sized to 31 x 31 (auto)
Device Utilization: 0.66 (target 1.00)
	Block Utilization: 0.07 Type: io
	Block Utilization: 0.98 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         64                                    0.5                          0.5   
       clb        626                                34.8962                      7.80511   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 3335 out of 8253 nets, 4918 nets not absorbed.

Netlist conversion complete.

# Packing took 9.30 seconds (max_rss 113.6 MiB, delta_rss +62.7 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'log2_32b_syn.pre-vpr.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 1.01562 seconds).
Warning 8: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 1.07 seconds (max_rss 147.0 MiB, delta_rss +33.4 MiB)
Warning 9: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io              : 64
   inpad          : 32
   outpad         : 32
  clb             : 626
   fle            : 5693
    lut5inter     : 2767
     ble5         : 5295
      flut5       : 5295
       lut5       : 5295
        lut       : 5295
    ble6          : 2926
     lut6         : 2926
      lut         : 2926

# Create Device
## Build Device Grid
FPGA sized to 31 x 31: 961 grid tiles (auto)

Resource usage...
	Netlist
		64	blocks of type: io
	Architecture
		928	blocks of type: io
	Netlist
		626	blocks of type: clb
	Architecture
		638	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		21	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		16	blocks of type: memory

Device Utilization: 0.66 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.07 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.98 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.01 seconds (max_rss 147.0 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:56234
OPIN->CHANX/CHANY edge count before creating direct connections: 324480
OPIN->CHANX/CHANY edge count after creating direct connections: 325096
CHAN->CHAN type edge count:1791784
## Build routing resource graph took 2.03 seconds (max_rss 179.0 MiB, delta_rss +32.0 MiB)
  RR Graph Nodes: 177844
  RR Graph Edges: 2173114
# Create Device took 2.15 seconds (max_rss 179.0 MiB, delta_rss +32.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 4.46 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 10: Found no more ample locations for SOURCE in io
Warning 11: Found no more ample locations for OPIN in io
Warning 12: Found no more ample locations for SOURCE in clb
Warning 13: Found no more ample locations for OPIN in clb
Warning 14: Found no more ample locations for SOURCE in mult_36
Warning 15: Found no more ample locations for OPIN in mult_36
Warning 16: Found no more ample locations for SOURCE in memory
Warning 17: Found no more ample locations for OPIN in memory
## Computing src/opin lookahead took 0.04 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 4.50 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
# Computing placement delta delay look-up took 0.00 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.01 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

There are 21877 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 180774

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 903.871 td_cost: 1.45701e-05
Initial placement estimated Critical Path Delay (CPD): 92.0492 ns
Initial placement estimated setup Total Negative Slack (sTNS): -2481.82 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -92.0492 ns

Initial placement estimated setup slack histogram:
[ -9.2e-08: -8.3e-08) 27 ( 84.4%) |************************************************
[ -8.3e-08: -7.4e-08)  1 (  3.1%) |**
[ -7.4e-08: -6.5e-08)  0 (  0.0%) |
[ -6.5e-08: -5.5e-08)  0 (  0.0%) |
[ -5.5e-08: -4.6e-08)  0 (  0.0%) |
[ -4.6e-08: -3.7e-08)  0 (  0.0%) |
[ -3.7e-08: -2.8e-08)  0 (  0.0%) |
[ -2.8e-08: -1.9e-08)  0 (  0.0%) |
[ -1.9e-08: -9.6e-09)  0 (  0.0%) |
[ -9.6e-09: -4.8e-10)  4 ( 12.5%) |*******
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3047
Warning 18: Starting t: 247 of 690 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.1 3.1e-04   0.921     773.55 1.2648e-05  87.176  -2.35e+03  -87.176   0.510  0.0441   30.0     1.00      3047  0.200
   2    0.1 2.9e-04   0.946     668.28 1.1429e-05  75.574  -2.03e+03  -75.574   0.497  0.0324   30.0     1.00      6094  0.950
   3    0.1 2.8e-04   0.969     605.82 1.08e-05    69.788  -1.87e+03  -69.788   0.460  0.0175   30.0     1.00      9141  0.950
   4    0.1 2.7e-04   0.985     578.21 1.0382e-05  64.992  -1.74e+03  -64.992   0.436  0.0108   30.0     1.00     12188  0.950
   5    0.1 2.5e-04   0.981     552.45 1.0093e-05  64.292  -1.72e+03  -64.292   0.396  0.0104   29.9     1.03     15235  0.950
   6    0.1 2.4e-04   0.986     530.71 9.3301e-06  61.887  -1.67e+03  -61.887   0.362  0.0106   28.6     1.34     18282  0.950
   7    0.1 2.3e-04   0.985     513.09 8.2452e-06  62.120  -1.65e+03  -62.120   0.330  0.0061   26.4     1.88     21329  0.950
   8    0.1 2.2e-04   0.988     503.03 7.17e-06    59.602   -1.6e+03  -59.602   0.326  0.0052   23.5     2.58     24376  0.950
   9    0.1 2.1e-04   0.990     494.33 6.5882e-06  58.965  -1.58e+03  -58.965   0.319  0.0045   20.8     3.23     27423  0.950
  10    0.1 2.0e-04   0.990     489.45 5.9652e-06  58.840  -1.56e+03  -58.840   0.301  0.0046   18.3     3.83     30470  0.950
  11    0.1 1.9e-04   0.998     484.23 5.6245e-06  57.715  -1.54e+03  -57.715   0.275  0.0019   15.7     4.45     33517  0.950
  12    0.1 1.8e-04   0.996     483.74 5.3699e-06  56.040  -1.51e+03  -56.040   0.266  0.0028   13.1     5.07     36564  0.950
  13    0.1 1.7e-04   0.998     483.55 5.184e-06   54.734  -1.47e+03  -54.734   0.270  0.0016   10.9     5.62     39611  0.950
  14    0.1 1.6e-04   0.995     479.22 4.9891e-06  54.251  -1.44e+03  -54.251   0.252  0.0026    9.0     6.06     42658  0.950
  15    0.1 1.5e-04   0.993     472.34 4.644e-06   54.783  -1.46e+03  -54.783   0.268  0.0049    7.3     6.47     45705  0.950
  16    0.1 1.4e-04   0.998     467.12 4.5904e-06  54.697  -1.45e+03  -54.697   0.246  0.0028    6.1     6.78     48752  0.950
  17    0.1 1.4e-04   0.994     461.35 4.4524e-06  55.455  -1.46e+03  -55.455   0.262  0.0033    4.9     7.06     51799  0.950
  18    0.1 1.3e-04   0.995     456.99 4.3093e-06  53.141  -1.42e+03  -53.141   0.364  0.0023    4.0     7.27     54846  0.950
  19    0.1 1.2e-04   0.998     455.02 4.419e-06   53.360  -1.41e+03  -53.360   0.375  0.0012    3.7     7.35     57893  0.950
  20    0.1 1.2e-04   0.996     452.25 4.2404e-06  53.469  -1.42e+03  -53.469   0.354  0.0024    3.5     7.40     60940  0.950
  21    0.1 1.1e-04   0.997     450.61 4.2577e-06  52.511   -1.4e+03  -52.511   0.335  0.0012    3.2     7.48     63987  0.950
  22    0.1 1.1e-04   0.996     447.95 4.1696e-06  53.047  -1.42e+03  -53.047   0.429  0.0024    2.8     7.56     67034  0.950
  23    0.1 1.0e-04   0.998     446.30 4.2666e-06  51.672  -1.38e+03  -51.672   0.406  0.0016    2.8     7.56     70081  0.950
  24    0.1 9.5e-05   0.996     443.27 4.3197e-06  51.401  -1.37e+03  -51.401   0.394  0.0014    2.7     7.59     73128  0.950
  25    0.1 9.1e-05   0.997     440.44 4.0624e-06  51.777  -1.38e+03  -51.777   0.385  0.0016    2.6     7.62     76175  0.950
  26    0.1 8.6e-05   0.996     437.79 4.156e-06   51.616  -1.38e+03  -51.616   0.354  0.0021    2.4     7.65     79222  0.950
  27    0.1 8.2e-05   0.997     436.97 4.1009e-06  52.051  -1.38e+03  -52.051   0.353  0.0018    2.2     7.70     82269  0.950
  28    0.1 7.8e-05   0.996     435.76 4.1174e-06  51.533  -1.37e+03  -51.533   0.320  0.0020    2.0     7.75     85316  0.950
  29    0.1 7.4e-05   0.997     433.85 4.1658e-06  50.670  -1.36e+03  -50.670   0.437  0.0015    1.8     7.81     88363  0.950
  30    0.1 7.0e-05   0.997     432.83 4.0935e-06  51.539  -1.37e+03  -51.539   0.416  0.0017    1.8     7.81     91410  0.950
  31    0.1 6.7e-05   0.997     431.89 3.981e-06   51.967  -1.38e+03  -51.967   0.387  0.0010    1.8     7.82     94457  0.950
  32    0.1 6.3e-05   0.999     432.54 4.1402e-06  49.691  -1.34e+03  -49.691   0.396  0.0007    1.7     7.84     97504  0.950
  33    0.1 6.0e-05   0.998     431.68 4.0309e-06  50.501  -1.35e+03  -50.501   0.365  0.0014    1.6     7.86    100551  0.950
  34    0.1 5.7e-05   1.000     429.09 4.1347e-06  49.923  -1.33e+03  -49.923   0.371  0.0006    1.5     7.89    103598  0.950
  35    0.1 5.4e-05   0.998     427.62 4.0202e-06  51.616  -1.37e+03  -51.616   0.347  0.0018    1.4     7.91    106645  0.950
  36    0.1 5.2e-05   0.998     426.38 3.9433e-06  51.342  -1.37e+03  -51.342   0.324  0.0007    1.2     7.94    109692  0.950
  37    0.1 4.9e-05   1.000     426.39 3.8849e-06  50.922  -1.37e+03  -50.922   0.314  0.0008    1.1     7.98    112739  0.950
  38    0.1 4.6e-05   0.998     426.30 3.8146e-06  50.886  -1.37e+03  -50.886   0.310  0.0009    1.0     8.00    115786  0.950
  39    0.1 4.4e-05   0.999     425.18 3.9944e-06  50.922  -1.35e+03  -50.922   0.302  0.0007    1.0     8.00    118833  0.950
  40    0.1 4.2e-05   0.999     424.05 3.9995e-06  51.340  -1.36e+03  -51.340   0.269  0.0008    1.0     8.00    121880  0.950
  41    0.1 4.0e-05   0.999     423.55 4.0121e-06  50.835  -1.35e+03  -50.835   0.259  0.0008    1.0     8.00    124927  0.950
  42    0.1 3.8e-05   0.999     422.78 4.0072e-06  49.528  -1.33e+03  -49.528   0.246  0.0005    1.0     8.00    127974  0.950
  43    0.1 3.6e-05   1.000     423.14 4.0083e-06  49.139  -1.32e+03  -49.139   0.249  0.0003    1.0     8.00    131021  0.950
  44    0.1 3.4e-05   1.000     422.92 3.8966e-06  50.726  -1.34e+03  -50.726   0.232  0.0004    1.0     8.00    134068  0.950
  45    0.1 3.2e-05   0.999     422.59 3.8771e-06  50.520  -1.36e+03  -50.520   0.231  0.0007    1.0     8.00    137115  0.950
  46    0.1 3.1e-05   0.999     422.12 3.9145e-06  49.931  -1.34e+03  -49.931   0.205  0.0006    1.0     8.00    140162  0.950
  47    0.1 2.9e-05   0.999     421.47 3.8608e-06  49.537  -1.33e+03  -49.537   0.188  0.0009    1.0     8.00    143209  0.950
  48    0.1 2.8e-05   1.000     421.11 3.8677e-06  49.521  -1.33e+03  -49.521   0.184  0.0002    1.0     8.00    146256  0.950
  49    0.1 2.6e-05   0.999     420.41 3.9137e-06  49.372  -1.33e+03  -49.372   0.170  0.0005    1.0     8.00    149303  0.950
  50    0.1 2.5e-05   1.000     420.33 3.849e-06   49.604  -1.34e+03  -49.604   0.164  0.0002    1.0     8.00    152350  0.950
  51    0.1 2.4e-05   1.000     420.25 3.9559e-06  49.133  -1.32e+03  -49.133   0.164  0.0004    1.0     8.00    155397  0.950
  52    0.1 2.3e-05   0.999     419.52 3.8489e-06  49.254  -1.33e+03  -49.254   0.149  0.0004    1.0     8.00    158444  0.950
  53    0.1 1.8e-05   0.999     419.22 3.8073e-06  49.486  -1.33e+03  -49.486   0.131  0.0006    1.0     8.00    161491  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=419.18, TD costs=3.92276e-06, CPD= 49.209 (ns) 
  54    0.1 1.5e-05   0.999     418.66 3.9219e-06  49.209  -1.32e+03  -49.209   0.089  0.0003    1.0     8.00    164538  0.800
  55    0.1 1.2e-05   1.000     418.40 3.9022e-06  49.226  -1.32e+03  -49.226   0.066  0.0003    1.0     8.00    167585  0.800
  56    0.1 9.3e-06   1.000     418.27 3.856e-06   49.443  -1.33e+03  -49.443   0.049  0.0001    1.0     8.00    170632  0.800
  57    0.1 7.4e-06   1.000     418.12 3.8141e-06  49.535  -1.33e+03  -49.535   0.043  0.0002    1.0     8.00    173679  0.800
  58    0.1 5.9e-06   1.000     417.74 3.825e-06   49.694  -1.34e+03  -49.694   0.034  0.0002    1.0     8.00    176726  0.800
  59    0.1 4.8e-06   1.000     417.62 3.8278e-06  49.399  -1.33e+03  -49.399   0.028  0.0001    1.0     8.00    179773  0.800
  60    0.1 3.8e-06   1.000     417.58 3.8038e-06  49.537  -1.33e+03  -49.537   0.020  0.0001    1.0     8.00    182820  0.800
  61    0.1 3.0e-06   1.000     417.56 3.8432e-06  49.420  -1.33e+03  -49.420   0.018  0.0001    1.0     8.00    185867  0.800
  62    0.1 2.4e-06   1.000     417.56 3.8281e-06  49.540  -1.33e+03  -49.540   0.014  0.0001    1.0     8.00    188914  0.800
  63    0.1 1.9e-06   1.000     417.53 3.8349e-06  49.399  -1.33e+03  -49.399   0.014  0.0000    1.0     8.00    191961  0.800
  64    0.1 1.6e-06   1.000     417.60 3.8303e-06  49.399  -1.33e+03  -49.399   0.011  0.0000    1.0     8.00    195008  0.800
  65    0.1 1.2e-06   1.000     417.42 3.825e-06   49.462  -1.33e+03  -49.462   0.010  0.0000    1.0     8.00    198055  0.800
  66    0.1 0.0e+00   1.000     417.30 3.8336e-06  49.399  -1.33e+03  -49.399   0.007  0.0000    1.0     8.00    201102  0.800
## Placement Quench took 0.09 seconds (max_rss 179.0 MiB)
post-quench CPD = 49.54 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 83836

Completed placement consistency check successfully.

Swaps called: 201792

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 49.2092 ns, Fmax: 20.3214 MHz
Placement estimated setup Worst Negative Slack (sWNS): -49.2092 ns
Placement estimated setup Total Negative Slack (sTNS): -1324.65 ns

Placement estimated setup slack histogram:
[ -4.9e-08: -4.4e-08) 26 ( 81.2%) |************************************************
[ -4.4e-08: -3.9e-08)  2 (  6.2%) |****
[ -3.9e-08: -3.5e-08)  0 (  0.0%) |
[ -3.5e-08:   -3e-08)  0 (  0.0%) |
[   -3e-08: -2.5e-08)  0 (  0.0%) |
[ -2.5e-08:   -2e-08)  0 (  0.0%) |
[   -2e-08: -1.5e-08)  0 (  0.0%) |
[ -1.5e-08:   -1e-08)  0 (  0.0%) |
[   -1e-08: -5.2e-09)  0 (  0.0%) |
[ -5.2e-09: -3.3e-10)  4 ( 12.5%) |*******

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 419.18, td_cost: 3.92276e-06, 

Placement resource usage:
  io  implemented as io : 64
  clb implemented as clb: 626

Placement number of temperatures: 66
Placement total # of swap attempts: 201792
	Swaps accepted:  52245 (25.9 %)
	Swaps rejected: 144414 (71.6 %)
	Swaps aborted:   5133 ( 2.5 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                2.09             65.56           34.44          0.00         
                   Median                 2.19             41.34           17.53          41.13        
                   Centroid               2.14             56.34           23.47          20.19        
                   W. Centroid            2.06             56.73           22.71          20.56        
                   W. Median              0.26             9.56            38.43          52.01        
                   Crit. Uniform          0.03             9.80            90.20          0.00         
                   Feasible Region        0.02             9.52            73.81          16.67        

clb                Uniform                20.68            17.96           82.04          0.00         
                   Median                 20.71            30.49           66.90          2.61         
                   Centroid               20.73            25.08           74.92          0.00         
                   W. Centroid            20.98            27.95           71.93          0.12         
                   W. Median              2.56             2.77            94.06          3.17         
                   Crit. Uniform          2.74             1.05            98.95          0.00         
                   Feasible Region        2.81             0.79            99.07          0.14         


Placement Quench timing analysis took 0.0196392 seconds (0.0161297 STA, 0.0035095 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 1.58911 seconds (1.3189 STA, 0.27021 slack) (69 full updates: 69 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 6.83 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)    31 (  0.1%) |
[      0.1:      0.2)   437 (  2.0%) |**
[      0.2:      0.3)   848 (  3.9%) |****
[      0.3:      0.4)   973 (  4.4%) |****
[      0.4:      0.5)  1057 (  4.8%) |*****
[      0.5:      0.6)   965 (  4.4%) |****
[      0.6:      0.7)  1263 (  5.8%) |*****
[      0.7:      0.8)  1696 (  7.8%) |*******
[      0.8:      0.9)  4075 ( 18.6%) |*****************
[      0.9:        1) 10532 ( 48.1%) |*********************************************
## Initializing router criticalities took 0.39 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.3     0.0    0 1270417    4918   21877   11256 ( 6.329%)  128106 (36.8%)   50.318     -1358.    -50.318      0.000      0.000      N/A
Incr Slack updates 69 in 0.078492 sec
Full Max Req/Worst Slack updates 46 in 0.0002808 sec
Incr Max Req/Worst Slack updates 23 in 0.0003365 sec
Incr Criticality updates 1 in 0.0013761 sec
Full Criticality updates 68 in 0.180823 sec
   2    0.3     0.5   30 1148157    4163   20034    8696 ( 4.890%)  127753 (36.7%)   50.285     -1358.    -50.285      0.000      0.000      N/A
   3    0.3     0.6    7 1126319    3801   18337    8168 ( 4.593%)  128735 (37.0%)   50.147     -1354.    -50.147      0.000      0.000      N/A
   4    0.3     0.8    5 1167925    3661   17454    7708 ( 4.334%)  129875 (37.3%)   50.093     -1353.    -50.093      0.000      0.000      N/A
   5    0.3     1.1    5 1200758    3454   16745    6932 ( 3.898%)  131071 (37.7%)   50.091     -1353.    -50.091      0.000      0.000      N/A
   6    0.3     1.4    4 1262070    3330   16342    6268 ( 3.524%)  132353 (38.0%)   50.123     -1354.    -50.123      0.000      0.000      N/A
   7    0.4     1.9   16 1309364    3121   15633    5483 ( 3.083%)  134865 (38.8%)   50.122     -1354.    -50.122      0.000      0.000      N/A
   8    0.3     2.4   11 1309444    2864   14394    4670 ( 2.626%)  136732 (39.3%)   50.082     -1353.    -50.082      0.000      0.000      N/A
   9    0.3     3.1   14 1277479    2507   13011    3840 ( 2.159%)  138847 (39.9%)   50.074     -1353.    -50.074      0.000      0.000      N/A
  10    0.3     4.1   15 1232920    2199   11446    3070 ( 1.726%)  141310 (40.6%)   50.106     -1354.    -50.106      0.000      0.000       65
  11    0.4     5.3   12 1119550    1783    9363    2306 ( 1.297%)  143937 (41.4%)   50.106     -1354.    -50.106      0.000      0.000       55
  12    0.3     6.9   23 1024030    1463    7843    1634 ( 0.919%)  146886 (42.2%)   50.099     -1353.    -50.099      0.000      0.000       50
  13    0.3     9.0   12  845027    1181    6046    1147 ( 0.645%)  149232 (42.9%)   50.099     -1353.    -50.099      0.000      0.000       43
  14    0.2    11.6   13  702828     875    4476     747 ( 0.420%)  151077 (43.4%)   50.099     -1353.    -50.099      0.000      0.000       40
  15    0.2    15.1   12  558721     649    3467     489 ( 0.275%)  152485 (43.8%)   50.099     -1353.    -50.099      0.000      0.000       36
  16    0.2    19.7    7  443952     469    2549     344 ( 0.193%)  153662 (44.2%)   50.099     -1353.    -50.099      0.000      0.000       34
  17    0.1    25.6    6  323258     341    1777     210 ( 0.118%)  154464 (44.4%)   50.099     -1353.    -50.099      0.000      0.000       33
  18    0.1    33.3    5  260062     251    1232     150 ( 0.084%)  155121 (44.6%)   50.099     -1353.    -50.099      0.000      0.000       32
  19    0.1    43.3    4  199146     175     783      93 ( 0.052%)  155529 (44.7%)   50.099     -1353.    -50.099      0.000      0.000       31
  20    0.1    56.2    1  164340     120     522      62 ( 0.035%)  155799 (44.8%)   50.099     -1353.    -50.099      0.000      0.000       31
  21    0.1    73.1    3  141250      84     363      37 ( 0.021%)  155977 (44.8%)   50.099     -1353.    -50.099      0.000      0.000       30
  22    0.1    95.0    3   97306      48     187      19 ( 0.011%)  156237 (44.9%)   50.099     -1353.    -50.099      0.000      0.000       30
  23    0.1   123.5    2   49383      26      85       6 ( 0.003%)  156314 (44.9%)   50.099     -1353.    -50.099      0.000      0.000       29
  24    0.1   160.6    0   12507      10      19       4 ( 0.002%)  156326 (44.9%)   50.099     -1353.    -50.099      0.000      0.000       28
  25    0.1   208.8    0    3381       4       6       0 ( 0.000%)  156367 (44.9%)   50.099     -1353.    -50.099      0.000      0.000       28
Restoring best routing
Critical path: 50.0993 ns
Successfully routed after 25 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)    22 (  0.1%) |
[      0.1:      0.2)   388 (  1.8%) |**
[      0.2:      0.3)   890 (  4.1%) |****
[      0.3:      0.4)  1031 (  4.7%) |*****
[      0.4:      0.5)  1063 (  4.9%) |*****
[      0.5:      0.6)  1003 (  4.6%) |****
[      0.6:      0.7)  1315 (  6.0%) |******
[      0.7:      0.8)  1758 (  8.0%) |********
[      0.8:      0.9)  4274 ( 19.5%) |*******************
[      0.9:        1) 10133 ( 46.3%) |*********************************************
Router Stats: total_nets_routed: 41497 total_connections_routed: 203991 total_heap_pushes: 18249594 total_heap_pops: 3121851 
# Routing took 6.12 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.04 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1585662185
Circuit successfully routed with a channel width factor of 200.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.01 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)
Found 25136 mismatches between routing and packing results.
Fixed 20134 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.34 seconds (max_rss 179.0 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         64                                    0.5                          0.5   
       clb        626                                34.8962                      7.80511   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 3335 out of 8253 nets, 4918 nets not absorbed.


Average number of bends per net: 3.52969  Maximum # of bends: 135

Number of global nets: 0
Number of routed nets (nonglobal): 4918
Wire length results (in units of 1 clb segments)...
	Total wirelength: 156367, average net length: 31.7948
	Maximum net length: 956

Wire length results in terms of physical segments...
	Total wiring segments used: 40513, average wire segments per net: 8.23770
	Maximum segments used by a net: 251
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)  48 (  2.7%) |*****
[      0.7:      0.8) 312 ( 17.3%) |*********************************
[      0.5:      0.6) 254 ( 14.1%) |***************************
[      0.4:      0.5) 450 ( 25.0%) |***********************************************
[      0.3:      0.4) 348 ( 19.3%) |************************************
[      0.2:      0.3) 192 ( 10.7%) |********************
[      0.1:      0.2)  82 (  4.6%) |*********
[        0:      0.1) 114 (  6.3%) |************
Maximum routing channel utilization:      0.88 at (21,5)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0     117  51.806      200
                         1     130  64.871      200
                         2     145  84.129      200
                         3     161  92.226      200
                         4     164  99.645      200
                         5     175 102.226      200
                         6     167 106.065      200
                         7     156 104.000      200
                         8     157 102.129      200
                         9     160 104.774      200
                        10     168 109.355      200
                        11     162 102.645      200
                        12     163 103.387      200
                        13     165 104.581      200
                        14     159 100.871      200
                        15     131  93.645      200
                        16     126  86.871      200
                        17     117  80.065      200
                        18     101  71.387      200
                        19     103  74.677      200
                        20     105  77.161      200
                        21     106  75.645      200
                        22     111  78.903      200
                        23     103  74.290      200
                        24     105  75.032      200
                        25      99  69.419      200
                        26     106  70.581      200
                        27      98  70.194      200
                        28     101  68.742      200
                        29      77  46.194      200
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      66  33.258      200
                         1      68  41.161      200
                         2      69  44.000      200
                         3      94  66.323      200
                         4     116  82.290      200
                         5      82  56.839      200
                         6      79  55.323      200
                         7     108  81.258      200
                         8     111  79.903      200
                         9      98  65.774      200
                        10      98  67.290      200
                        11     138  96.645      200
                        12     148 103.645      200
                        13     144  87.645      200
                        14     144  87.548      200
                        15     171 110.710      200
                        16     168 111.387      200
                        17     169  97.452      200
                        18     153  94.226      200
                        19     171 106.806      200
                        20     172 106.161      200
                        21     169  97.935      200
                        22     165  94.323      200
                        23     173 113.548      200
                        24     168 104.968      200
                        25     161  88.806      200
                        26     160  84.903      200
                        27     154 101.194      200
                        28     156  84.452      200
                        29     118  52.806      200

Total tracks in x-direction: 6000, in y-direction: 6000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 5.14688e+07
	Total used logic block area: 3.37376e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 1.19838e+07, per logic tile: 12470.1

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  48000
                                                      Y      4  48000

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.426

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.418

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4           0.422

Segment occupancy by type:              name type utilization
                           ----------------- ---- -----------
                           unnamed_segment_0    0       0.422

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.1e-10:  6.2e-10)  4 ( 12.5%) |****************
[  6.2e-10:    1e-09)  0 (  0.0%) |
[    1e-09:  1.4e-09)  0 (  0.0%) |
[  1.4e-09:  1.9e-09)  0 (  0.0%) |
[  1.9e-09:  2.3e-09)  0 (  0.0%) |
[  2.3e-09:  2.7e-09)  1 (  3.1%) |****
[  2.7e-09:  3.1e-09)  6 ( 18.8%) |************************
[  3.1e-09:  3.5e-09) 12 ( 37.5%) |************************************************
[  3.5e-09:  3.9e-09)  3 (  9.4%) |************
[  3.9e-09:  4.3e-09)  6 ( 18.8%) |************************

Final critical path delay (least slack): 50.0993 ns, Fmax: 19.9604 MHz
Final setup Worst Negative Slack (sWNS): -50.0993 ns
Final setup Total Negative Slack (sTNS): -1353.29 ns

Final setup slack histogram:
[   -5e-08: -4.5e-08) 27 ( 84.4%) |************************************************
[ -4.5e-08:   -4e-08)  1 (  3.1%) |**
[   -4e-08: -3.5e-08)  0 (  0.0%) |
[ -3.5e-08:   -3e-08)  0 (  0.0%) |
[   -3e-08: -2.5e-08)  0 (  0.0%) |
[ -2.5e-08:   -2e-08)  0 (  0.0%) |
[   -2e-08: -1.5e-08)  0 (  0.0%) |
[ -1.5e-08:   -1e-08)  0 (  0.0%) |
[   -1e-08: -5.3e-09)  0 (  0.0%) |
[ -5.3e-09: -2.7e-10)  4 ( 12.5%) |*******

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)



Power Estimation:
-----------------
Initializing power module
Running power estimation
Warning 19: Power estimation completed with warnings. See power output for more details.
Power estimation took 1.4039 seconds
Uninitializing power module

Incr Slack updates 1 in 0.0013971 sec
Full Max Req/Worst Slack updates 1 in 8.8e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0023692 sec
Flow timing analysis took 3.23675 seconds (2.79081 STA, 0.445944 slack) (97 full updates: 70 setup, 0 hold, 27 combined).
VPR succeeded
The entire flow of VPR took 33.70 seconds (max_rss 202.6 MiB)
Incr Slack updates 26 in 0.02817 sec
Full Max Req/Worst Slack updates 9 in 6.08e-05 sec
Incr Max Req/Worst Slack updates 17 in 0.0002268 sec
Incr Criticality updates 14 in 0.0185195 sec
Full Criticality updates 12 in 0.0281391 sec
