NDSummary.OnToolTipsLoaded("File18:uvm_reg_mem_shared_access_seq.svh",{159:"<div class=\"NDToolTip TSection LSystemVerilog\"><div class=\"TTSummary\">This section defines sequences for testing registers and memories that are shared between two or more physical interfaces, i.e. are associated with more than one uvm_reg_map instance.</div></div>",160:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype160\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_shared_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of a shared register by writing through each address map then reading it via every other address maps in which the register is readable and the backdoor, making sure that the resulting value matches the mirrored value.</div></div>",162:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype162\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_reg rg</div></div><div class=\"TTSummary\">The register to be tested</div></div>",163:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype163\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_mem_shared_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of a shared memory by writing through each address map then reading it via every other address maps in which the memory is readable and the backdoor, making sure that the resulting value matches the written value.</div></div>",165:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype165\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_mem mem</div></div><div class=\"TTSummary\">The memory to be tested</div></div>",166:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype166\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_mem_shared_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of all shared registers and memories in a block by executing the uvm_reg_shared_access_seq and uvm_mem_shared_access_seq sequence respectively on every register and memory within it.</div></div>",168:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div class=\"TTSummary\">The block to be tested</div></div>",169:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype169\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">protected</span> uvm_reg_shared_access_seq reg_seq</div></div><div class=\"TTSummary\">The sequence used to test one register</div></div>",170:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype170\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">protected</span> uvm_mem_shared_access_seq mem_seq</div></div><div class=\"TTSummary\">The sequence used to test one memory</div></div>"});