Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: pcb.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pcb.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pcb"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : pcb
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../fifo_ip"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_parameters_0.v" in library work
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_wr_gray_cntr.v" in library work
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dq_iob.v" in library work
Module <ddr2_512M16_mig_wr_gray_cntr> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dqs_iob.v" in library work
Module <ddr2_512M16_mig_s3_dq_iob> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dm_iob.v" in library work
Module <ddr2_512M16_mig_s3_dqs_iob> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_rd_gray_cntr.v" in library work
Module <ddr2_512M16_mig_s3_dm_iob> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_ram8d_1_changed.v" in library work
Compiling verilog include file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/../rtl/ddr2_512M16_mig_parameters_0.v"
Module <ddr2_512M16_mig_rd_gray_cntr> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_ram8d_0_changed.v" in library work
Compiling verilog include file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/../rtl/ddr2_512M16_mig_parameters_0.v"
Module <ddr2_512M16_mig_ram8d_1_changed> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_fifo_1_wr_en_0.v" in library work
Module <ddr2_512M16_mig_ram8d_0_changed> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_fifo_0_wr_en_0.v" in library work
Module <ddr2_512M16_mig_fifo_1_wr_en_0> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_dqs_delay.v" in library work
Module <ddr2_512M16_mig_fifo_0_wr_en_0> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_tap_dly.v" in library work
Module <ddr2_512M16_mig_dqs_delay> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_infrastructure_iobs_0.v" in library work
Compiling verilog include file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/../rtl/ddr2_512M16_mig_parameters_0.v"
Module <ddr2_512M16_mig_tap_dly> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_write_0.v" in library work
Compiling verilog include file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/../rtl/ddr2_512M16_mig_parameters_0.v"
Module <ddr2_512M16_mig_infrastructure_iobs_0> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_read_controller_0.v" in library work
Compiling verilog include file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/../rtl/ddr2_512M16_mig_parameters_0.v"
Module <ddr2_512M16_mig_data_write_0> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_read_0.v" in library work
Compiling verilog include file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/../rtl/ddr2_512M16_mig_parameters_0.v"
Module <ddr2_512M16_mig_data_read_controller_0> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_path_iobs_0.v" in library work
Compiling verilog include file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/../rtl/ddr2_512M16_mig_parameters_0.v"
Module <ddr2_512M16_mig_data_read_0> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_controller_iobs_0.v" in library work
Compiling verilog include file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/../rtl/ddr2_512M16_mig_parameters_0.v"
Module <ddr2_512M16_mig_data_path_iobs_0> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_cal_ctl.v" in library work
Module <ddr2_512M16_mig_controller_iobs_0> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_iobs_0.v" in library work
Compiling verilog include file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/../rtl/ddr2_512M16_mig_parameters_0.v"
Module <ddr2_512M16_mig_cal_ctl> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_infrastructure.v" in library work
Module <ddr2_512M16_mig_iobs_0> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_path_0.v" in library work
Compiling verilog include file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/../rtl/ddr2_512M16_mig_parameters_0.v"
Module <ddr2_512M16_mig_infrastructure> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_controller_0.v" in library work
Compiling verilog include file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/../rtl/ddr2_512M16_mig_parameters_0.v"
Module <ddr2_512M16_mig_data_path_0> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_clk_dcm.v" in library work
Module <ddr2_512M16_mig_controller_0> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_cal_top.v" in library work
Module <ddr2_512M16_mig_clk_dcm> compiled
Compiling verilog file "../../../picocode/picocode.v" in library work
Module <ddr2_512M16_mig_cal_top> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_top_0.v" in library work
Compiling verilog include file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/../rtl/ddr2_512M16_mig_parameters_0.v"
Module <picocode> compiled
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_infrastructure_top.v" in library work
Compiling verilog include file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/../rtl/ddr2_512M16_mig_parameters_0.v"
Module <ddr2_512M16_mig_top_0> compiled
Compiling verilog file "../../../../Picoblaze_verilog/kcpsm3.v" in library work
Module <ddr2_512M16_mig_infrastructure_top> compiled
Compiling verilog file "../../../../lib/synchro.v" in library work
Module <kcpsm3> compiled
Module <synchro> compiled
Compiling verilog file "../../../src/picoblaze.v" in library work
Module <sync_pulse> compiled
Compiling verilog file "../../../src/ddr2_mgr.v" in library work
Module <picoblaze> compiled
Compiling verilog include file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_parameters_0.v"
Compiling verilog file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig.v" in library work
Module <ddr2_mgr> compiled
Compiling verilog file "../../fifo_ip/dumo_fifo.v" in library work
Module <ddr2_512M16_mig> compiled
Compiling verilog file "../../../../lib/debounce.v" in library work
Module <dumo_fifo> compiled
Compiling verilog file "../../../src/ddr_mgr_main.v" in library work
Compiling verilog include file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_parameters_0.v"
Module <debounce> compiled
Compiling verilog file "clock_gen.v" in library work
Module <ddr_mgr_main> compiled
Compiling verilog file "../../../../lib/btn_filter.v" in library work
Module <clock_gen> compiled
Compiling verilog file "../../../src/pcb.v" in library work
Module <btn_filter> compiled
Compiling verilog include file "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_parameters_0.v"
Module <pcb> compiled
No errors in compilation
Analysis of file <"pcb.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <pcb> in library <work>.

Analyzing hierarchy for module <clock_gen> in library <work>.

Analyzing hierarchy for module <synchro> in library <work> with parameters.
	INITIALIZE = "LOGIC1"

Analyzing hierarchy for module <btn_filter> in library <work> with parameters.
	PIN_NUM = "00000000000000000000000000000010"

Analyzing hierarchy for module <ddr_mgr_main> in library <work> with parameters.
	BYTE_0 = "00010000"
	BYTE_1 = "10000110"
	BYTE_2 = "11001011"
	BYTE_3 = "11111101"
	BYTE_4 = "01110010"
	BYTE_5 = "11100101"
	BYTE_6 = "01101100"
	BYTE_7 = "10010011"
	DDR2_MGR_SEL_BIT = "0001"
	DISP_BLK_SEL_BIT = "0000"
	FONT_HEIGH_N_BITS = "00000000000000000000000000000100"
	FONT_WIDTH_N_BITS = "00000000000000000000000000000011"
	FRAC_UNIT_SEL_BIT = "0010"
	MAX_ROW_NUM = "0001011111111"
	MOUSE_SEL_BIT = "0011"
	REG_CW_CS_ADDR = "0000"
	REG_DDR2_MGR_ADDR = "0001"
	REG_DISP_BLK_ADDR = "0000"
	REG_FRAC_UNIT_ADDR = "0010"
	REG_MOUSE_ADDR = "0011"
	ST_DATA_XFR = "11"
	ST_IDLE = "00"
	ST_PRE_XFR = "10"
	ST_WAIT_GRANT = "01"
	XFR_LEN_PER_LINE = "1000000000"

Analyzing hierarchy for module <synchro> in library <work> with parameters.
	INITIALIZE = "LOGIC0"

Analyzing hierarchy for module <debounce> in library <work> with parameters.
	NBITS = "00000000000000000000000000010100"
	NDELAY = "00000000000010011110101100010000"

Analyzing hierarchy for module <picoblaze> in library <work>.

Analyzing hierarchy for module <ddr2_mgr> in library <work> with parameters.
	BANK_0 = "00"
	BANK_1 = "01"
	BANK_2 = "10"
	BANK_3 = "11"
	CMD_INIT = "010"
	CMD_NOP = "000"
	CMD_READ = "110"
	CMD_WRITE = "100"
	ST_IDLE = "0000"
	ST_INIT = "0001"
	ST_OP_DONE_0 = "0110"
	ST_OP_DONE_1 = "0111"
	ST_RD_CMD = "1000"
	ST_RD_DATA = "1001"
	ST_READY = "0010"
	ST_WR_CMD = "0011"
	ST_WR_DATA_0 = "0100"
	ST_WR_DATA_1 = "0101"
	WORDS_PER_BURST = "0100"
	WORDS_PER_XFR = "0010"

Analyzing hierarchy for module <ddr2_512M16_mig> in library <work>.

Analyzing hierarchy for module <synchro> in library <work> with parameters.
	INITIALIZE = "LOGIC0"

Analyzing hierarchy for module <kcpsm3> in library <work>.

Analyzing hierarchy for module <picocode> in library <work>.

Analyzing hierarchy for module <synchro> in library <work> with parameters.
	INITIALIZE = "LOGIC0"

Analyzing hierarchy for module <ddr2_512M16_mig_top_0> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_infrastructure_top> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_controller_0> in library <work> with parameters.
	ACTIVE = "0011"
	ACTIVE_WAIT = "1011"
	AUTO_REFRESH = "0010"
	BURST_READ = "1010"
	BURST_WRITE = "0110"
	COL_WIDTH = "00000000000000000000000000001010"
	FIRST_WRITE = "0100"
	IDLE = "0000"
	INIT_AUTO_REFRESH = "11"
	INIT_IDLE = "00"
	INIT_LOAD_MODE_REG = "10"
	INIT_PRECHARGE = "01"
	PRECHARGE = "0001"
	PRECHARGE_AFTER_WRITE = "0111"
	PRECHARGE_AFTER_WRITE_2 = "1000"
	READ_WAIT = "1001"
	ROW_WIDTH = "00000000000000000000000000001101"
	WRITE_WAIT = "0101"

Analyzing hierarchy for module <ddr2_512M16_mig_data_path_0> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_infrastructure> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_iobs_0> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_clk_dcm> in library <work> with parameters.
	GND = "0"

Analyzing hierarchy for module <ddr2_512M16_mig_cal_top> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_data_read_0> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_data_read_controller_0> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_data_write_0> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_infrastructure_iobs_0> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_controller_iobs_0> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_data_path_iobs_0> in library <work> with parameters.
	MASK_CHK = "00000000000000000000000000000001"

Analyzing hierarchy for module <ddr2_512M16_mig_cal_ctl> in library <work> with parameters.
	default_tap = "11101"
	tap1 = "01111"
	tap2 = "10111"
	tap3 = "11011"
	tap4 = "11101"
	tap5 = "11110"
	tap6 = "11111"

Analyzing hierarchy for module <ddr2_512M16_mig_tap_dly> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_rd_gray_cntr> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_ram8d_0_changed> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_ram8d_1_changed> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_dqs_delay> in library <work> with parameters.
	HIGH = "1"

Analyzing hierarchy for module <ddr2_512M16_mig_dqs_delay> in library <work> with parameters.
	HIGH = "1"

Analyzing hierarchy for module <ddr2_512M16_mig_dqs_delay> in library <work> with parameters.
	HIGH = "1"

Analyzing hierarchy for module <ddr2_512M16_mig_dqs_delay> in library <work> with parameters.
	HIGH = "1"

Analyzing hierarchy for module <ddr2_512M16_mig_dqs_delay> in library <work> with parameters.
	HIGH = "1"

Analyzing hierarchy for module <ddr2_512M16_mig_fifo_0_wr_en_0> in library <work> with parameters.
	TIE_HIGH = "1"

Analyzing hierarchy for module <ddr2_512M16_mig_fifo_1_wr_en_0> in library <work> with parameters.
	TIE_HIGH = "1"

Analyzing hierarchy for module <ddr2_512M16_mig_wr_gray_cntr> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_s3_dm_iob> in library <work>.

Analyzing hierarchy for module <ddr2_512M16_mig_s3_dqs_iob> in library <work> with parameters.
	GND = "0"
	VCC = "1"

Analyzing hierarchy for module <ddr2_512M16_mig_s3_dq_iob> in library <work> with parameters.
	CLOCK_EN = "1"
	GND = "0"

WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 402: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2268: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 564: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 595: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 718: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 726: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1285: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 493: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 535: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 637: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 709: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 785: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 794: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 833: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 842: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 881: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 890: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 929: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 938: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 977: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 986: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1025: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1034: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1073: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1082: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1121: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1130: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1169: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1178: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1217: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1226: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1313: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1340: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1367: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1394: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1421: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1448: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1475: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1502: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1877: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1886: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1903: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1919: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1934: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1949: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1964: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1979: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1994: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2009: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2024: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2049: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2060: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2086: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2112: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2138: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2164: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2190: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2216: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2242: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2280: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2324: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2333: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2348: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2357: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2372: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2381: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2396: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2405: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2420: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2429: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2444: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2453: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2468: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2477: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2492: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2501: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 444: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 483: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 515: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 525: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 544: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 554: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 580: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 605: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 615: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 666: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 676: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 699: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1270: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1525: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1540: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1722: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1734: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1750: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1766: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1782: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1798: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1814: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1830: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1846: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2307: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2522: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2532: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2548: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2779: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2807: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2835: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2863: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2891: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1295: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1322: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1349: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1376: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1403: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1430: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1457: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1484: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2581: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2600: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2619: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2638: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2657: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2676: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2695: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2714: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2733: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 2752: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1552: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1572: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1592: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1612: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1632: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1652: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1672: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../../../../Picoblaze_verilog/kcpsm3.v" line 1692: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <pcb>.
Module <pcb> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <clk_50m_inst> in unit <pcb>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <clk_50m_inst> in unit <pcb>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <clk_50m_inst> in unit <pcb>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <clk_50m_inst> in unit <pcb>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <SYS_CLK_INST> in unit <pcb>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <SYS_CLK_INST> in unit <pcb>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <SYS_CLK_INST> in unit <pcb>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <SYS_CLK_INST> in unit <pcb>.
    Set user-defined property "KEEP =  true" for signal <fractal_rst_mask>.
Analyzing module <clock_gen> in library <work>.
Module <clock_gen> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <clock_gen>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <DCM_SP_INST> in unit <clock_gen>.
    Set user-defined property "CLKFX_MULTIPLY =  3" for instance <DCM_SP_INST> in unit <clock_gen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clock_gen>.
    Set user-defined property "CLKIN_PERIOD =  20.000000" for instance <DCM_SP_INST> in unit <clock_gen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clock_gen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clock_gen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clock_gen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clock_gen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clock_gen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clock_gen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clock_gen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clock_gen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clock_gen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clock_gen>.
Analyzing module <synchro.1> in library <work>.
	INITIALIZE = "LOGIC1"
Module <synchro.1> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for instance <use_fdp.fda> in unit <synchro.1>.
    Set user-defined property "INIT =  1" for instance <use_fdp.fda> in unit <synchro.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <use_fdp.fda> in unit <synchro.1>.
    Set user-defined property "ASYNC_REG =  TRUE" for instance <use_fdp.fdb> in unit <synchro.1>.
    Set user-defined property "INIT =  1" for instance <use_fdp.fdb> in unit <synchro.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <use_fdp.fdb> in unit <synchro.1>.
Analyzing module <btn_filter> in library <work>.
	PIN_NUM = 32'sb00000000000000000000000000000010
Module <btn_filter> is correct for synthesis.
 
Analyzing module <synchro.2> in library <work>.
	INITIALIZE = "LOGIC0"
Module <synchro.2> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for instance <use_fdc.fda> in unit <synchro.2>.
    Set user-defined property "INIT =  0" for instance <use_fdc.fda> in unit <synchro.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <use_fdc.fda> in unit <synchro.2>.
    Set user-defined property "ASYNC_REG =  TRUE" for instance <use_fdc.fdb> in unit <synchro.2>.
    Set user-defined property "INIT =  0" for instance <use_fdc.fdb> in unit <synchro.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <use_fdc.fdb> in unit <synchro.2>.
Analyzing module <debounce> in library <work>.
	NBITS = 32'sb00000000000000000000000000010100
	NDELAY = 32'sb00000000000010011110101100010000
Module <debounce> is correct for synthesis.
 
Analyzing module <ddr_mgr_main> in library <work>.
	BYTE_0 = 8'b00010000
	BYTE_1 = 8'b10000110
	BYTE_2 = 8'b11001011
	BYTE_3 = 8'b11111101
	BYTE_4 = 8'b01110010
	BYTE_5 = 8'b11100101
	BYTE_6 = 8'b01101100
	BYTE_7 = 8'b10010011
	DDR2_MGR_SEL_BIT = 4'b0001
	DISP_BLK_SEL_BIT = 4'b0000
	FONT_HEIGH_N_BITS = 32'sb00000000000000000000000000000100
	FONT_WIDTH_N_BITS = 32'sb00000000000000000000000000000011
	FRAC_UNIT_SEL_BIT = 4'b0010
	MAX_ROW_NUM = 13'b0001011111111
	MOUSE_SEL_BIT = 4'b0011
	REG_CW_CS_ADDR = 4'b0000
	REG_DDR2_MGR_ADDR = 4'b0001
	REG_DISP_BLK_ADDR = 4'b0000
	REG_FRAC_UNIT_ADDR = 4'b0010
	REG_MOUSE_ADDR = 4'b0011
	ST_DATA_XFR = 2'b11
	ST_IDLE = 2'b00
	ST_PRE_XFR = 2'b10
	ST_WAIT_GRANT = 2'b01
	XFR_LEN_PER_LINE = 10'b1000000000
Module <ddr_mgr_main> is correct for synthesis.
 
WARNING:Xst:38 - Value "black box" of property "BOX_TYPE" not applicable.
    Set user-defined property "KEEP =  true" for signal <buffer_init_done>.
    Set user-defined property "KEEP =  true" for signal <addr_row_err>.
    Set user-defined property "KEEP =  true" for signal <dumo_fifo_rd_valid>.
    Set user-defined property "KEEP =  true" for signal <data_fault>.
Analyzing module <picoblaze> in library <work>.
Module <picoblaze> is correct for synthesis.
 
Analyzing module <kcpsm3> in library <work>.
Module <kcpsm3> is correct for synthesis.
 
    Set user-defined property "INIT =  1" for instance <t_state_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <t_state_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <toggle_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  1" for instance <reset_flop1> in unit <kcpsm3>.
    Set user-defined property "INIT =  1" for instance <reset_flop2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_capture_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0080" for instance <int_pulse_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <int_pulse_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <ack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shadow_carry_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shadow_zero_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  EAAA" for instance <int_update_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <int_update_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  04" for instance <int_value_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <int_value_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_enable_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  7400" for instance <move_group_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <move_group_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  5A3C" for instance <condition_met_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <condition_met_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  2F" for instance <normal_count_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <normal_count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  1000" for instance <call_type_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <call_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  5400" for instance <push_pop_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <push_pop_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  D" for instance <valid_move_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <valid_move_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  41FC" for instance <flag_type_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <flag_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <flag_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8" for instance <flag_enable_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <flag_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0001" for instance <low_zero_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <low_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0001" for instance <high_zero_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <high_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  3F" for instance <sel_shadow_zero_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <sel_shadow_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <zero_flag_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6996" for instance <low_parity_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <low_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6996" for instance <high_parity_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <high_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  F3FF" for instance <sel_parity_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <sel_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  F3" for instance <sel_arith_carry_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <sel_arith_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  C" for instance <sel_shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <sel_shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  3" for instance <sel_shadow_carry_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <sel_shadow_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <carry_flag_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_8> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_8> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_8> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_8> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_8> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <vector_select_mux_9> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <vector_select_mux_9> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <value_select_mux_9> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <value_select_mux_9> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop_register_bit_9> in unit <kcpsm3>.
    Set user-defined property "INIT =  0145" for instance <register_type_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <register_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <register_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8" for instance <register_enable_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <register_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop_register_bit_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <reg_loop_register_bit_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <operand_select_mux_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop_register_bit_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <reg_loop_register_bit_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <operand_select_mux_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop_register_bit_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <reg_loop_register_bit_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <operand_select_mux_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop_register_bit_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <reg_loop_register_bit_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <operand_select_mux_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop_register_bit_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <reg_loop_register_bit_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <operand_select_mux_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop_register_bit_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <reg_loop_register_bit_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <operand_select_mux_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop_register_bit_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <reg_loop_register_bit_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <operand_select_mux_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop_register_bit_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <reg_loop_register_bit_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <operand_select_mux_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <operand_select_mux_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0400" for instance <memory_type_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <memory_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8000" for instance <memory_enable_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_bit_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_flop_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_bit_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_flop_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_bit_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_flop_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_bit_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_flop_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_bit_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_flop_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_bit_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_flop_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_bit_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_flop_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <memory_bit_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <memory_bit_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_flop_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  FFE2" for instance <sel_logical_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <sel_logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <logical_lut_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_flop_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <logical_lut_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_flop_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <logical_lut_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_flop_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <logical_lut_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_flop_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <logical_lut_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_flop_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <logical_lut_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_flop_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <logical_lut_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_flop_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_lut_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <logical_lut_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_flop_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <high_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <high_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <low_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <low_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pipeline_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_mux_lut_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_flop_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_mux_lut_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_flop_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_mux_lut_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_flop_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_mux_lut_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_flop_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_mux_lut_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_flop_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_mux_lut_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_flop_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_mux_lut_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_flop_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_mux_lut_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <shift_mux_lut_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_flop_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  1F" for instance <sel_arith_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <sel_arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6C" for instance <arith_carry_in_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_carry_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_lut_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_lut_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_flop_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_lut_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_lut_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_flop_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_lut_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_lut_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_flop_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_lut_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_lut_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_flop_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_lut_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_lut_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_flop_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_lut_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_lut_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_flop_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_lut_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_lut_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_flop_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  2" for instance <arith_carry_out_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_carry_out_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_lut_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <arith_lut_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_flop_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_carry_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0002" for instance <input_fetch_type_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <input_fetch_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <sel_group_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <or_lut_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <or_lut_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <mux_lut_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <mux_lut_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <or_lut_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <or_lut_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <mux_lut_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <mux_lut_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <or_lut_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <or_lut_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <mux_lut_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <mux_lut_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <or_lut_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <or_lut_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <mux_lut_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <mux_lut_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <or_lut_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <or_lut_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <mux_lut_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <mux_lut_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <or_lut_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <or_lut_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <mux_lut_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <mux_lut_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <or_lut_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <or_lut_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <mux_lut_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <mux_lut_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <or_lut_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <or_lut_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <mux_lut_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <mux_lut_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0010" for instance <io_decode_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <io_decode_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  4000" for instance <write_active_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <write_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <write_strobe_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0100" for instance <read_active_lut> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <read_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <read_strobe_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_5> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_5> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_6> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_6> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_7> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_7> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_8> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_8> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_8> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_bit_9> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <stack_bit_9> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_flop_9> in unit <kcpsm3>.
    Set user-defined property "INIT =  6555" for instance <count_lut_0> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <count_lut_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop_register_bit_0> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <count_lut_1> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <count_lut_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop_register_bit_1> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <count_lut_2> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <count_lut_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop_register_bit_2> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <count_lut_3> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <count_lut_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop_register_bit_3> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <count_lut_4> in unit <kcpsm3>.
    Set user-defined property "XC_PROPS =  INIT" for instance <count_lut_4> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop_register_bit_4> in unit <kcpsm3>.
Analyzing module <picocode> in library <work>.
Module <picocode> is correct for synthesis.
 
    Set user-defined property "INIT =  000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INITP_00 =  60960A8A28A288888888BFFBFFFFFFFFFFFFFFFFEDCB72DCB4F8E348FFFFFFFF" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INITP_01 =  000000000000000000000000000000000000000000000000000009999B4A2AA9" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_00 =  001C54040092007F00765404008E008A0079001C00870082007C00760058008A" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_01 =  A000541DC00100104015002FC0000002002FC0000003541220014000C0000002" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_02 =  002AA000542BC30100250314A0005426C20100200219A0005421C101001C0128" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_03 =  002A002A002A002A002A002A002A002A002A002A002A002A002A002A002A002A" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_04 =  002A002A002A002A002A002A002A002A002A002A002A002A002A002A002A002A" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_05 =  C01400FDC01300CBC0120086C0110010A000002F002F002F002F002FA000002A" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_06 =  0036C016C012007CC015C01100EFA000C0180093C017006CC01600E5C0150072" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_07 =  8A01A0000B000A00A000A9008808A00009000800A000C018C0140002C017C013" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_08 =  B4004800A000548A20014010A000C0100001A000CB1DCA1CC91BC81AA000AB00" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000A0004B03B4004A00A0004908" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "SRVAL =  000000000" for instance <ram_1024_x_18> in unit <picocode>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <ram_1024_x_18> in unit <picocode>.
Analyzing module <ddr2_mgr> in library <work>.
	BANK_0 = 2'b00
	BANK_1 = 2'b01
	BANK_2 = 2'b10
	BANK_3 = 2'b11
	CMD_INIT = 3'b010
	CMD_NOP = 3'b000
	CMD_READ = 3'b110
	CMD_WRITE = 3'b100
	ST_IDLE = 4'b0000
	ST_INIT = 4'b0001
	ST_OP_DONE_0 = 4'b0110
	ST_OP_DONE_1 = 4'b0111
	ST_RD_CMD = 4'b1000
	ST_RD_DATA = 4'b1001
	ST_READY = 4'b0010
	ST_WR_CMD = 4'b0011
	ST_WR_DATA_0 = 4'b0100
	ST_WR_DATA_1 = 4'b0101
	WORDS_PER_BURST = 4'b0100
	WORDS_PER_XFR = 4'b0010
Module <ddr2_mgr> is correct for synthesis.
 
Analyzing module <ddr2_512M16_mig> in library <work>.
Module <ddr2_512M16_mig> is correct for synthesis.
 
Analyzing module <ddr2_512M16_mig_top_0> in library <work>.
Module <ddr2_512M16_mig_top_0> is correct for synthesis.
 
Analyzing module <ddr2_512M16_mig_controller_0> in library <work>.
	ACTIVE = 4'b0011
	ACTIVE_WAIT = 4'b1011
	AUTO_REFRESH = 4'b0010
	BURST_READ = 4'b1010
	BURST_WRITE = 4'b0110
	COL_WIDTH = 32'sb00000000000000000000000000001010
	FIRST_WRITE = 4'b0100
	IDLE = 4'b0000
	INIT_AUTO_REFRESH = 2'b11
	INIT_IDLE = 2'b00
	INIT_LOAD_MODE_REG = 2'b10
	INIT_PRECHARGE = 2'b01
	PRECHARGE = 4'b0001
	PRECHARGE_AFTER_WRITE = 4'b0111
	PRECHARGE_AFTER_WRITE_2 = 4'b1000
	READ_WAIT = 4'b1001
	ROW_WIDTH = 32'sb00000000000000000000000000001101
	WRITE_WAIT = 4'b0101
Module <ddr2_512M16_mig_controller_0> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <ack_reg_inst1> in unit <ddr2_512M16_mig_controller_0>.
    Set user-defined property "INIT =  0" for instance <rst_iob_out> in unit <ddr2_512M16_mig_controller_0>.
    Set user-defined property "IOB =  FORCE" for instance <rst_iob_out> in unit <ddr2_512M16_mig_controller_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <rst_iob_out> in unit <ddr2_512M16_mig_controller_0>.
    Set property "syn_keep = 1" for signal <clk> in unit <ddr2_512M16_mig_controller_0>.
    Set property "syn_keep = 1" for signal <dqs_reset> in unit <ddr2_512M16_mig_controller_0>.
Analyzing module <ddr2_512M16_mig_data_path_0> in library <work>.
Module <ddr2_512M16_mig_data_path_0> is correct for synthesis.
 
    Set property "syn_keep = 1" for signal <fifo_1_wr_en>.
    Set property "syn_keep = 1" for signal <fifo_0_wr_en>.
Analyzing module <ddr2_512M16_mig_data_read_0> in library <work>.
Module <ddr2_512M16_mig_data_read_0> is correct for synthesis.
 
    Set property "syn_preserve = 1" for signal <fifo_0_data_out_r>.
    Set property "syn_preserve = 1" for signal <fifo0_rd_addr_r>.
    Set property "syn_preserve = 1" for signal <fifo1_rd_addr_r>.
    Set property "syn_preserve = 1" for signal <fifo_1_data_out_r>.
Analyzing module <ddr2_512M16_mig_rd_gray_cntr> in library <work>.
Module <ddr2_512M16_mig_rd_gray_cntr> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <bit0> in unit <ddr2_512M16_mig_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit1> in unit <ddr2_512M16_mig_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit2> in unit <ddr2_512M16_mig_rd_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit3> in unit <ddr2_512M16_mig_rd_gray_cntr>.
Analyzing module <ddr2_512M16_mig_ram8d_0_changed> in library <work>.
Module <ddr2_512M16_mig_ram8d_0_changed> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <fifo_bit0> in unit <ddr2_512M16_mig_ram8d_0_changed>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit1> in unit <ddr2_512M16_mig_ram8d_0_changed>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit2> in unit <ddr2_512M16_mig_ram8d_0_changed>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit3> in unit <ddr2_512M16_mig_ram8d_0_changed>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit4> in unit <ddr2_512M16_mig_ram8d_0_changed>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit5> in unit <ddr2_512M16_mig_ram8d_0_changed>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit6> in unit <ddr2_512M16_mig_ram8d_0_changed>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit7> in unit <ddr2_512M16_mig_ram8d_0_changed>.
Analyzing module <ddr2_512M16_mig_ram8d_1_changed> in library <work>.
Module <ddr2_512M16_mig_ram8d_1_changed> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <fifo_bit0> in unit <ddr2_512M16_mig_ram8d_1_changed>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit1> in unit <ddr2_512M16_mig_ram8d_1_changed>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit2> in unit <ddr2_512M16_mig_ram8d_1_changed>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit3> in unit <ddr2_512M16_mig_ram8d_1_changed>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit4> in unit <ddr2_512M16_mig_ram8d_1_changed>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit5> in unit <ddr2_512M16_mig_ram8d_1_changed>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit6> in unit <ddr2_512M16_mig_ram8d_1_changed>.
    Set user-defined property "INIT =  0000" for instance <fifo_bit7> in unit <ddr2_512M16_mig_ram8d_1_changed>.
Analyzing module <ddr2_512M16_mig_data_read_controller_0> in library <work>.
Module <ddr2_512M16_mig_data_read_controller_0> is correct for synthesis.
 
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
WARNING:Xst:39 - Property "equivalent_register_removal" not applicable on a instance.
    Set property "syn_keep = 1" for signal <fifo_1_wr_en>.
    Set property "syn_keep = 1" for signal <fifo_0_wr_en>.
    Set property "BUFFER_TYPE = none" for signal <dqs_delayed_col0>.
    Set property "BUFFER_TYPE = none" for signal <dqs_delayed_col1>.
Analyzing module <ddr2_512M16_mig_dqs_delay.1> in library <work>.
	HIGH = 1'b1
Module <ddr2_512M16_mig_dqs_delay.1> is correct for synthesis.
 
    Set user-defined property "INIT =  F3C0" for instance <one> in unit <ddr2_512M16_mig_dqs_delay.1>.
    Set user-defined property "INIT =  EE22" for instance <two> in unit <ddr2_512M16_mig_dqs_delay.1>.
    Set user-defined property "INIT =  E2E2" for instance <three> in unit <ddr2_512M16_mig_dqs_delay.1>.
    Set user-defined property "INIT =  FF00" for instance <four> in unit <ddr2_512M16_mig_dqs_delay.1>.
    Set user-defined property "INIT =  F3C0" for instance <five> in unit <ddr2_512M16_mig_dqs_delay.1>.
    Set user-defined property "INIT =  E2E2" for instance <six> in unit <ddr2_512M16_mig_dqs_delay.1>.
Analyzing module <ddr2_512M16_mig_dqs_delay.2> in library <work>.
	HIGH = 1'b1
Module <ddr2_512M16_mig_dqs_delay.2> is correct for synthesis.
 
    Set user-defined property "INIT =  F3C0" for instance <one> in unit <ddr2_512M16_mig_dqs_delay.2>.
    Set user-defined property "INIT =  EE22" for instance <two> in unit <ddr2_512M16_mig_dqs_delay.2>.
    Set user-defined property "INIT =  E2E2" for instance <three> in unit <ddr2_512M16_mig_dqs_delay.2>.
    Set user-defined property "INIT =  FF00" for instance <four> in unit <ddr2_512M16_mig_dqs_delay.2>.
    Set user-defined property "INIT =  F3C0" for instance <five> in unit <ddr2_512M16_mig_dqs_delay.2>.
    Set user-defined property "INIT =  E2E2" for instance <six> in unit <ddr2_512M16_mig_dqs_delay.2>.
Analyzing module <ddr2_512M16_mig_dqs_delay.3> in library <work>.
	HIGH = 1'b1
Module <ddr2_512M16_mig_dqs_delay.3> is correct for synthesis.
 
    Set user-defined property "INIT =  F3C0" for instance <one> in unit <ddr2_512M16_mig_dqs_delay.3>.
    Set user-defined property "INIT =  EE22" for instance <two> in unit <ddr2_512M16_mig_dqs_delay.3>.
    Set user-defined property "INIT =  E2E2" for instance <three> in unit <ddr2_512M16_mig_dqs_delay.3>.
    Set user-defined property "INIT =  FF00" for instance <four> in unit <ddr2_512M16_mig_dqs_delay.3>.
    Set user-defined property "INIT =  F3C0" for instance <five> in unit <ddr2_512M16_mig_dqs_delay.3>.
    Set user-defined property "INIT =  E2E2" for instance <six> in unit <ddr2_512M16_mig_dqs_delay.3>.
Analyzing module <ddr2_512M16_mig_dqs_delay.4> in library <work>.
	HIGH = 1'b1
Module <ddr2_512M16_mig_dqs_delay.4> is correct for synthesis.
 
    Set user-defined property "INIT =  F3C0" for instance <one> in unit <ddr2_512M16_mig_dqs_delay.4>.
    Set user-defined property "INIT =  EE22" for instance <two> in unit <ddr2_512M16_mig_dqs_delay.4>.
    Set user-defined property "INIT =  E2E2" for instance <three> in unit <ddr2_512M16_mig_dqs_delay.4>.
    Set user-defined property "INIT =  FF00" for instance <four> in unit <ddr2_512M16_mig_dqs_delay.4>.
    Set user-defined property "INIT =  F3C0" for instance <five> in unit <ddr2_512M16_mig_dqs_delay.4>.
    Set user-defined property "INIT =  E2E2" for instance <six> in unit <ddr2_512M16_mig_dqs_delay.4>.
Analyzing module <ddr2_512M16_mig_dqs_delay.5> in library <work>.
	HIGH = 1'b1
Module <ddr2_512M16_mig_dqs_delay.5> is correct for synthesis.
 
    Set user-defined property "INIT =  F3C0" for instance <one> in unit <ddr2_512M16_mig_dqs_delay.5>.
    Set user-defined property "INIT =  EE22" for instance <two> in unit <ddr2_512M16_mig_dqs_delay.5>.
    Set user-defined property "INIT =  E2E2" for instance <three> in unit <ddr2_512M16_mig_dqs_delay.5>.
    Set user-defined property "INIT =  FF00" for instance <four> in unit <ddr2_512M16_mig_dqs_delay.5>.
    Set user-defined property "INIT =  F3C0" for instance <five> in unit <ddr2_512M16_mig_dqs_delay.5>.
    Set user-defined property "INIT =  E2E2" for instance <six> in unit <ddr2_512M16_mig_dqs_delay.5>.
Analyzing module <ddr2_512M16_mig_fifo_0_wr_en_0> in library <work>.
	TIE_HIGH = 1'b1
Module <ddr2_512M16_mig_fifo_0_wr_en_0> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <delay_ff> in unit <ddr2_512M16_mig_fifo_0_wr_en_0>.
Analyzing module <ddr2_512M16_mig_fifo_1_wr_en_0> in library <work>.
	TIE_HIGH = 1'b1
Module <ddr2_512M16_mig_fifo_1_wr_en_0> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <delay_ff_1> in unit <ddr2_512M16_mig_fifo_1_wr_en_0>.
Analyzing module <ddr2_512M16_mig_wr_gray_cntr> in library <work>.
Module <ddr2_512M16_mig_wr_gray_cntr> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <bit0> in unit <ddr2_512M16_mig_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit1> in unit <ddr2_512M16_mig_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit2> in unit <ddr2_512M16_mig_wr_gray_cntr>.
    Set user-defined property "INIT =  0" for instance <bit3> in unit <ddr2_512M16_mig_wr_gray_cntr>.
Analyzing module <ddr2_512M16_mig_data_write_0> in library <work>.
Module <ddr2_512M16_mig_data_write_0> is correct for synthesis.
 
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
Analyzing module <ddr2_512M16_mig_infrastructure> in library <work>.
Module <ddr2_512M16_mig_infrastructure> is correct for synthesis.
 
Analyzing module <ddr2_512M16_mig_iobs_0> in library <work>.
Module <ddr2_512M16_mig_iobs_0> is correct for synthesis.
 
Analyzing module <ddr2_512M16_mig_infrastructure_iobs_0> in library <work>.
Module <ddr2_512M16_mig_infrastructure_iobs_0> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <gen_clk[0].clk_inst> in unit <ddr2_512M16_mig_infrastructure_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_obuf[0].OBUFDS_inst> in unit <ddr2_512M16_mig_infrastructure_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_obuf[0].OBUFDS_inst> in unit <ddr2_512M16_mig_infrastructure_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_obuf[0].OBUFDS_inst> in unit <ddr2_512M16_mig_infrastructure_iobs_0>.
Analyzing module <ddr2_512M16_mig_controller_iobs_0> in library <work>.
Module <ddr2_512M16_mig_controller_iobs_0> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <iob_web> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_web> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <iob_web> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_rasb> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_rasb> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <iob_rasb> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_casb> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_casb> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <iob_casb> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r16> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r16> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r16> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r16> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r17> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r17> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r17> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r17> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r18> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r18> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r18> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r18> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r19> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r19> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r19> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r19> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_cke1> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_cke> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_cke> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <iob_cke> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r20> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r20> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r20> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r20> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <iob_odt> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <iob_odt> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <iob_odt> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r21> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r21> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r21> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r21> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rst_iob_inbuf> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <rst_iob_inbuf> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <rst_iob_inbuf> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <rst_iob_inbuf> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rst_iob_inbuf> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <rst_iob_outbuf> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <rst_iob_outbuf> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <rst_iob_outbuf> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <rst_iob_outbuf> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[0].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[0].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[0].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[0].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[0].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[0].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[0].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[1].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[1].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[1].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[1].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[1].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[1].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[1].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[2].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[2].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[2].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[2].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[2].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[2].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[2].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[3].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[3].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[3].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[3].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[3].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[3].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[3].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[4].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[4].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[4].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[4].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[4].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[4].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[4].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[5].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[5].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[5].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[5].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[5].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[5].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[5].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[6].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[6].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[6].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[6].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[6].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[6].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[6].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[7].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[7].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[7].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[7].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[7].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[7].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[7].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[8].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[8].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[8].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[8].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[8].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[8].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[8].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[9].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[9].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[9].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[9].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[9].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[9].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[9].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[10].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[10].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[10].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[10].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[10].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[10].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[10].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[11].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[11].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[11].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[11].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[11].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[11].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[11].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_addr[12].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_addr[12].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_addr[12].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_addr[12].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_addr[12].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_addr[12].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_addr[12].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_ba[0].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[0].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[0].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ba[0].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_ba[0].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ba[0].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ba[0].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "INIT =  0" for instance <gen_ba[1].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOB =  FORCE" for instance <gen_ba[1].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <gen_ba[1].FD_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <gen_ba[1].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <gen_ba[1].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <gen_ba[1].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <gen_ba[1].OBUF_inst> in unit <ddr2_512M16_mig_controller_iobs_0>.
Analyzing module <ddr2_512M16_mig_data_path_iobs_0> in library <work>.
	MASK_CHK = 32'sb00000000000000000000000000000001
Module <ddr2_512M16_mig_data_path_iobs_0> is correct for synthesis.
 
Analyzing module <ddr2_512M16_mig_s3_dm_iob> in library <work>.
Module <ddr2_512M16_mig_s3_dm_iob> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <DDR2_DM0_OUT> in unit <ddr2_512M16_mig_s3_dm_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DM0_OBUF> in unit <ddr2_512M16_mig_s3_dm_iob>.
    Set user-defined property "DRIVE =  12" for instance <DM0_OBUF> in unit <ddr2_512M16_mig_s3_dm_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DM0_OBUF> in unit <ddr2_512M16_mig_s3_dm_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <DM0_OBUF> in unit <ddr2_512M16_mig_s3_dm_iob>.
Analyzing module <ddr2_512M16_mig_s3_dqs_iob> in library <work>.
	GND = 1'b0
	VCC = 1'b1
Module <ddr2_512M16_mig_s3_dqs_iob> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <U1> in unit <ddr2_512M16_mig_s3_dqs_iob>.
    Set user-defined property "IOB =  FORCE" for instance <U1> in unit <ddr2_512M16_mig_s3_dqs_iob>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <U1> in unit <ddr2_512M16_mig_s3_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <U2> in unit <ddr2_512M16_mig_s3_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <U3> in unit <ddr2_512M16_mig_s3_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <U3> in unit <ddr2_512M16_mig_s3_dqs_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <U3> in unit <ddr2_512M16_mig_s3_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <U4> in unit <ddr2_512M16_mig_s3_dqs_iob>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <U4> in unit <ddr2_512M16_mig_s3_dqs_iob>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <U4> in unit <ddr2_512M16_mig_s3_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <U4> in unit <ddr2_512M16_mig_s3_dqs_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <U4> in unit <ddr2_512M16_mig_s3_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <U4> in unit <ddr2_512M16_mig_s3_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <U4> in unit <ddr2_512M16_mig_s3_dqs_iob>.
Analyzing module <ddr2_512M16_mig_s3_dq_iob> in library <work>.
	CLOCK_EN = 1'b1
	GND = 1'b0
WARNING:Xst:916 - "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dq_iob.v" line 82: Delay is ignored for synthesis.
WARNING:Xst:916 - "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dq_iob.v" line 84: Delay is ignored for synthesis.
Module <ddr2_512M16_mig_s3_dq_iob> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <DDR_OUT> in unit <ddr2_512M16_mig_s3_dq_iob>.
    Set user-defined property "INIT =  0" for instance <DQ_T> in unit <ddr2_512M16_mig_s3_dq_iob>.
    Set user-defined property "IOB =  FORCE" for instance <DQ_T> in unit <ddr2_512M16_mig_s3_dq_iob>.
    Set user-defined property "SYN_USEIOFF =  1" for instance <DQ_T> in unit <ddr2_512M16_mig_s3_dq_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DQ_OBUFT> in unit <ddr2_512M16_mig_s3_dq_iob>.
    Set user-defined property "DRIVE =  12" for instance <DQ_OBUFT> in unit <ddr2_512M16_mig_s3_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DQ_OBUFT> in unit <ddr2_512M16_mig_s3_dq_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <DQ_OBUFT> in unit <ddr2_512M16_mig_s3_dq_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DQ_IBUF> in unit <ddr2_512M16_mig_s3_dq_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DQ_IBUF> in unit <ddr2_512M16_mig_s3_dq_iob>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DQ_IBUF> in unit <ddr2_512M16_mig_s3_dq_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <DQ_IBUF> in unit <ddr2_512M16_mig_s3_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DQ_IBUF> in unit <ddr2_512M16_mig_s3_dq_iob>.
Analyzing module <ddr2_512M16_mig_infrastructure_top> in library <work>.
Module <ddr2_512M16_mig_infrastructure_top> is correct for synthesis.
 
Analyzing module <ddr2_512M16_mig_clk_dcm> in library <work>.
	GND = 1'b0
Module <ddr2_512M16_mig_clk_dcm> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_INST1> in unit <ddr2_512M16_mig_clk_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_INST1> in unit <ddr2_512M16_mig_clk_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_INST1> in unit <ddr2_512M16_mig_clk_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST1> in unit <ddr2_512M16_mig_clk_dcm>.
    Set user-defined property "CLKIN_PERIOD =  7.519000" for instance <DCM_INST1> in unit <ddr2_512M16_mig_clk_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  FIXED" for instance <DCM_INST1> in unit <ddr2_512M16_mig_clk_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST1> in unit <ddr2_512M16_mig_clk_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST1> in unit <ddr2_512M16_mig_clk_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST1> in unit <ddr2_512M16_mig_clk_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST1> in unit <ddr2_512M16_mig_clk_dcm>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST1> in unit <ddr2_512M16_mig_clk_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST1> in unit <ddr2_512M16_mig_clk_dcm>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_INST1> in unit <ddr2_512M16_mig_clk_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST1> in unit <ddr2_512M16_mig_clk_dcm>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST1> in unit <ddr2_512M16_mig_clk_dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST1> in unit <ddr2_512M16_mig_clk_dcm>.
    Set user-defined property "KEEP =  true" for signal <chipscope_clk>.
Analyzing module <ddr2_512M16_mig_cal_top> in library <work>.
Module <ddr2_512M16_mig_cal_top> is correct for synthesis.
 
Analyzing module <ddr2_512M16_mig_cal_ctl> in library <work>.
	default_tap = 5'b11101
	tap1 = 5'b01111
	tap2 = 5'b10111
	tap3 = 5'b11011
	tap4 = 5'b11101
	tap5 = 5'b11110
	tap6 = 5'b11111
Module <ddr2_512M16_mig_cal_ctl> is correct for synthesis.
 
    Set property "syn_preserve = 1" for signal <tapfordqs1>.
    Set property "syn_preserve = 1" for signal <cnt>.
    Set property "syn_preserve = 1" for signal <phase_cnt>.
    Set property "syn_preserve = 1" for signal <tap_dly_reg>.
    Set property "syn_preserve = 1" for signal <reset_r>.
    Set property "syn_preserve = 1" for signal <cnt1>.
Analyzing module <ddr2_512M16_mig_tap_dly> in library <work>.
Module <ddr2_512M16_mig_tap_dly> is correct for synthesis.
 
    Set user-defined property "INIT =  0080" for instance <l0> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  4000" for instance <l1> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <l2> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0800" for instance <l3> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <l4> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0800" for instance <l5> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <l6> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  4000" for instance <l7> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <l8> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  4000" for instance <l9> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <l10> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0800" for instance <l11> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <l12> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0800" for instance <l13> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <l14> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  4000" for instance <l15> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <l16> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0800" for instance <l17> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <l18> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0800" for instance <l19> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <l20> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <l21> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  4000" for instance <l22> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <l23> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0800" for instance <l24> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <l25> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0800" for instance <l26> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <l27> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  4000" for instance <l28> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <l29> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  4000" for instance <l30> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0080" for instance <l31> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <u31> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[0].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[1].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[2].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[3].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[4].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[5].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[6].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[7].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[8].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[9].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[10].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[11].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[12].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[13].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[14].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[15].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[16].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[17].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[18].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[19].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[20].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[21].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[22].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[23].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[24].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[25].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[26].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[27].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[28].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[29].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[30].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap1[31].r> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[0].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[1].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[2].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[3].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[4].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[5].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[6].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[7].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[8].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[9].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[10].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[11].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[12].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[13].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[14].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[15].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[16].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[17].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[18].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[19].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[20].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[21].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[22].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[23].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[24].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[25].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[26].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[27].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[28].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[29].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set user-defined property "INIT =  0" for instance <gen_tap2[30].u> in unit <ddr2_512M16_mig_tap_dly>.
    Set property "syn_keep = 1" for signal <tap>.
    Set property "syn_keep = 1" for signal <flop1>.
Analyzing module <synchro.3> in library <work>.
	INITIALIZE = "LOGIC0"
Module <synchro.3> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for instance <use_fdc.fda> in unit <synchro.3>.
    Set user-defined property "INIT =  0" for instance <use_fdc.fda> in unit <synchro.3>.
    Set user-defined property "RLOC =  X0Y0" for instance <use_fdc.fda> in unit <synchro.3>.
    Set user-defined property "ASYNC_REG =  TRUE" for instance <use_fdc.fdb> in unit <synchro.3>.
    Set user-defined property "INIT =  0" for instance <use_fdc.fdb> in unit <synchro.3>.
    Set user-defined property "RLOC =  X0Y0" for instance <use_fdc.fdb> in unit <synchro.3>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce>.
    Related source file is "../../../../lib/debounce.v".
    Found 1-bit register for signal <DataClean>.
    Found 20-bit up counter for signal <count>.
    Found 1-bit register for signal <data_i>.
    Found 1-bit xor2 for signal <data_i$xor0000> created at line 48.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <ddr2_512M16_mig_infrastructure>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_infrastructure.v".
    Found 5-bit register for signal <delay_sel_val1>.
    Found 1-bit register for signal <rst_calib1_r1>.
    Found 1-bit register for signal <rst_calib1_r2>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <ddr2_512M16_mig_infrastructure> synthesized.


Synthesizing Unit <ddr2_512M16_mig_data_write_0>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_write_0.v".
    Found 1-bit register for signal <write_en_val>.
    Found 32-bit register for signal <write_data1>.
    Found 32-bit register for signal <write_data2>.
    Found 16-bit register for signal <write_data270>.
    Found 16-bit register for signal <write_data270_1>.
    Found 16-bit register for signal <write_data270_2>.
    Found 32-bit register for signal <write_data3>.
    Found 32-bit register for signal <write_data4>.
    Found 16-bit register for signal <write_data90>.
    Found 16-bit register for signal <write_data90_1>.
    Found 16-bit register for signal <write_data90_2>.
    Found 4-bit register for signal <write_data_m1>.
    Found 4-bit register for signal <write_data_m2>.
    Found 2-bit register for signal <write_data_m270>.
    Found 2-bit register for signal <write_data_m270_1>.
    Found 2-bit register for signal <write_data_m270_2>.
    Found 4-bit register for signal <write_data_m3>.
    Found 4-bit register for signal <write_data_m4>.
    Found 2-bit register for signal <write_data_m90>.
    Found 2-bit register for signal <write_data_m90_1>.
    Found 2-bit register for signal <write_data_m90_2>.
    Found 1-bit register for signal <write_en_P1>.
    Summary:
	inferred 254 D-type flip-flop(s).
Unit <ddr2_512M16_mig_data_write_0> synthesized.


Synthesizing Unit <ddr2_512M16_mig_cal_ctl>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_cal_ctl.v".
    Found 5-bit register for signal <tapfordqs>.
    Found 1-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 164.
    Found 6-bit up counter for signal <cnt>.
    Found 6-bit up counter for signal <cnt1>.
    Found 1-bit register for signal <enb_trans_two_dtct>.
    Found 5-bit comparator less for signal <enb_trans_two_dtct$cmp_lt0000> created at line 112.
    Found 5-bit up counter for signal <phase_cnt>.
    Found 1-bit register for signal <reset_r>.
    Found 32-bit register for signal <tap_dly_reg>.
    Found 5-bit register for signal <tapfordqs1>.
    Found 5-bit comparator greater for signal <tapfordqs1$cmp_gt0000> created at line 177.
    Found 5-bit comparator greater for signal <tapfordqs1$cmp_gt0001> created at line 180.
    Found 5-bit comparator greater for signal <tapfordqs1$cmp_gt0002> created at line 182.
    Found 5-bit comparator greater for signal <tapfordqs1$cmp_gt0003> created at line 184.
    Found 1-bit register for signal <trans_onedtct>.
    Found 1-bit register for signal <trans_twodtct>.
    Summary:
	inferred   3 Counter(s).
	inferred  46 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ddr2_512M16_mig_cal_ctl> synthesized.


Synthesizing Unit <clock_gen>.
    Related source file is "clock_gen.v".
Unit <clock_gen> synthesized.


Synthesizing Unit <synchro_1>.
    Related source file is "../../../../lib/synchro.v".
Unit <synchro_1> synthesized.


Synthesizing Unit <synchro_2>.
    Related source file is "../../../../lib/synchro.v".
Unit <synchro_2> synthesized.


Synthesizing Unit <synchro_3>.
    Related source file is "../../../../lib/synchro.v".
Unit <synchro_3> synthesized.


Synthesizing Unit <kcpsm3>.
    Related source file is "../../../../Picoblaze_verilog/kcpsm3.v".
Unit <kcpsm3> synthesized.


Synthesizing Unit <picocode>.
    Related source file is "../../../picocode/picocode.v".
Unit <picocode> synthesized.


Synthesizing Unit <ddr2_512M16_mig_controller_0>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_controller_0.v".
WARNING:Xst:646 - Signal <odt_deassert> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <init_done_r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dqs_reset3_clk0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dqs_enable3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <init_current_state> of Case statement line 786 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <init_current_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <init_current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 28                                             |
    | Inputs             | 15                                             |
    | Outputs            | 6                                              |
    | Clock              | clk                       (falling_edge)       |
    | Reset              | init_current_state$or0000 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 28                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | clk                       (falling_edge)       |
    | Reset              | init_current_state$or0000 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <burst_length>.
    Found 1-bit register for signal <ddr_odt_cntrl>.
    Found 1-bit register for signal <ar_done>.
    Found 1-bit register for signal <rst_calib>.
    Found 1-bit register for signal <read_fifo_rden>.
    Found 1-bit register for signal <write_enable>.
    Found 1-bit register for signal <accept_cmd_in>.
    Found 23-bit register for signal <address_reg>.
    Found 1-bit register for signal <ar_done_reg>.
    Found 1-bit register for signal <auto_ref>.
    Found 1-bit register for signal <auto_ref1>.
    Found 1-bit register for signal <auto_ref_detect1>.
    Found 1-bit register for signal <auto_ref_issued>.
    Found 1-bit register for signal <auto_ref_wait>.
    Found 1-bit register for signal <auto_ref_wait1>.
    Found 1-bit register for signal <auto_ref_wait2>.
    Found 10-bit up counter for signal <autoref_count>.
    Found 1-bit register for signal <autoref_value>.
    Found 2-bit register for signal <ba_address_reg1>.
    Found 2-bit register for signal <ba_address_reg2>.
    Found 3-bit register for signal <burst_length>.
    Found 3-bit down counter for signal <cas_count>.
    Found 3-bit subtractor for signal <cas_count$sub0000> created at line 546.
    Found 13-bit register for signal <column_address_reg>.
    Found 13-bit register for signal <column_address_reg1>.
    Found 8-bit down counter for signal <count6>.
    Found 13-bit register for signal <ddr_address1>.
    Found 2-bit register for signal <ddr_ba1>.
    Found 1-bit register for signal <ddr_casb2>.
    Found 1-bit register for signal <ddr_odt2>.
    Found 1-bit register for signal <ddr_rasb2>.
    Found 1-bit register for signal <ddr_web2>.
    Found 8-bit down counter for signal <dll_rst_count>.
    Found 3-bit down counter for signal <dqs_div_cascount>.
    Found 3-bit register for signal <dqs_div_rdburstcount>.
    Found 3-bit subtractor for signal <dqs_div_rdburstcount$addsub0000> created at line 1130.
    Found 1-bit register for signal <dqs_enable1>.
    Found 1-bit register for signal <dqs_enable2>.
    Found 1-bit register for signal <dqs_enable_int>.
    Found 1-bit register for signal <dqs_reset1_clk0>.
    Found 1-bit register for signal <dqs_reset2_clk0>.
    Found 1-bit register for signal <dqs_reset_int>.
    Found 1-bit register for signal <go_to_active>.
    Found 4-bit up counter for signal <init_count>.
    Found 1-bit register for signal <init_done>.
    Found 1-bit register for signal <init_mem>.
    Found 1-bit register for signal <init_memory>.
    Found 7-bit down counter for signal <init_pre_count>.
    Found 5-bit down counter for signal <ras_count>.
    Found 3-bit down counter for signal <rcd_count>.
    Found 1-bit register for signal <rdburst_end_1>.
    Found 1-bit register for signal <rdburst_end_2>.
    Found 1-bit register for signal <read_cmd1>.
    Found 1-bit register for signal <read_cmd2>.
    Found 1-bit register for signal <read_cmd3>.
    Found 8-bit down counter for signal <rfc_count>.
    Found 1-bit register for signal <rfc_count_reg>.
    Found 13-bit register for signal <row_address_reg>.
    Found 3-bit down counter for signal <rp_count>.
    Found 1-bit register for signal <rst0_r>.
    Found 1-bit register for signal <rst180_r>.
    Found 1-bit register for signal <rst_dqs_div_r>.
    Found 1-bit register for signal <rst_dqs_div_r1>.
    Found 3-bit register for signal <wr>.
    Found 3-bit down counter for signal <wr_count>.
    Found 1-bit register for signal <wrburst_end_1>.
    Found 1-bit register for signal <wrburst_end_2>.
    Found 1-bit register for signal <wrburst_end_3>.
    Found 3-bit down counter for signal <wrburst_end_cnt>.
    Found 1-bit register for signal <write_cmd1>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  13 Counter(s).
	inferred 133 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <ddr2_512M16_mig_controller_0> synthesized.


Synthesizing Unit <ddr2_512M16_mig_rd_gray_cntr>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_rd_gray_cntr.v".
    Found 16x4-bit ROM for signal <d_in>.
    Found 1-bit register for signal <reset90_r>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 D-type flip-flop(s).
Unit <ddr2_512M16_mig_rd_gray_cntr> synthesized.


Synthesizing Unit <ddr2_512M16_mig_ram8d_0_changed>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_ram8d_0_changed.v".
Unit <ddr2_512M16_mig_ram8d_0_changed> synthesized.


Synthesizing Unit <ddr2_512M16_mig_ram8d_1_changed>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_ram8d_1_changed.v".
Unit <ddr2_512M16_mig_ram8d_1_changed> synthesized.


Synthesizing Unit <ddr2_512M16_mig_dqs_delay_1>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_dqs_delay.v".
Unit <ddr2_512M16_mig_dqs_delay_1> synthesized.


Synthesizing Unit <ddr2_512M16_mig_dqs_delay_2>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_dqs_delay.v".
Unit <ddr2_512M16_mig_dqs_delay_2> synthesized.


Synthesizing Unit <ddr2_512M16_mig_dqs_delay_3>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_dqs_delay.v".
Unit <ddr2_512M16_mig_dqs_delay_3> synthesized.


Synthesizing Unit <ddr2_512M16_mig_dqs_delay_4>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_dqs_delay.v".
Unit <ddr2_512M16_mig_dqs_delay_4> synthesized.


Synthesizing Unit <ddr2_512M16_mig_dqs_delay_5>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_dqs_delay.v".
Unit <ddr2_512M16_mig_dqs_delay_5> synthesized.


Synthesizing Unit <ddr2_512M16_mig_fifo_0_wr_en_0>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_fifo_0_wr_en_0.v".
Unit <ddr2_512M16_mig_fifo_0_wr_en_0> synthesized.


Synthesizing Unit <ddr2_512M16_mig_fifo_1_wr_en_0>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_fifo_1_wr_en_0.v".
Unit <ddr2_512M16_mig_fifo_1_wr_en_0> synthesized.


Synthesizing Unit <ddr2_512M16_mig_wr_gray_cntr>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_wr_gray_cntr.v".
    Found 16x4-bit ROM for signal <d_in>.
    Summary:
	inferred   1 ROM(s).
Unit <ddr2_512M16_mig_wr_gray_cntr> synthesized.


Synthesizing Unit <ddr2_512M16_mig_infrastructure_iobs_0>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_infrastructure_iobs_0.v".
Unit <ddr2_512M16_mig_infrastructure_iobs_0> synthesized.


Synthesizing Unit <ddr2_512M16_mig_controller_iobs_0>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_controller_iobs_0.v".
Unit <ddr2_512M16_mig_controller_iobs_0> synthesized.


Synthesizing Unit <ddr2_512M16_mig_s3_dm_iob>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dm_iob.v".
Unit <ddr2_512M16_mig_s3_dm_iob> synthesized.


Synthesizing Unit <ddr2_512M16_mig_s3_dqs_iob>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dqs_iob.v".
WARNING:Xst:1780 - Signal <clk_buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ddr2_512M16_mig_s3_dqs_iob> synthesized.


Synthesizing Unit <ddr2_512M16_mig_s3_dq_iob>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_s3_dq_iob.v".
Unit <ddr2_512M16_mig_s3_dq_iob> synthesized.


Synthesizing Unit <ddr2_512M16_mig_clk_dcm>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_clk_dcm.v".
WARNING:Xst:1580 - Signal <chipscope_clk> with a "KEEP" property is assigned but never used. Related logic will not be removed.
Unit <ddr2_512M16_mig_clk_dcm> synthesized.


Synthesizing Unit <ddr2_512M16_mig_tap_dly>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_tap_dly.v".
    Found 1-bit xor2 for signal <not0000$xor0000>.
    Found 1-bit xor2 for signal <not0001$xor0000>.
    Found 1-bit xor2 for signal <not0002$xor0000>.
    Found 1-bit xor2 for signal <not0003$xor0000>.
    Found 1-bit xor2 for signal <not0004$xor0000>.
    Found 1-bit xor2 for signal <not0005$xor0000>.
    Found 1-bit xor2 for signal <not0006$xor0000>.
    Found 1-bit xor2 for signal <not0007$xor0000>.
    Found 1-bit xor2 for signal <not0008$xor0000>.
    Found 1-bit xor2 for signal <not0009$xor0000>.
    Found 1-bit xor2 for signal <not0010$xor0000>.
    Found 1-bit xor2 for signal <not0011$xor0000>.
    Found 1-bit xor2 for signal <not0012$xor0000>.
    Found 1-bit xor2 for signal <not0013$xor0000>.
    Found 1-bit xor2 for signal <not0014$xor0000>.
    Found 1-bit xor2 for signal <not0015$xor0000>.
    Found 1-bit xor2 for signal <not0016$xor0000>.
    Found 1-bit xor2 for signal <not0017$xor0000>.
    Found 1-bit xor2 for signal <not0018$xor0000>.
    Found 1-bit xor2 for signal <not0019$xor0000>.
    Found 1-bit xor2 for signal <not0020$xor0000>.
    Found 1-bit xor2 for signal <not0021$xor0000>.
    Found 1-bit xor2 for signal <not0022$xor0000>.
    Found 1-bit xor2 for signal <not0023$xor0000>.
    Found 1-bit xor2 for signal <not0024$xor0000>.
    Found 1-bit xor2 for signal <not0025$xor0000>.
    Found 1-bit xor2 for signal <not0026$xor0000>.
    Found 1-bit xor2 for signal <not0027$xor0000>.
    Found 1-bit xor2 for signal <not0028$xor0000>.
    Found 1-bit xor2 for signal <not0029$xor0000>.
    Found 1-bit xor2 for signal <not0030$xor0000>.
    Found 1-bit register for signal <reset_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_512M16_mig_tap_dly> synthesized.


Synthesizing Unit <btn_filter>.
    Related source file is "../../../../lib/btn_filter.v".
Unit <btn_filter> synthesized.


Synthesizing Unit <picoblaze>.
    Related source file is "../../../src/picoblaze.v".
Unit <picoblaze> synthesized.


Synthesizing Unit <ddr2_mgr>.
    Related source file is "../../../src/ddr2_mgr.v".
WARNING:Xst:647 - Input <rst0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wr_mem_req_sync_0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr_data_0_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wr_16bit_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reg_wr_stobe> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_row_reg<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_col_reg<15:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_col_reg<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr_bank_reg<7:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 18                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | clk0                      (falling_edge)       |
    | Reset              | rst180                    (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 25-bit adder for signal <addr_nxt$addsub0000> created at line 353.
    Found 25-bit register for signal <addr_r>.
    Found 1-bit register for signal <burst_done_r>.
    Found 3-bit register for signal <cmd_r>.
    Found 32-bit register for signal <data_output_r>.
    Found 8-bit register for signal <ddr_bank_reg>.
    Found 10-bit register for signal <ddr_col_reg<10:1>>.
    Found 13-bit register for signal <ddr_row_reg<12:0>>.
    Found 10-bit comparator equal for signal <last_req_xfr$cmp_eq0000> created at line 249.
    Found 1-bit register for signal <rd_grant_r>.
    Found 1-bit register for signal <refresh_active>.
    Found 1-bit register for signal <wr_cmd_active>.
    Found 1-bit register for signal <wr_data_1_en>.
    Found 1-bit register for signal <wr_grant_r>.
    Found 1-bit register for signal <wr_mem_req>.
    Found 32-bit register for signal <write_data_0>.
    Found 32-bit register for signal <write_data_1>.
    Found 10-bit adder for signal <xfr_cnt_nxt$addsub0000> created at line 351.
    Found 10-bit register for signal <xfr_cnt_r>.
    Found 10-bit register for signal <xfr_len_r>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 182 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ddr2_mgr> synthesized.


Synthesizing Unit <ddr2_512M16_mig_data_read_0>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_read_0.v".
    Found 8-bit register for signal <fifo0_rd_addr_r>.
    Found 8-bit register for signal <fifo1_rd_addr_r>.
    Found 16-bit register for signal <fifo_0_data_out_r>.
    Found 16-bit register for signal <fifo_1_data_out_r>.
    Found 32-bit register for signal <first_sdr_data>.
    Found 1-bit register for signal <read_fifo_rden_90r1>.
    Found 1-bit register for signal <read_fifo_rden_90r2>.
    Found 1-bit register for signal <read_fifo_rden_90r3>.
    Found 1-bit register for signal <read_fifo_rden_90r4>.
    Found 1-bit register for signal <read_fifo_rden_90r5>.
    Found 1-bit register for signal <read_fifo_rden_90r6>.
    Found 1-bit register for signal <reset90_r>.
    Summary:
	inferred  87 D-type flip-flop(s).
Unit <ddr2_512M16_mig_data_read_0> synthesized.


Synthesizing Unit <ddr2_512M16_mig_data_read_controller_0>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_read_controller_0.v".
WARNING:Xst:647 - Input <vio_out_dqs_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_out_dqs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_out_rst_dqs_div_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_out_rst_dqs_div> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reset_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr2_512M16_mig_data_read_controller_0> synthesized.


Synthesizing Unit <ddr2_512M16_mig_data_path_iobs_0>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_path_iobs_0.v".
Unit <ddr2_512M16_mig_data_path_iobs_0> synthesized.


Synthesizing Unit <ddr2_512M16_mig_cal_top>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_cal_top.v".
Unit <ddr2_512M16_mig_cal_top> synthesized.


Synthesizing Unit <ddr2_512M16_mig_infrastructure_top>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_infrastructure_top.v".
WARNING:Xst:647 - Input <sys_clkb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wait_200us_rout>.
    Found 16-bit up counter for signal <counter200>.
    Found 16-bit comparator less for signal <counter200$cmp_lt0000> created at line 171.
    Found 1-bit register for signal <sys_rst>.
    Found 1-bit register for signal <sys_rst180>.
    Found 1-bit register for signal <sys_rst180_1>.
    Found 1-bit register for signal <sys_rst180_o>.
    Found 1-bit register for signal <sys_rst90>.
    Found 1-bit register for signal <sys_rst90_1>.
    Found 1-bit register for signal <sys_rst90_o>.
    Found 1-bit register for signal <sys_rst_1>.
    Found 1-bit register for signal <sys_rst_o>.
    Found 1-bit register for signal <wait_200us>.
    Found 1-bit register for signal <wait_200us_r>.
    Found 1-bit register for signal <wait_clk270>.
    Found 1-bit register for signal <wait_clk90>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ddr2_512M16_mig_infrastructure_top> synthesized.


Synthesizing Unit <ddr2_512M16_mig_data_path_0>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_data_path_0.v".
Unit <ddr2_512M16_mig_data_path_0> synthesized.


Synthesizing Unit <ddr2_512M16_mig_iobs_0>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_iobs_0.v".
Unit <ddr2_512M16_mig_iobs_0> synthesized.


Synthesizing Unit <ddr2_512M16_mig_top_0>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig_top_0.v".
Unit <ddr2_512M16_mig_top_0> synthesized.


Synthesizing Unit <ddr2_512M16_mig>.
    Related source file is "../../mig_ip/ddr2_512M16_mig/user_design/rtl/ddr2_512M16_mig.v".
WARNING:Xst:653 - Signal <vio_out_rst_dqs_div_en> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <vio_out_rst_dqs_div> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:653 - Signal <vio_out_dqs_en> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <vio_out_dqs> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:1780 - Signal <vio_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_trig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_trans_twodtct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_trans_onedtct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_rst_calib> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_phase_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_enb_trans_two_dtct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_delay_sel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_cnt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ddr2_512M16_mig> synthesized.


Synthesizing Unit <ddr_mgr_main>.
    Related source file is "../../../src/ddr_mgr_main.v".
WARNING:Xst:646 - Signal <screen_cnt_overrun> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rst_dqs_div_loop> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rd_xfr_en_sync> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_unit_rd_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_mouse_rd_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pi_disp_rd_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pi_blk_sel<15:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <interrupt_ack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <interrupt> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1580 - Signal <dumo_fifo_rd_valid> with a "KEEP" property is assigned but never used. Related logic will not be removed.
WARNING:Xst:646 - Signal <dumo_fifo_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cw_cs<7:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1580 - Signal <addr_row_err> with a "KEEP" property is assigned but never used. Related logic will not be removed.
    Found finite state machine <FSM_3> for signal <req_st_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | mem_clk0                  (falling_edge)       |
    | Reset              | mem_rst                   (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <addr_bank>.
    Found 10-bit register for signal <addr_col>.
    Found 13-bit register for signal <addr_row>.
    Found 1-bit register for signal <buffer_init_done_1d>.
    Found 1-bit register for signal <byte_0_fault>.
    Found 1-bit register for signal <byte_1_fault>.
    Found 1-bit register for signal <byte_2_fault>.
    Found 1-bit register for signal <byte_3_fault>.
    Found 8-bit register for signal <cw_cs>.
    Found 1-bit register for signal <data_fault>.
    Found 1-bit register for signal <data_fault_1d>.
    Found 1-bit register for signal <dumo_fifo_rd>.
    Found 1-bit register for signal <dumo_fifo_rd_en>.
    Found 1-bit register for signal <rd_go>.
    Found 1-bit register for signal <rd_req_r>.
    Found 1-bit register for signal <rd_xfr_done>.
    Found 10-bit register for signal <rd_xfr_len>.
    Found 13-bit up counter for signal <req_addr_row>.
    Found 16-bit up counter for signal <screen_cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  55 D-type flip-flop(s).
Unit <ddr_mgr_main> synthesized.


Synthesizing Unit <pcb>.
    Related source file is "../../../src/pcb.v".
WARNING:Xst:647 - Input <SW<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <memory_init_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_init_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dcm_inter_locked> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_50m_o> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_50m_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_25m> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_133m_pre> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_133m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_120m> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_100m> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <pcb> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x4-bit ROM                                          : 6
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 25-bit adder                                          : 1
 3-bit subtractor                                      : 2
# Counters                                             : 20
 10-bit up counter                                     : 1
 13-bit up counter                                     : 1
 16-bit up counter                                     : 1
 20-bit up counter                                     : 2
 3-bit down counter                                    : 6
 4-bit up counter                                      : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
 7-bit down counter                                    : 1
 8-bit down counter                                    : 3
# Registers                                            : 251
 1-bit register                                        : 202
 10-bit register                                       : 4
 13-bit register                                       : 5
 16-bit register                                       : 8
 2-bit register                                        : 10
 23-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 4
 32-bit register                                       : 7
 4-bit register                                        : 4
 5-bit register                                        : 3
 8-bit register                                        : 2
# Comparators                                          : 7
 10-bit comparator equal                               : 1
 16-bit comparator less                                : 1
 5-bit comparator greater                              : 4
 5-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 33
 1-bit xor2                                            : 33

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <ddr_mgr_main_inst/req_st_r/FSM> on signal <req_st_r[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <ddr_mgr_main_inst/ddr2_mgr_inst/state_r/FSM> on signal <state_r[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000000100
 0011  | 0000010000
 0100  | 0000100000
 0101  | 0001000000
 0110  | 0010000000
 0111  | 0100000000
 1000  | 0000001000
 1001  | 1000000000
---------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ddr_mgr_main_inst/u_mem_controller/top_00/controller0/current_state/FSM> on signal <current_state[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 0000  | 000000000001
 0001  | 000000001000
 0010  | 000000000010
 0011  | 000000000100
 0100  | 000000100000
 0101  | 000010000000
 0110  | 001000000000
 0111  | 000100000000
 1000  | 010000000000
 1001  | 100000000000
 1010  | 000001000000
 1011  | 000000010000
-----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ddr_mgr_main_inst/u_mem_controller/top_00/controller0/init_current_state/FSM> on signal <init_current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Reading core <../../fifo_ip/dumo_fifo.ngc>.
Loading core <dumo_fifo> for timing and area information for instance <dumo_fifo_inst>.
INFO:Xst:2261 - The FF/Latch <wr_grant_r> in Unit <ddr2_mgr_inst> is equivalent to the following FF/Latch, which will be removed : <wr_data_1_en> 
INFO:Xst:2261 - The FF/Latch <rdburst_end_1> in Unit <controller0> is equivalent to the following FF/Latch, which will be removed : <wrburst_end_1> 
INFO:Xst:2261 - The FF/Latch <wr_0> in Unit <controller0> is equivalent to the following 2 FFs/Latches, which will be removed : <wr_2> <ddr_odt2> 
INFO:Xst:2261 - The FF/Latch <column_address_reg_10> in Unit <controller0> is equivalent to the following 2 FFs/Latches, which will be removed : <column_address_reg_11> <column_address_reg_12> 
INFO:Xst:2261 - The FF/Latch <rdburst_end_2> in Unit <controller0> is equivalent to the following FF/Latch, which will be removed : <wrburst_end_2> 
INFO:Xst:2261 - The FF/Latch <column_address_reg1_10> in Unit <controller0> is equivalent to the following 2 FFs/Latches, which will be removed : <column_address_reg1_11> <column_address_reg1_12> 
INFO:Xst:2261 - The FF/Latch <wait_200us_r> in Unit <infrastructure_top0> is equivalent to the following FF/Latch, which will be removed : <wait_200us_rout> 
WARNING:Xst:1710 - FF/Latch <delay_sel_val1_0> (without init value) has a constant value of 1 in block <infrastructure0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tapfordqs1_0> (without init value) has a constant value of 1 in block <cal_ctl0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_bank_0> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_bank_1> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_0> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_1> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_2> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_3> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_4> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_5> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_6> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_7> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_8> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_9> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_0> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_1> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_2> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_3> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_4> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_5> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_6> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_7> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_8> (without init value) has a constant value of 0 in block <ddr_mgr_main_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_m1_3> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_m1_2> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_m1_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_m1_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_0> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_length_2> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <column_address_reg_10> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_8> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_7> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_6> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_5> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_4> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_3> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_2> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_1> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_0> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmd_r_0> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <column_address_reg1_10> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_odt_cntrl> (without init value) has a constant value of 0 in block <controller0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tapfordqs_0> (without init value) has a constant value of 1 in block <cal_ctl0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_2> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_3> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_2> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_3> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_3> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_2> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_11> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_11> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_1_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_1_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_1_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_1_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_2_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_2_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_2_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_2_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ddr_bank_reg_2> of sequential type is unconnected in block <ddr2_mgr_inst>.
WARNING:Xst:2677 - Node <ddr_bank_reg_3> of sequential type is unconnected in block <ddr2_mgr_inst>.
WARNING:Xst:2677 - Node <ddr_bank_reg_4> of sequential type is unconnected in block <ddr2_mgr_inst>.
WARNING:Xst:2677 - Node <ddr_bank_reg_5> of sequential type is unconnected in block <ddr2_mgr_inst>.
WARNING:Xst:2677 - Node <ddr_bank_reg_6> of sequential type is unconnected in block <ddr2_mgr_inst>.
WARNING:Xst:2677 - Node <ddr_bank_reg_7> of sequential type is unconnected in block <ddr2_mgr_inst>.
WARNING:Xst:2677 - Node <burst_length_0> of sequential type is unconnected in block <controller0>.
WARNING:Xst:2677 - Node <cw_cs_2> of sequential type is unconnected in block <ddr_mgr_main_inst>.
WARNING:Xst:2677 - Node <cw_cs_3> of sequential type is unconnected in block <ddr_mgr_main_inst>.
WARNING:Xst:2677 - Node <cw_cs_4> of sequential type is unconnected in block <ddr_mgr_main_inst>.
WARNING:Xst:2677 - Node <cw_cs_5> of sequential type is unconnected in block <ddr_mgr_main_inst>.
WARNING:Xst:2677 - Node <cw_cs_6> of sequential type is unconnected in block <ddr_mgr_main_inst>.
WARNING:Xst:2677 - Node <cw_cs_7> of sequential type is unconnected in block <ddr_mgr_main_inst>.
WARNING:Xst:2677 - Node <tapfordqs1_0> of sequential type is unconnected in block <cal_ctl0>.
WARNING:Xst:2404 -  FFs/Latches <column_address_reg<12:10>> (without init value) have a constant value of 0 in block <ddr2_512M16_mig_controller_0>.
WARNING:Xst:2404 -  FFs/Latches <wr<2:2>> (without init value) have a constant value of 0 in block <ddr2_512M16_mig_controller_0>.
WARNING:Xst:2404 -  FFs/Latches <column_address_reg1<12:10>> (without init value) have a constant value of 0 in block <ddr2_512M16_mig_controller_0>.
WARNING:Xst:2677 - Node <burst_length_0> of sequential type is unconnected in block <ddr2_512M16_mig_controller_0>.
WARNING:Xst:2677 - Node <ddr_bank_reg_2> of sequential type is unconnected in block <ddr2_mgr>.
WARNING:Xst:2677 - Node <ddr_bank_reg_3> of sequential type is unconnected in block <ddr2_mgr>.
WARNING:Xst:2677 - Node <ddr_bank_reg_4> of sequential type is unconnected in block <ddr2_mgr>.
WARNING:Xst:2677 - Node <ddr_bank_reg_5> of sequential type is unconnected in block <ddr2_mgr>.
WARNING:Xst:2677 - Node <ddr_bank_reg_6> of sequential type is unconnected in block <ddr2_mgr>.
WARNING:Xst:2677 - Node <ddr_bank_reg_7> of sequential type is unconnected in block <ddr2_mgr>.
WARNING:Xst:2677 - Node <cw_cs_2> of sequential type is unconnected in block <ddr_mgr_main>.
WARNING:Xst:2677 - Node <cw_cs_3> of sequential type is unconnected in block <ddr_mgr_main>.
WARNING:Xst:2677 - Node <cw_cs_4> of sequential type is unconnected in block <ddr_mgr_main>.
WARNING:Xst:2677 - Node <cw_cs_5> of sequential type is unconnected in block <ddr_mgr_main>.
WARNING:Xst:2677 - Node <cw_cs_6> of sequential type is unconnected in block <ddr_mgr_main>.
WARNING:Xst:2677 - Node <cw_cs_7> of sequential type is unconnected in block <ddr_mgr_main>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# ROMs                                                 : 6
 16x4-bit ROM                                          : 6
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 25-bit adder                                          : 1
 3-bit subtractor                                      : 2
# Counters                                             : 20
 10-bit up counter                                     : 1
 13-bit up counter                                     : 1
 16-bit up counter                                     : 1
 20-bit up counter                                     : 2
 3-bit down counter                                    : 6
 4-bit up counter                                      : 1
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
 7-bit down counter                                    : 1
 8-bit down counter                                    : 3
# Registers                                            : 993
 Flip-Flops                                            : 993
# Comparators                                          : 7
 10-bit comparator equal                               : 1
 16-bit comparator less                                : 1
 5-bit comparator greater                              : 4
 5-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 33
 1-bit xor2                                            : 33

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <tapfordqs1_0> (without init value) has a constant value of 1 in block <ddr2_512M16_mig_cal_ctl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tapfordqs_0> (without init value) has a constant value of 1 in block <ddr2_512M16_mig_cal_ctl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <burst_length_2> (without init value) has a constant value of 0 in block <ddr2_512M16_mig_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_odt2> (without init value) has a constant value of 0 in block <ddr2_512M16_mig_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_0> (without init value) has a constant value of 0 in block <ddr2_512M16_mig_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ddr_odt_cntrl> (without init value) has a constant value of 0 in block <ddr2_512M16_mig_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmd_r_0> (without init value) has a constant value of 0 in block <ddr2_mgr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_8> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_7> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_6> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_5> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_4> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_3> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_2> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_1> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_xfr_len_0> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_9> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_8> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_7> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_6> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_5> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_4> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_3> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_2> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_1> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_col_0> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_bank_1> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_bank_0> (without init value) has a constant value of 0 in block <ddr_mgr_main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rdburst_end_1> in Unit <ddr2_512M16_mig_controller_0> is equivalent to the following FF/Latch, which will be removed : <wrburst_end_1> 
INFO:Xst:2261 - The FF/Latch <rdburst_end_2> in Unit <ddr2_512M16_mig_controller_0> is equivalent to the following FF/Latch, which will be removed : <wrburst_end_2> 
INFO:Xst:2261 - The FF/Latch <wr_grant_r> in Unit <ddr2_mgr> is equivalent to the following FF/Latch, which will be removed : <wr_data_1_en> 
INFO:Xst:2261 - The FF/Latch <wait_200us_r> in Unit <ddr2_512M16_mig_infrastructure_top> is equivalent to the following FF/Latch, which will be removed : <wait_200us_rout> 
INFO:Xst:1901 - Instance ram_1024_x_18 in unit picocode of type RAMB16_S18 has been replaced by RAMB16BWE
INFO:Xst:2261 - The FF/Latch <wr_grant_r> in Unit <ddr2_mgr> is equivalent to the following FF/Latch, which will be removed : <state_r_FSM_FFd5> 

Optimizing unit <pcb> ...

Optimizing unit <debounce> ...

Optimizing unit <ddr2_512M16_mig_infrastructure> ...

Optimizing unit <ddr2_512M16_mig_data_write_0> ...

Optimizing unit <ddr2_512M16_mig_cal_ctl> ...

Optimizing unit <clock_gen> ...

Optimizing unit <synchro_1> ...

Optimizing unit <synchro_2> ...

Optimizing unit <synchro_3> ...

Optimizing unit <kcpsm3> ...

Optimizing unit <picocode> ...

Optimizing unit <ddr2_512M16_mig_controller_0> ...
WARNING:Xst:1710 - FF/Latch <dqs_div_rdburstcount_2> (without init value) has a constant value of 0 in block <ddr2_512M16_mig_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dqs_div_rdburstcount_2> (without init value) has a constant value of 0 in block <ddr2_512M16_mig_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dqs_div_rdburstcount_2> (without init value) has a constant value of 0 in block <ddr2_512M16_mig_controller_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dqs_div_rdburstcount_2> (without init value) has a constant value of 0 in block <ddr2_512M16_mig_controller_0>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ddr2_512M16_mig_rd_gray_cntr> ...

Optimizing unit <ddr2_512M16_mig_ram8d_0_changed> ...

Optimizing unit <ddr2_512M16_mig_ram8d_1_changed> ...

Optimizing unit <ddr2_512M16_mig_dqs_delay_1> ...

Optimizing unit <ddr2_512M16_mig_dqs_delay_2> ...

Optimizing unit <ddr2_512M16_mig_dqs_delay_3> ...

Optimizing unit <ddr2_512M16_mig_dqs_delay_4> ...

Optimizing unit <ddr2_512M16_mig_dqs_delay_5> ...

Optimizing unit <ddr2_512M16_mig_fifo_0_wr_en_0> ...

Optimizing unit <ddr2_512M16_mig_fifo_1_wr_en_0> ...

Optimizing unit <ddr2_512M16_mig_wr_gray_cntr> ...

Optimizing unit <ddr2_512M16_mig_infrastructure_iobs_0> ...

Optimizing unit <ddr2_512M16_mig_controller_iobs_0> ...

Optimizing unit <ddr2_512M16_mig_s3_dm_iob> ...

Optimizing unit <ddr2_512M16_mig_s3_dqs_iob> ...

Optimizing unit <ddr2_512M16_mig_s3_dq_iob> ...

Optimizing unit <ddr2_512M16_mig_clk_dcm> ...

Optimizing unit <ddr2_512M16_mig_tap_dly> ...

Optimizing unit <btn_filter> ...

Optimizing unit <picoblaze> ...

Optimizing unit <ddr2_mgr> ...

Optimizing unit <ddr2_512M16_mig_data_read_0> ...

Optimizing unit <ddr2_512M16_mig_data_read_controller_0> ...

Optimizing unit <ddr2_512M16_mig_data_path_iobs_0> ...

Optimizing unit <ddr2_512M16_mig_cal_top> ...

Optimizing unit <ddr2_512M16_mig_infrastructure_top> ...

Optimizing unit <ddr2_512M16_mig_data_path_0> ...

Optimizing unit <ddr2_512M16_mig_iobs_0> ...

Optimizing unit <ddr2_512M16_mig_top_0> ...

Optimizing unit <ddr2_512M16_mig> ...

Optimizing unit <ddr_mgr_main> ...
WARNING:Xst:1710 - FF/Latch <write_data_m1_3> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_m1_2> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_m1_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data_m1_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <delay_sel_val1_0> (without init value) has a constant value of 1 in block <infrastructure0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_8> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_7> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_6> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_5> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_4> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_3> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_2> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_1> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xfr_len_r_0> (without init value) has a constant value of 0 in block <ddr2_mgr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_2> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m2_3> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_3> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_2> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m3_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_2> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m4_3> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_11> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_11> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_1_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_1_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_1_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_1_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_2_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m90_2_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_2_0> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data_m270_2_1> (without init value) has a constant value of 0 in block <data_write0>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pcb, actual ratio is 15.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <dumo_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <dumo_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <dumo_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <dumo_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 

Final Macro Processing ...

Processing Unit <controller0> :
	Found 2-bit shift register for signal <row_address_reg_0>.
	Found 2-bit shift register for signal <row_address_reg_1>.
	Found 2-bit shift register for signal <row_address_reg_2>.
	Found 2-bit shift register for signal <row_address_reg_3>.
	Found 2-bit shift register for signal <row_address_reg_4>.
	Found 2-bit shift register for signal <row_address_reg_5>.
	Found 2-bit shift register for signal <row_address_reg_6>.
	Found 2-bit shift register for signal <row_address_reg_7>.
	Found 2-bit shift register for signal <row_address_reg_8>.
	Found 2-bit shift register for signal <row_address_reg_9>.
	Found 2-bit shift register for signal <row_address_reg_10>.
	Found 2-bit shift register for signal <row_address_reg_11>.
	Found 2-bit shift register for signal <row_address_reg_12>.
	Found 2-bit shift register for signal <ba_address_reg2_0>.
	Found 2-bit shift register for signal <ba_address_reg2_1>.
	Found 3-bit shift register for signal <column_address_reg1_0>.
	Found 3-bit shift register for signal <column_address_reg1_1>.
	Found 3-bit shift register for signal <column_address_reg1_2>.
	Found 3-bit shift register for signal <column_address_reg1_3>.
	Found 3-bit shift register for signal <column_address_reg1_4>.
	Found 3-bit shift register for signal <column_address_reg1_5>.
	Found 3-bit shift register for signal <column_address_reg1_6>.
	Found 3-bit shift register for signal <column_address_reg1_7>.
	Found 3-bit shift register for signal <column_address_reg1_8>.
	Found 3-bit shift register for signal <column_address_reg1_9>.
	Found 2-bit shift register for signal <read_fifo_rden>.
Unit <controller0> processed.

Processing Unit <data_write0> :
	Found 4-bit shift register for signal <write_data4_16>.
	Found 4-bit shift register for signal <write_data4_17>.
	Found 4-bit shift register for signal <write_data4_18>.
	Found 4-bit shift register for signal <write_data4_19>.
	Found 4-bit shift register for signal <write_data4_20>.
	Found 4-bit shift register for signal <write_data4_21>.
	Found 4-bit shift register for signal <write_data4_22>.
	Found 4-bit shift register for signal <write_data4_23>.
	Found 4-bit shift register for signal <write_data4_24>.
	Found 4-bit shift register for signal <write_data4_25>.
	Found 4-bit shift register for signal <write_data4_26>.
	Found 4-bit shift register for signal <write_data4_27>.
	Found 4-bit shift register for signal <write_data4_28>.
	Found 4-bit shift register for signal <write_data4_29>.
	Found 4-bit shift register for signal <write_data4_30>.
	Found 4-bit shift register for signal <write_data4_31>.
	Found 7-bit shift register for signal <write_data90_2_0>.
	Found 7-bit shift register for signal <write_data90_2_1>.
	Found 7-bit shift register for signal <write_data90_2_2>.
	Found 7-bit shift register for signal <write_data90_2_3>.
	Found 7-bit shift register for signal <write_data90_2_4>.
	Found 7-bit shift register for signal <write_data90_2_5>.
	Found 7-bit shift register for signal <write_data90_2_6>.
	Found 7-bit shift register for signal <write_data90_2_7>.
	Found 7-bit shift register for signal <write_data90_2_8>.
	Found 7-bit shift register for signal <write_data90_2_9>.
	Found 7-bit shift register for signal <write_data90_2_10>.
	Found 7-bit shift register for signal <write_data90_2_11>.
	Found 7-bit shift register for signal <write_data90_2_12>.
	Found 7-bit shift register for signal <write_data90_2_13>.
	Found 7-bit shift register for signal <write_data90_2_14>.
	Found 7-bit shift register for signal <write_data90_2_15>.
	Found 3-bit shift register for signal <write_data270_2_0>.
	Found 3-bit shift register for signal <write_data270_2_1>.
	Found 3-bit shift register for signal <write_data270_2_2>.
	Found 3-bit shift register for signal <write_data270_2_3>.
	Found 3-bit shift register for signal <write_data270_2_4>.
	Found 3-bit shift register for signal <write_data270_2_5>.
	Found 3-bit shift register for signal <write_data270_2_6>.
	Found 3-bit shift register for signal <write_data270_2_7>.
	Found 3-bit shift register for signal <write_data270_2_8>.
	Found 3-bit shift register for signal <write_data270_2_9>.
	Found 3-bit shift register for signal <write_data270_2_10>.
	Found 3-bit shift register for signal <write_data270_2_11>.
	Found 3-bit shift register for signal <write_data270_2_12>.
	Found 3-bit shift register for signal <write_data270_2_13>.
	Found 3-bit shift register for signal <write_data270_2_14>.
	Found 3-bit shift register for signal <write_data270_2_15>.
Unit <data_write0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 815
 Flip-Flops                                            : 815
# Shift Registers                                      : 74
 2-bit shift register                                  : 16
 3-bit shift register                                  : 26
 4-bit shift register                                  : 16
 7-bit shift register                                  : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pcb.ngr
Top Level Output File Name         : pcb
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Soft

Design Statistics
# IOs                              : 62

Cell Usage :
# BELS                             : 1503
#      GND                         : 43
#      INV                         : 107
#      LUT1                        : 127
#      LUT2                        : 123
#      LUT3                        : 263
#      LUT3_D                      : 1
#      LUT3_L                      : 3
#      LUT4                        : 323
#      LUT4_D                      : 5
#      LUT4_L                      : 2
#      MUXCY                       : 231
#      MUXF5                       : 24
#      MUXF6                       : 4
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 43
#      XORCY                       : 201
# FlipFlops/Latches                : 965
#      FD                          : 196
#      FD_1                        : 46
#      FDC                         : 16
#      FDCE                        : 20
#      FDDRRSE                     : 21
#      FDE                         : 10
#      FDE_1                       : 3
#      FDP                         : 2
#      FDR                         : 146
#      FDR_1                       : 79
#      FDRE                        : 331
#      FDRE_1                      : 2
#      FDRS                        : 4
#      FDRS_1                      : 39
#      FDRSE                       : 20
#      FDRSE_1                     : 7
#      FDS                         : 9
#      FDS_1                       : 8
#      FDSE                        : 5
#      FDSE_1                      : 1
# RAMS                             : 60
#      RAM16X1D                    : 40
#      RAM32X1S                    : 10
#      RAM64X1S                    : 8
#      RAMB16BWE                   : 2
# Shift Registers                  : 74
#      SRL16                       : 32
#      SRL16_1                     : 42
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 74
#      IBUF                        : 19
#      IBUFDS                      : 2
#      IBUFG                       : 2
#      OBUF                        : 32
#      OBUFDS                      : 1
#      OBUFT                       : 16
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM                         : 1
#      DCM_SP                      : 1
# Logical                          : 48
#      BUFCF                       : 48
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                      783  out of   5888    13%  
 Number of Slice Flip Flops:            965  out of  11776     8%  
 Number of 4 input LUTs:               1160  out of  11776     9%  
    Number used as logic:               954
    Number used as Shift registers:      74
    Number used as RAMs:                132
 Number of IOs:                          62
 Number of bonded IOBs:                  58  out of    372    15%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         7  out of     24    29%  
 Number of DCMs:                          2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                | Clock buffer(FF name)                                                                        | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------+
CLK_50M                                                                                                                                                                                                                     | DCM_SP_INST:CLKFX                                                                            | 247   |
CLK_AUX                                                                                                                                                                                                                     | DCM_INST1:CLK90                                                                              | 352   |
CLK_AUX                                                                                                                                                                                                                     | DCM_INST1:CLK0                                                                               | 467   |
ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out(ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/one:O)| NONE(*)(ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_0_n/fifo_bit0)| 13    |
ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out(ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one:O)| NONE(*)(ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_0_n/fifo_bit3)| 13    |
ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out(ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/one:O)| NONE(*)(ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_1_n/fifo_bit0)| 13    |
ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out(ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/one:O)| NONE(*)(ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_1_n/fifo_bit1)| 13    |
CLK_AUX                                                                                                                                                                                                                     | DCM_INST1:CLK180                                                                             | 2     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                          | Buffer(FF name)                                                                                                         | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------+
ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/reset_r(ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/reset_r:Q)| NONE(ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0)| 20    |
ddr_mgr_main_inst/ddr2_mgr_inst/synchro_wr_cmd_active/N0(ddr_mgr_main_inst/ddr2_mgr_inst/synchro_wr_cmd_active/XST_GND:G)                                               | NONE(ddr_mgr_main_inst/ddr2_mgr_inst/synchro_wr_cmd_active/use_fdc.fda)                                                 | 2     |
ddr_mgr_main_inst/ddr2_mgr_inst/synchro_wr_req/N0(ddr_mgr_main_inst/ddr2_mgr_inst/synchro_wr_req/XST_GND:G)                                                             | NONE(ddr_mgr_main_inst/ddr2_mgr_inst/synchro_wr_req/use_fdc.fda)                                                        | 2     |
ddr_mgr_main_inst/synchro_buffer_init_done/N0(ddr_mgr_main_inst/synchro_buffer_init_done/XST_GND:G)                                                                     | NONE(ddr_mgr_main_inst/synchro_buffer_init_done/use_fdc.fda)                                                            | 2     |
ddr_mgr_main_inst/synchro_rd_data_valid_clk0_neg/N0(ddr_mgr_main_inst/synchro_rd_data_valid_clk0_neg/XST_GND:G)                                                         | NONE(ddr_mgr_main_inst/synchro_rd_data_valid_clk0_neg/use_fdc.fda)                                                      | 2     |
ddr_mgr_main_inst/synchro_rd_data_valid_clk90_neg/N0(ddr_mgr_main_inst/synchro_rd_data_valid_clk90_neg/XST_GND:G)                                                       | NONE(ddr_mgr_main_inst/synchro_rd_data_valid_clk90_neg/use_fdc.fda)                                                     | 2     |
ddr_mgr_main_inst/synchro_rd_xfr_en/N0(ddr_mgr_main_inst/synchro_rd_xfr_en/XST_GND:G)                                                                                   | NONE(ddr_mgr_main_inst/synchro_rd_xfr_en/use_fdc.fda)                                                                   | 2     |
synchro_reset/N0(synchro_reset/XST_GND:G)                                                                                                                               | NONE(synchro_reset/use_fdp.fda)                                                                                         | 2     |
top_btn_filter_inst/io_sync_db[0].io_btn_sync_inst/N0(top_btn_filter_inst/io_sync_db[0].io_btn_sync_inst/XST_GND:G)                                                     | NONE(top_btn_filter_inst/io_sync_db[0].io_btn_sync_inst/use_fdc.fda)                                                    | 2     |
top_btn_filter_inst/io_sync_db[1].io_btn_sync_inst/N0(top_btn_filter_inst/io_sync_db[1].io_btn_sync_inst/XST_GND:G)                                                     | NONE(top_btn_filter_inst/io_sync_db[1].io_btn_sync_inst/use_fdc.fda)                                                    | 2     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 20.851ns (Maximum Frequency: 47.958MHz)
   Minimum input arrival time before clock: 10.649ns
   Maximum output required time after clock: 5.531ns
   Maximum combinational path delay: 0.000ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50M'
  Clock period: 20.851ns (frequency: 47.958MHz)
  Total number of paths / destination ports: 11380 / 785
-------------------------------------------------------------------------
Delay:               13.901ns (Levels of Logic = 16)
  Source:            ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop (FF)
  Source Clock:      CLK_50M rising 1.5X
  Destination Clock: CLK_50M rising 1.5X

  Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWE:CLKA->DOA6   10   2.498   0.882  ram_1024_x_18 (instruction<6>)
     end scope: 'picocode_inst'
     begin scope: 'kcpsm3_inst'
     RAM16X1D:DPRA2->DPO    1   0.648   0.452  reg_loop_register_bit_4 (sy<4>)
     LUT3:I2->O           21   0.648   1.131  operand_select_mux_4 (port_id<4>)
     end scope: 'kcpsm3_inst'
     end scope: 'picoblaze_inst'
     LUT4:I3->O            8   0.648   0.760  pi_blk_sel_1_cmp_eq00001 (pi_blk_sel<1>)
     begin scope: 'ddr2_mgr_inst'
     LUT4:I3->O            1   0.648   0.423  pi_rd_data<0>1 (pi_rd_data<0>)
     end scope: 'ddr2_mgr_inst'
     LUT4:I3->O            1   0.648   0.500  in_port<0> (in_port<0>)
     begin scope: 'picoblaze_inst'
     begin scope: 'kcpsm3_inst'
     LUT3:I1->O            1   0.643   0.000  mux_lut_0 (input_group<0>)
     MUXF5:I1->O           2   0.276   0.590  shift_in_muxf5_0 (alu_result<0>)
     LUT4:I0->O            1   0.648   0.000  low_zero_lut (low_zero)
     MUXCY:S->O            1   0.632   0.000  low_zero_muxcy (low_zero_carry)
     MUXCY:CI->O           1   0.065   0.000  high_zero_cymux (high_zero_carry)
     MUXCY:CI->O           0   0.065   0.000  zero_cymux (zero_carry)
     XORCY:CI->O           1   0.844   0.000  zero_xor (zero_fast_route)
     FDRE:D                    0.252          zero_flag_flop
    ----------------------------------------
    Total                     13.901ns (9.163ns logic, 4.738ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_AUX'
  Clock period: 8.020ns (frequency: 124.688MHz)
  Total number of paths / destination ports: 5120 / 1519
-------------------------------------------------------------------------
Delay:               8.020ns (Levels of Logic = 13)
  Source:            ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0 (FF)
  Destination:       ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd3 (FF)
  Source Clock:      CLK_AUX falling
  Destination Clock: CLK_AUX falling

  Data Path: ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0 to ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q           23   0.591   1.202  xfr_cnt_r_0 (xfr_cnt_r_0)
     INV:I->O              1   0.648   0.000  Madd_xfr_cnt_nxt_addsub0000_lut<0>_INV_0 (Madd_xfr_cnt_nxt_addsub0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  Madd_xfr_cnt_nxt_addsub0000_cy<0> (Madd_xfr_cnt_nxt_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xfr_cnt_nxt_addsub0000_cy<1> (Madd_xfr_cnt_nxt_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xfr_cnt_nxt_addsub0000_cy<2> (Madd_xfr_cnt_nxt_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xfr_cnt_nxt_addsub0000_cy<3> (Madd_xfr_cnt_nxt_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xfr_cnt_nxt_addsub0000_cy<4> (Madd_xfr_cnt_nxt_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xfr_cnt_nxt_addsub0000_cy<5> (Madd_xfr_cnt_nxt_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Madd_xfr_cnt_nxt_addsub0000_cy<6> (Madd_xfr_cnt_nxt_addsub0000_cy<6>)
     XORCY:CI->O           2   0.844   0.590  Madd_xfr_cnt_nxt_addsub0000_xor<7> (xfr_cnt_nxt_addsub0000<7>)
     LUT3:I0->O            1   0.648   0.000  Mcompar_last_req_xfr_cmp_eq0000_lut<3> (Mcompar_last_req_xfr_cmp_eq0000_lut<3>)
     MUXCY:S->O            1   0.632   0.000  Mcompar_last_req_xfr_cmp_eq0000_cy<3> (Mcompar_last_req_xfr_cmp_eq0000_cy<3>)
     MUXCY:CI->O           3   0.269   0.674  Mcompar_last_req_xfr_cmp_eq0000_cy<4> (Mcompar_last_req_xfr_cmp_eq0000_cy<4>)
     LUT2:I0->O            1   0.648   0.000  state_r_FSM_FFd3-In11 (state_r_FSM_FFd3-In1)
     FDRS_1:D                  0.252          state_r_FSM_FFd3
    ----------------------------------------
    Total                      8.020ns (5.554ns logic, 2.466ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out'
  Clock period: 6.566ns (frequency: 152.300MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 3)
  Source:            ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1 (FF)
  Destination:       ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_0_n/fifo_bit0 (RAM)
  Source Clock:      ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out rising
  Destination Clock: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out falling

  Data Path: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1 to ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_0_n/fifo_bit0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.500  delay_ff_1 (din_delay)
     LUT2:I1->O           12   0.643   0.961  dout1 (dout)
     end scope: 'gen_wr_en[0].fifo_1_wr_en_inst'
     end scope: 'data_read_controller0'
     begin scope: 'data_read0'
     begin scope: 'strobe_0_n'
     RAM16X1D:WE               0.588          fifo_bit0
    ----------------------------------------
    Total                      3.283ns (1.822ns logic, 1.461ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out'
  Clock period: 6.620ns (frequency: 151.057MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.310ns (Levels of Logic = 3)
  Source:            ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:       ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_0/fifo_bit3 (RAM)
  Source Clock:      ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out falling
  Destination Clock: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out rising

  Data Path: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff to ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_0/fifo_bit3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.527  delay_ff (din_delay)
     LUT2:I1->O           12   0.643   0.961  dout1 (dout)
     end scope: 'gen_wr_en[0].fifo_0_wr_en_inst'
     end scope: 'data_read_controller0'
     begin scope: 'data_read0'
     begin scope: 'strobe_0'
     RAM16X1D:WE               0.588          fifo_bit3
    ----------------------------------------
    Total                      3.310ns (1.822ns logic, 1.488ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out'
  Clock period: 6.566ns (frequency: 152.300MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 3)
  Source:            ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1 (FF)
  Destination:       ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_1_n/fifo_bit0 (RAM)
  Source Clock:      ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out rising
  Destination Clock: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out falling

  Data Path: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1 to ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_1_n/fifo_bit0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.500  delay_ff_1 (din_delay)
     LUT2:I1->O           12   0.643   0.961  dout1 (dout)
     end scope: 'gen_wr_en[1].fifo_1_wr_en_inst'
     end scope: 'data_read_controller0'
     begin scope: 'data_read0'
     begin scope: 'strobe_1_n'
     RAM16X1D:WE               0.588          fifo_bit0
    ----------------------------------------
    Total                      3.283ns (1.822ns logic, 1.461ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out'
  Clock period: 6.620ns (frequency: 151.057MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.310ns (Levels of Logic = 3)
  Source:            ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff (FF)
  Destination:       ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_1/fifo_bit1 (RAM)
  Source Clock:      ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out falling
  Destination Clock: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out rising

  Data Path: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff to ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_1/fifo_bit1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.527  delay_ff (din_delay)
     LUT2:I1->O           12   0.643   0.961  dout1 (dout)
     end scope: 'gen_wr_en[1].fifo_0_wr_en_inst'
     end scope: 'data_read_controller0'
     begin scope: 'data_read0'
     begin scope: 'strobe_1'
     RAM16X1D:WE               0.588          fifo_bit1
    ----------------------------------------
    Total                      3.310ns (1.822ns logic, 1.488ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_50M'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.521ns (Levels of Logic = 2)
  Source:            BTN_SOUTH (PAD)
  Destination:       top_btn_filter_inst/io_sync_db[1].io_btn_sync_inst/use_fdc.fda (FF)
  Destination Clock: CLK_50M rising 1.5X

  Data Path: BTN_SOUTH to top_btn_filter_inst/io_sync_db[1].io_btn_sync_inst/use_fdc.fda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.420  BTN_SOUTH_IBUF (BTN_SOUTH_IBUF)
     begin scope: 'top_btn_filter_inst'
     begin scope: 'io_sync_db[1].io_btn_sync_inst'
     FDC:D                     0.252          use_fdc.fda
    ----------------------------------------
    Total                      1.521ns (1.101ns logic, 0.420ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out'
  Total number of paths / destination ports: 30 / 5
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 16)
  Source:            SD_LOOP_IN (PAD)
  Destination:       ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_0/fifo_bit0 (RAM)
  Destination Clock: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/clk_out rising

  Data Path: SD_LOOP_IN to ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_0/fifo_bit0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'ddr_mgr_main_inst'
     begin scope: 'u_mem_controller'
     begin scope: 'top_00'
     begin scope: 'iobs0'
     begin scope: 'controller_iobs0'
     IBUF:I->O             6   0.849   0.672  rst_iob_inbuf (rst_dqs_div)
     end scope: 'controller_iobs0'
     end scope: 'iobs0'
     begin scope: 'data_path0'
     begin scope: 'data_read_controller0'
     begin scope: 'rst_dqs_div_delayed'
     LUT4:I3->O            1   0.648   0.452  four (delay1)
     LUT4:I2->O            1   0.648   0.452  three (delay2)
     LUT4:I2->O            1   0.648   0.423  six (delay3)
     LUT4:I3->O            1   0.648   0.452  two (delay4)
     LUT4:I2->O            1   0.648   0.452  five (delay5)
     LUT4:I2->O            6   0.648   0.812  one (clk_out)
     end scope: 'rst_dqs_div_delayed'
     begin scope: 'gen_wr_en[0].fifo_0_wr_en_inst'
     LUT2:I0->O           12   0.648   0.961  dout1 (dout)
     end scope: 'gen_wr_en[0].fifo_0_wr_en_inst'
     end scope: 'data_read_controller0'
     begin scope: 'data_read0'
     begin scope: 'strobe_0'
     RAM16X1D:WE               0.588          fifo_bit0
    ----------------------------------------
    Total                     10.649ns (5.973ns logic, 4.676ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out'
  Total number of paths / destination ports: 54 / 9
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 16)
  Source:            SD_LOOP_IN (PAD)
  Destination:       ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_0/fifo_bit3 (RAM)
  Destination Clock: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/clk_out rising

  Data Path: SD_LOOP_IN to ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_0/fifo_bit3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'ddr_mgr_main_inst'
     begin scope: 'u_mem_controller'
     begin scope: 'top_00'
     begin scope: 'iobs0'
     begin scope: 'controller_iobs0'
     IBUF:I->O             6   0.849   0.672  rst_iob_inbuf (rst_dqs_div)
     end scope: 'controller_iobs0'
     end scope: 'iobs0'
     begin scope: 'data_path0'
     begin scope: 'data_read_controller0'
     begin scope: 'rst_dqs_div_delayed'
     LUT4:I3->O            1   0.648   0.452  four (delay1)
     LUT4:I2->O            1   0.648   0.452  three (delay2)
     LUT4:I2->O            1   0.648   0.423  six (delay3)
     LUT4:I3->O            1   0.648   0.452  two (delay4)
     LUT4:I2->O            1   0.648   0.452  five (delay5)
     LUT4:I2->O            6   0.648   0.812  one (clk_out)
     end scope: 'rst_dqs_div_delayed'
     begin scope: 'gen_wr_en[0].fifo_0_wr_en_inst'
     LUT2:I0->O           12   0.648   0.961  dout1 (dout)
     end scope: 'gen_wr_en[0].fifo_0_wr_en_inst'
     end scope: 'data_read_controller0'
     begin scope: 'data_read0'
     begin scope: 'strobe_0'
     RAM16X1D:WE               0.588          fifo_bit3
    ----------------------------------------
    Total                     10.649ns (5.973ns logic, 4.676ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out'
  Total number of paths / destination ports: 30 / 5
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 16)
  Source:            SD_LOOP_IN (PAD)
  Destination:       ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_1/fifo_bit0 (RAM)
  Destination Clock: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/clk_out rising

  Data Path: SD_LOOP_IN to ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_1/fifo_bit0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'ddr_mgr_main_inst'
     begin scope: 'u_mem_controller'
     begin scope: 'top_00'
     begin scope: 'iobs0'
     begin scope: 'controller_iobs0'
     IBUF:I->O             6   0.849   0.672  rst_iob_inbuf (rst_dqs_div)
     end scope: 'controller_iobs0'
     end scope: 'iobs0'
     begin scope: 'data_path0'
     begin scope: 'data_read_controller0'
     begin scope: 'rst_dqs_div_delayed'
     LUT4:I3->O            1   0.648   0.452  four (delay1)
     LUT4:I2->O            1   0.648   0.452  three (delay2)
     LUT4:I2->O            1   0.648   0.423  six (delay3)
     LUT4:I3->O            1   0.648   0.452  two (delay4)
     LUT4:I2->O            1   0.648   0.452  five (delay5)
     LUT4:I2->O            6   0.648   0.812  one (clk_out)
     end scope: 'rst_dqs_div_delayed'
     begin scope: 'gen_wr_en[1].fifo_0_wr_en_inst'
     LUT2:I0->O           12   0.648   0.961  dout1 (dout)
     end scope: 'gen_wr_en[1].fifo_0_wr_en_inst'
     end scope: 'data_read_controller0'
     begin scope: 'data_read0'
     begin scope: 'strobe_1'
     RAM16X1D:WE               0.588          fifo_bit0
    ----------------------------------------
    Total                     10.649ns (5.973ns logic, 4.676ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out'
  Total number of paths / destination ports: 54 / 9
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 16)
  Source:            SD_LOOP_IN (PAD)
  Destination:       ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_1/fifo_bit1 (RAM)
  Destination Clock: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/clk_out rising

  Data Path: SD_LOOP_IN to ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read0/strobe_1/fifo_bit1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'ddr_mgr_main_inst'
     begin scope: 'u_mem_controller'
     begin scope: 'top_00'
     begin scope: 'iobs0'
     begin scope: 'controller_iobs0'
     IBUF:I->O             6   0.849   0.672  rst_iob_inbuf (rst_dqs_div)
     end scope: 'controller_iobs0'
     end scope: 'iobs0'
     begin scope: 'data_path0'
     begin scope: 'data_read_controller0'
     begin scope: 'rst_dqs_div_delayed'
     LUT4:I3->O            1   0.648   0.452  four (delay1)
     LUT4:I2->O            1   0.648   0.452  three (delay2)
     LUT4:I2->O            1   0.648   0.423  six (delay3)
     LUT4:I3->O            1   0.648   0.452  two (delay4)
     LUT4:I2->O            1   0.648   0.452  five (delay5)
     LUT4:I2->O            6   0.648   0.812  one (clk_out)
     end scope: 'rst_dqs_div_delayed'
     begin scope: 'gen_wr_en[1].fifo_0_wr_en_inst'
     LUT2:I0->O           12   0.648   0.961  dout1 (dout)
     end scope: 'gen_wr_en[1].fifo_0_wr_en_inst'
     end scope: 'data_read_controller0'
     begin scope: 'data_read0'
     begin scope: 'strobe_1'
     RAM16X1D:WE               0.588          fifo_bit1
    ----------------------------------------
    Total                     10.649ns (5.973ns logic, 4.676ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_AUX'
  Total number of paths / destination ports: 61 / 45
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 4)
  Source:            ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/controller_iobs0/iob_odt (FF)
  Destination:       SD_ODT (PAD)
  Source Clock:      CLK_AUX falling

  Data Path: ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/controller_iobs0/iob_odt to SD_ODT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  iob_odt (ddr_odt_reg)
     OBUF:I->O                 4.520          r21 (ddr_odt0)
     end scope: 'controller_iobs0'
     end scope: 'iobs0'
     end scope: 'top_00'
     end scope: 'u_mem_controller'
     end scope: 'ddr_mgr_main_inst'
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_50M'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 2)
  Source:            ddr_mgr_main_inst/cw_cs_0 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      CLK_50M rising 1.5X

  Data Path: ddr_mgr_main_inst/cw_cs_0 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.420  cw_cs_0 (cw_cs_0)
     end scope: 'ddr_mgr_main_inst'
     OBUF:I->O                 4.520          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 3)
  Source:            ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dqs[1].s3_dqs_iob_inst/U3:OB (PAD)
  Destination:       SD_UDQS_N (PAD)

  Data Path: ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dqs[1].s3_dqs_iob_inst/U3:OB to SD_UDQS_N
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OBUFTDS:OB             1   0.000   0.000  U3 (ddr_dqs_n)
     end scope: 'gen_dqs[1].s3_dqs_iob_inst'
     end scope: 'datapath_iobs0'
     end scope: 'iobs0'
     end scope: 'top_00'
     end scope: 'u_mem_controller'
     end scope: 'ddr_mgr_main_inst'
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to t_state_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to int_pulse_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to int_update_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to int_value_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to move_group_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to condition_met_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to normal_count_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to call_type_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to push_pop_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to valid_move_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to flag_type_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to flag_enable_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to low_zero_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to high_zero_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to sel_shadow_zero_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to low_parity_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to high_parity_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to sel_parity_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to sel_arith_carry_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to sel_shift_carry_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to sel_shadow_carry_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to vector_select_mux_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to value_select_mux_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to vector_select_mux_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to value_select_mux_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to vector_select_mux_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to value_select_mux_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to vector_select_mux_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to value_select_mux_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to vector_select_mux_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to value_select_mux_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to vector_select_mux_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to value_select_mux_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to vector_select_mux_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to value_select_mux_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to vector_select_mux_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to value_select_mux_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to vector_select_mux_8.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to value_select_mux_8.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to vector_select_mux_9.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to value_select_mux_9.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to register_type_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to register_enable_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to reg_loop_register_bit_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to operand_select_mux_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to reg_loop_register_bit_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to operand_select_mux_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to reg_loop_register_bit_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to operand_select_mux_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to reg_loop_register_bit_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to operand_select_mux_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to reg_loop_register_bit_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to operand_select_mux_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to reg_loop_register_bit_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to operand_select_mux_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to reg_loop_register_bit_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to operand_select_mux_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to reg_loop_register_bit_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to operand_select_mux_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to memory_type_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to memory_enable_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to memory_bit_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to memory_bit_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to memory_bit_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to memory_bit_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to memory_bit_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to memory_bit_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to memory_bit_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to memory_bit_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to sel_logical_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to logical_lut_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to logical_lut_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to logical_lut_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to logical_lut_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to logical_lut_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to logical_lut_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to logical_lut_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to logical_lut_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to high_shift_in_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to low_shift_in_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to shift_carry_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to shift_mux_lut_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to shift_mux_lut_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to shift_mux_lut_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to shift_mux_lut_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to shift_mux_lut_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to shift_mux_lut_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to shift_mux_lut_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to shift_mux_lut_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to sel_arith_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to arith_carry_in_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to arith_lut_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to arith_lut_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to arith_lut_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to arith_lut_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to arith_lut_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to arith_lut_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to arith_lut_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to arith_carry_out_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to arith_lut_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to input_fetch_type_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to or_lut_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to mux_lut_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to or_lut_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to mux_lut_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to or_lut_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to mux_lut_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to or_lut_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to mux_lut_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to or_lut_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to mux_lut_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to or_lut_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to mux_lut_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to or_lut_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to mux_lut_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to or_lut_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to mux_lut_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to io_decode_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to write_active_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to read_active_lut.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to stack_bit_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to stack_bit_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to stack_bit_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to stack_bit_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to stack_bit_4.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to stack_bit_5.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to stack_bit_6.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to stack_bit_7.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to stack_bit_8.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to stack_bit_9.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to count_lut_0.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to count_lut_1.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to count_lut_2.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to count_lut_3.
WARNING:Xst:616 - Invalid property "XC_PROPS INIT": Did not attach to count_lut_4.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to rst_iob_out.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to iob_web.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to iob_rasb.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to iob_casb.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to iob_cke.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to iob_odt.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to gen_addr[0].FD_inst.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to gen_addr[1].FD_inst.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to gen_addr[2].FD_inst.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to gen_addr[3].FD_inst.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to gen_addr[4].FD_inst.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to gen_addr[5].FD_inst.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to gen_addr[6].FD_inst.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to gen_addr[7].FD_inst.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to gen_addr[8].FD_inst.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to gen_addr[9].FD_inst.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to gen_addr[10].FD_inst.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to gen_addr[11].FD_inst.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to gen_addr[12].FD_inst.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to gen_ba[0].FD_inst.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to gen_ba[1].FD_inst.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to U1.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to U1.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DQ_T.
WARNING:Xst:616 - Invalid property "SYN_USEIOFF 1": Did not attach to DQ_T.


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 30.59 secs
 
--> 

Total memory usage is 331852 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  546 (   0 filtered)
Number of infos    :   19 (   0 filtered)

