

================================================================
== Vivado HLS Report for 'BlackScholesWrapper'
================================================================
* Date:           Mon Dec 15 17:26:17 2014

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.62|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  400210|  400210|  400211|  400211|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+----------+
        |                         |              |  Latency  |  Interval | Pipeline |
        |         Instance        |    Module    | min | max | min | max |   Type   |
        +-------------------------+--------------+-----+-----+-----+-----+----------+
        |grp_BlackScholes_fu_129  |BlackScholes  |  210|  210|    4|    4| function |
        +-------------------------+--------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop    |  400208|  400208|       213|          4|          4|  100000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     38|
|FIFO             |        -|      -|       -|      -|
|Instance         |       12|     74|   15201|  22939|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     37|
|Register         |        -|      -|     157|     36|
+-----------------+---------+-------+--------+-------+
|Total            |       12|     74|   15358|  23050|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|     33|      14|     43|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+-------+-------+
    |         Instance        |    Module    | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------+--------------+---------+-------+-------+-------+
    |grp_BlackScholes_fu_129  |BlackScholes  |       12|     74|  15201|  22939|
    +-------------------------+--------------+---------+-------+-------+-------+
    |Total                    |              |       12|     74|  15201|  22939|
    +-------------------------+--------------+---------+-------+-------+-------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_157_p2       |     +    |      0|  0|  17|          17|           1|
    |exitcond_fu_151_p2  |   icmp   |      0|  0|  21|          17|          16|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  38|          34|          17|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   3|          7|    3|         21|
    |i_phi_fu_120_p4  |  17|          2|   17|         34|
    |i_reg_116        |  17|          2|   17|         34|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  37|         11|   37|         89|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it15                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it16                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it17                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it18                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it19                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it20                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it21                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it22                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it23                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it24                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it25                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it26                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it27                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it28                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it29                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it30                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it31                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it32                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it33                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it34                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it35                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it36                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it37                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it38                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it39                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it40                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it41                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it42                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it43                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it44                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it45                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it46                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it47                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it48                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it49                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it50                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it51                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it52                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it53                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                          |   1|   0|    1|          0|
    |exitcond_reg_198                               |   1|   0|    1|          0|
    |grp_BlackScholes_fu_129_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_202                                    |  17|   0|   17|          0|
    |i_reg_116                                      |  17|   0|   17|          0|
    |tmp_reg_207                                    |  64|   0|   64|          0|
    |exitcond_reg_198                               |   0|   2|    1|          0|
    |i_reg_116                                      |   0|  34|   17|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 157|  36|  175|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------+-----+-----+------------+---------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | BlackScholesWrapper | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | BlackScholesWrapper | return value |
|ap_start     |  in |    1| ap_ctrl_hs | BlackScholesWrapper | return value |
|ap_done      | out |    1| ap_ctrl_hs | BlackScholesWrapper | return value |
|ap_idle      | out |    1| ap_ctrl_hs | BlackScholesWrapper | return value |
|ap_ready     | out |    1| ap_ctrl_hs | BlackScholesWrapper | return value |
|CallPutFlag  |  in |    8|   ap_none  |     CallPutFlag     |    scalar    |
|S            |  in |   64|   ap_none  |          S          |    scalar    |
|X            |  in |   64|   ap_none  |          X          |    scalar    |
|T            |  in |   64|   ap_none  |          T          |    scalar    |
|r            |  in |   64|   ap_none  |          r          |    scalar    |
|b            |  in |   64|   ap_none  |          b          |    scalar    |
|a_address0   | out |   17|  ap_memory |          a          |     array    |
|a_ce0        | out |    1|  ap_memory |          a          |     array    |
|a_we0        | out |    1|  ap_memory |          a          |     array    |
|a_d0         | out |   64|  ap_memory |          a          |     array    |
+-------------+-----+-----+------------+---------------------+--------------+

