// Seed: 2324023047
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    output supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    output wor id_7
    , id_11,
    input wor id_8,
    output tri1 id_9
);
  logic id_12 = -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12,
      id_11
  );
endmodule
