INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/simple_dualport_ram_with_init.vhd" into library work
INFO: [VRFC 10-307] analyzing entity simple_dualport_ram_with_init
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/fifo_generator_v13_0_1/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.ip_user_files/ipstatic/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/sim/FIFO_addr_packed.vhd" into library work
INFO: [VRFC 10-307] analyzing entity FIFO_addr_packed
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/FSM_addr_packed.vhd" into library work
INFO: [VRFC 10-307] analyzing entity FSM_addr_packed
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/addr_packed.vhd" into library work
INFO: [VRFC 10-307] analyzing entity addr_packed
WARNING: [VRFC 10-280] actual for formal port srst is neither a static name nor a globally static expression [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/addr_packed.vhd:64]
WARNING: [VRFC 10-280] actual for formal port din is neither a static name nor a globally static expression [D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/addr_packed.vhd:65]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware_Vivado_Project/redpitaya.srcs/sources_1/addr_packed_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity addr_packed_testbench
