module LUT(
    input[4:0] addr,
    output logic[9:0] Target
	);

always_comb 
  case(addr)		   
	5'b00000:   Target =  10'b0000001011; //lut[0] = 11
	5'b00001:   Target =  10'b0010110011; //lut[1] = 179
	5'b00010:   Target =  10'b0100111001; //lut[2] = 313
	5'b00011:   Target =  10'b0100111101; //lut[3] = 317
	5'b00100:   Target =  10'd330; //lut[4] = 330  
	5'b00101:   Target =  10'b0101000111; //lut[5] = 326
	5'b00110:   Target =  10'b0110001000; //lut[6] = 392
	5'b00111:   Target =  10'b0110000010; //lut[7] = 397
	5'b01000:   Target =  10'b0110001000; //lut[8] = 403
	5'b01001:   Target =  10'b0110001111; //lut[9] = 410
	5'b01010:   Target =  10'b0110010111; //lut[10] = 418
	5'b01011:   Target =  10'b0110100000; //lut[11] = 427
	5'b01100:   Target =  10'b0111010010; //lut[12] = 457
	5'b01101:   Target =  10'b0111000100; //lut[13] = 463
	5'b01110:   Target =  10'b0111001011; //lut[14] = 470
	5'b01111:   Target =  10'b0111010011; //lut[15] = 478
	5'b10000:   Target =  10'b0111011100; //lut[16] = 487
	5'b10001:   Target =  10'b0111100110; //lut[17] = 497
	5'b10010:   Target =  10'b0111100110; //lut[18] = 497
	5'b10011:   Target =  10'b0111111101; //lut[19] = 520
	5'b10100:   Target =  10'b1000000001; //lut[20] = 524
	5'b10101:   Target =  10'b1000000110; //lut[21] = 529
	5'b10110:   Target =  10'b1000001011; //lut[22] = 534
	5'b10111:   Target =  10'b1000010000; //lut[23] = 539
	5'b11000:   Target =  10'b1000010101; //lut[24] = 544
	5'b11001:   Target =  10'b1000011000; //lut[25] = 536
	5'b11010:   Target =  10'b1000100000; //lut[26] = 544
	5'b11011:   Target =  10'd321; //
	5'b11100:   Target =  10'd334; //

	default: Target = 10'b0000000000;
  endcase
endmodule
