<stg><name>drop_optional_ip_header<512></name>


<trans_list>

<trans id="146" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3">
<![CDATA[
entry:13 %doh_state_load = load i3 %doh_state

]]></Node>
<StgValue><ssdm name="doh_state_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
entry:16 %switch_ln69 = switch i3 %doh_state_load, void %drop_optional_ip_header<512>.exit, i3 0, void, i3 1, void, i3 2, void, i3 3, void, i3 5, void, i3 4, void, i3 6, void

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:5 %store_ln188 = store i3 0, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln189 = br void %drop_optional_ip_header<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:5 %store_ln179 = store i3 0, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln180 = br void %drop_optional_ip_header<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:0 %tmp_52_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxEng_dataBuffer0, i32 1

]]></Node>
<StgValue><ssdm name="tmp_52_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln152 = br i1 %tmp_52_i, void %drop_optional_ip_header<512>.exit, void

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="0">
<![CDATA[
:0 %rxEng_dataBuffer0_read_3 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer0

]]></Node>
<StgValue><ssdm name="rxEng_dataBuffer0_read_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="512" op_0_bw="1024">
<![CDATA[
:1 %currWord_data_V_5 = trunc i1024 %rxEng_dataBuffer0_read_3

]]></Node>
<StgValue><ssdm name="currWord_data_V_5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %currWord_keep_V_1 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %rxEng_dataBuffer0_read_3, i32 512, i32 575

]]></Node>
<StgValue><ssdm name="currWord_keep_V_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:3 %currWord_last_V_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer0_read_3, i32 576

]]></Node>
<StgValue><ssdm name="currWord_last_V_10"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="160" op_0_bw="1024">
<![CDATA[
:6 %trunc_ln674_8 = trunc i1024 %rxEng_dataBuffer0_read_3

]]></Node>
<StgValue><ssdm name="trunc_ln674_8"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="20" op_0_bw="20" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %p_Result_591_i = partselect i20 @_ssdm_op_PartSelect.i20.i1024.i32.i32, i1024 %rxEng_dataBuffer0_read_3, i32 512, i32 531

]]></Node>
<StgValue><ssdm name="p_Result_591_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:8 %tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer0_read_3, i32 532

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %br_ln162 = br i1 %tmp_343, void, void

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
<literal name="tmp_343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:0 %store_ln164 = store i3 0, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
<literal name="tmp_343" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln165 = br void %drop_optional_ip_header<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
<literal name="tmp_343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln166 = br i1 %currWord_last_V_10, void %drop_optional_ip_header<512>.exit, void

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
<literal name="tmp_343" val="1"/>
<literal name="currWord_last_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:0 %store_ln168 = store i3 6, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
<literal name="tmp_343" val="1"/>
<literal name="currWord_last_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln169 = br void %drop_optional_ip_header<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:0 %tmp_51_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxEng_dataBuffer0, i32 1

]]></Node>
<StgValue><ssdm name="tmp_51_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln131 = br i1 %tmp_51_i, void %drop_optional_ip_header<512>.exit, void

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="0">
<![CDATA[
:0 %rxEng_dataBuffer0_read_2 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer0

]]></Node>
<StgValue><ssdm name="rxEng_dataBuffer0_read_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="512" op_0_bw="1024">
<![CDATA[
:1 %currWord_data_V = trunc i1024 %rxEng_dataBuffer0_read_2

]]></Node>
<StgValue><ssdm name="currWord_data_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %currWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %rxEng_dataBuffer0_read_2, i32 512, i32 575

]]></Node>
<StgValue><ssdm name="currWord_keep_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:3 %currWord_last_V_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer0_read_2, i32 576

]]></Node>
<StgValue><ssdm name="currWord_last_V_9"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1024">
<![CDATA[
:6 %trunc_ln674 = trunc i1024 %rxEng_dataBuffer0_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %p_Result_586_i = partselect i4 @_ssdm_op_PartSelect.i4.i1024.i32.i32, i1024 %rxEng_dataBuffer0_read_2, i32 512, i32 515

]]></Node>
<StgValue><ssdm name="p_Result_586_i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer0_read_2, i32 516

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %br_ln141 = br i1 %tmp, void, void

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:0 %store_ln143 = store i3 0, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln144 = br void %drop_optional_ip_header<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln145 = br i1 %currWord_last_V_9, void %drop_optional_ip_header<512>.exit, void

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
<literal name="tmp" val="1"/>
<literal name="currWord_last_V_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:0 %store_ln147 = store i3 4, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
<literal name="tmp" val="1"/>
<literal name="currWord_last_V_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln148 = br void %drop_optional_ip_header<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:0 %tmp_50_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxEng_dataBuffer0, i32 1

]]></Node>
<StgValue><ssdm name="tmp_50_i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln120 = br i1 %tmp_50_i, void %drop_optional_ip_header<512>.exit, void

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_50_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="0">
<![CDATA[
:0 %rxEng_dataBuffer0_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer0

]]></Node>
<StgValue><ssdm name="rxEng_dataBuffer0_read_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_50_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:1 %currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer0_read_1, i32 576

]]></Node>
<StgValue><ssdm name="currWord_last_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_50_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln124 = br i1 %currWord_last_V, void %drop_optional_ip_header<512>.exit, void

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_50_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:0 %store_ln126 = store i3 0, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_50_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln127 = br void %drop_optional_ip_header<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:0 %tmp_i_289 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxEng_dataBuffer0, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_289"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln106 = br i1 %tmp_i_289, void %drop_optional_ip_header<512>.exit, void

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="0">
<![CDATA[
:0 %rxEng_dataBuffer0_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer0

]]></Node>
<StgValue><ssdm name="rxEng_dataBuffer0_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="512" op_0_bw="1024">
<![CDATA[
:1 %trunc_ln145 = trunc i1024 %rxEng_dataBuffer0_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln145_s = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %rxEng_dataBuffer0_read, i32 512, i32 575

]]></Node>
<StgValue><ssdm name="trunc_ln145_s"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4">
<![CDATA[
:5 %length_V_load = load i4 %length_V

]]></Node>
<StgValue><ssdm name="length_V_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6 %add_ln692 = add i4 %length_V_load, i4 14

]]></Node>
<StgValue><ssdm name="add_ln692"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
:7 %store_ln692 = store i4 %add_ln692, i4 %length_V

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0">
<![CDATA[
:8 %switch_ln110 = switch i4 %length_V_load, void %drop_optional_ip_header<512>.exit, i4 3, void, i4 2, void

]]></Node>
<StgValue><ssdm name="switch_ln110"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_289" val="1"/>
<literal name="length_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:0 %store_ln115 = store i3 2, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_289" val="1"/>
<literal name="length_V_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln116 = br void %drop_optional_ip_header<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_289" val="1"/>
<literal name="length_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:0 %store_ln112 = store i3 3, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_289" val="1"/>
<literal name="length_V_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln113 = br void %drop_optional_ip_header<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i4P0A, i4 %rx_process2dropLengthFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln72 = br i1 %tmp_i, void %drop_optional_ip_header<512>.exit, void

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:0 %tmp_53_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %rxEng_dataBuffer0, i32 1

]]></Node>
<StgValue><ssdm name="tmp_53_i"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln72 = br i1 %tmp_53_i, void %drop_optional_ip_header<512>.exit, void

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
:0 %rx_process2dropLengthFifo_read = read i4 @_ssdm_op_Read.ap_fifo.volatile.i4P0A, i4 %rx_process2dropLengthFifo

]]></Node>
<StgValue><ssdm name="rx_process2dropLengthFifo_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %store_ln145 = store i4 %rx_process2dropLengthFifo_read, i4 %length_V

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln870 = icmp_eq  i4 %rx_process2dropLengthFifo_read, i4 5

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_53_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln93 = br i1 %icmp_ln870, void %drop_optional_ip_header<512>.exit, void

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_53_i" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="0">
<![CDATA[
:0 %rxEng_dataBuffer0_read_4 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer0

]]></Node>
<StgValue><ssdm name="rxEng_dataBuffer0_read_4"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_53_i" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="512" op_0_bw="1024">
<![CDATA[
:1 %trunc_ln145_26 = trunc i1024 %rxEng_dataBuffer0_read_4

]]></Node>
<StgValue><ssdm name="trunc_ln145_26"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_53_i" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln145_92 = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %rxEng_dataBuffer0_read_4, i32 512, i32 575

]]></Node>
<StgValue><ssdm name="trunc_ln145_92"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_53_i" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:5 %tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %rxEng_dataBuffer0_read_4, i32 576

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_53_i" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:6 %select_ln97 = select i1 %tmp_344, i3 6, i3 5

]]></Node>
<StgValue><ssdm name="select_ln97"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_53_i" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:7 %store_ln97 = store i3 %select_ln97, i3 %doh_state

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_53_i" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln101 = br void %drop_optional_ip_header<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer0, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:12 %specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln54"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="512" op_0_bw="512">
<![CDATA[
entry:14 %p_Val2_s = load i512 %prevWord_data_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
entry:15 %p_Val2_62 = load i64 %prevWord_keep_V_5

]]></Node>
<StgValue><ssdm name="p_Val2_62"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="352" op_0_bw="352" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_582_i = partselect i352 @_ssdm_op_PartSelect.i352.i512.i32.i32, i512 %p_Val2_s, i32 160, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_582_i"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="44" op_0_bw="44" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %p_Result_583_i = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %p_Val2_62, i32 20, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_583_i"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="577" op_0_bw="577" op_1_bw="21" op_2_bw="44" op_3_bw="160" op_4_bw="352">
<![CDATA[
:2 %or_ln174_s = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i21.i44.i160.i352, i21 1048576, i44 %p_Result_583_i, i160 0, i352 %p_Result_582_i

]]></Node>
<StgValue><ssdm name="or_ln174_s"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1024" op_0_bw="577">
<![CDATA[
:3 %zext_ln174_100 = zext i577 %or_ln174_s

]]></Node>
<StgValue><ssdm name="zext_ln174_100"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:4 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer4, i1024 %zext_ln174_100

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="480" op_0_bw="480" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_i_290 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %p_Val2_s, i32 32, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_i_290"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %p_Result_581_i = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %p_Val2_62, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_581_i"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="577" op_0_bw="577" op_1_bw="5" op_2_bw="60" op_3_bw="32" op_4_bw="480">
<![CDATA[
:2 %or_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i5.i60.i32.i480, i5 16, i60 %p_Result_581_i, i32 0, i480 %p_Result_i_290

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1024" op_0_bw="577">
<![CDATA[
:3 %zext_ln174 = zext i577 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:4 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer4, i1024 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="352" op_0_bw="352" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %p_Result_588_i = partselect i352 @_ssdm_op_PartSelect.i352.i512.i32.i32, i512 %p_Val2_s, i32 160, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_588_i"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="44" op_0_bw="44" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %p_Result_589_i = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %p_Val2_62, i32 20, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_589_i"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %xor_ln174_1 = xor i1 %tmp_343, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln174_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="1">
<![CDATA[
:10 %zext_ln174_102 = zext i1 %xor_ln174_1

]]></Node>
<StgValue><ssdm name="zext_ln174_102"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1024" op_0_bw="1024" op_1_bw="436" op_2_bw="12" op_3_bw="20" op_4_bw="44" op_5_bw="160" op_6_bw="352">
<![CDATA[
:11 %p_07 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i436.i12.i20.i44.i160.i352, i436 0, i12 %zext_ln174_102, i20 %p_Result_591_i, i44 %p_Result_589_i, i160 %trunc_ln674_8, i352 %p_Result_588_i

]]></Node>
<StgValue><ssdm name="p_07"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:12 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer4, i1024 %p_07

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
:13 %store_ln161 = store i512 %currWord_data_V_5, i512 %prevWord_data_V_2

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="-3"/>
<literal name="tmp_52_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:14 %store_ln161 = store i64 %currWord_keep_V_1, i64 %prevWord_keep_V_5

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="480" op_0_bw="480" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %p_Result_i = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %p_Val2_s, i32 32, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_i"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %p_Result_584_i = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %p_Val2_62, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_584_i"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %xor_ln174 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln174"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="1">
<![CDATA[
:10 %zext_ln174_101 = zext i1 %xor_ln174

]]></Node>
<StgValue><ssdm name="zext_ln174_101"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1024" op_0_bw="1024" op_1_bw="420" op_2_bw="28" op_3_bw="4" op_4_bw="60" op_5_bw="32" op_6_bw="480">
<![CDATA[
:11 %p_08 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i420.i28.i4.i60.i32.i480, i420 0, i28 %zext_ln174_101, i4 %p_Result_586_i, i60 %p_Result_584_i, i32 %trunc_ln674, i480 %p_Result_i

]]></Node>
<StgValue><ssdm name="p_08"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:12 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer4, i1024 %p_08

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
:13 %store_ln140 = store i512 %currWord_data_V, i512 %prevWord_data_V_2

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="3"/>
<literal name="tmp_51_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:14 %store_ln140 = store i64 %currWord_keep_V, i64 %prevWord_keep_V_5

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="2"/>
<literal name="tmp_50_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer4, i1024 %rxEng_dataBuffer0_read_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
:2 %store_ln145 = store i512 %trunc_ln145, i512 %prevWord_data_V_2

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="1"/>
<literal name="tmp_i_289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:4 %store_ln145 = store i64 %trunc_ln145_s, i64 %prevWord_keep_V_5

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_53_i" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
:2 %store_ln145 = store i512 %trunc_ln145_26, i512 %prevWord_data_V_2

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="doh_state_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_53_i" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:4 %store_ln145 = store i64 %trunc_ln145_92, i64 %prevWord_keep_V_5

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0">
<![CDATA[
drop_optional_ip_header<512>.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
