parent_name	,	V_16
regmap	,	V_17
to_clk_creg	,	F_2
parent	,	V_29
of_clk_add_provider	,	F_21
clk_register	,	F_14
lpc18xx_creg_clk_init	,	F_15
clk_creg_is_enabled	,	F_11
syscon	,	V_18
clk_creg_32k_unprepare	,	F_5
msleep	,	F_4
clk_init_data	,	V_19
hw	,	V_2
pdev	,	V_39
dev	,	V_14
reg	,	V_6
u32	,	T_1
clk_creg_32k_prepare	,	F_1
ret	,	V_5
clk_creg_32k_is_prepared	,	F_6
init	,	V_20
clk	,	V_12
regmap_read	,	F_7
PTR_ERR	,	F_24
of_clk_get_parent_name	,	F_19
clk_creg_1k_recalc_rate	,	F_8
ops	,	V_21
LPC18XX_CREG_CREG0_PD32KHZ	,	V_8
__func__	,	V_30
name	,	V_22
CREG_CLK_1KHZ	,	V_34
pr_err	,	F_18
en_mask	,	V_11
syscon_node_to_regmap	,	F_16
of_node	,	V_40
device	,	V_13
devm_clk_register	,	F_13
CREG_CLK_32KHZ	,	V_32
clk_register_creg_clk	,	F_12
np	,	V_27
flags	,	V_25
"syscon lookup failed\n"	,	L_2
clk_creg_enable	,	F_9
clk_32khz_parent	,	V_28
device_node	,	V_26
clk_creg_data	,	V_3
dev_err	,	F_23
parent_rate	,	V_10
LPC18XX_CREG_CREG0_RESET32KHZ	,	V_9
clk_hw	,	V_1
clk_creg_clocks	,	V_33
"%s: syscon lookup failed\n"	,	L_1
EPROBE_DEFER	,	V_35
num_parents	,	V_24
clk_creg_early	,	V_31
regmap_update_bits	,	F_3
clk_creg_disable	,	F_10
parent_names	,	V_23
creg_clk	,	V_15
__init	,	T_2
LPC18XX_CREG_CREG0	,	V_7
lpc18xx_creg_clk_probe	,	F_22
of_clk_src_onecell_get	,	V_36
clk_creg	,	V_41
clk_creg_early_data	,	V_37
platform_device	,	V_38
creg	,	V_4
IS_ERR	,	F_17
ERR_PTR	,	F_20
