# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RLE.srcs/sources_1/ip/clk_wiz_0_1" \
"../../../../RLE.srcs/sources_1/new/rle_decoder_beh.v" \

sv xil_defaultlib  --include "../../../../RLE.srcs/sources_1/ip/clk_wiz_0_1" \
"../../../../RLE.srcs/sim_1/new/rle_dec_beh_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
