# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../andN.vhd" \
"../../../../andN_top.vhd" \

# Do not sort compile order
nosort
