INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MyBackups/Git/FPGA_Programs/DIGILENT_BASYS3/MySWLED/MySWLED.srcs/sources_1/new/MySWLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MySWLED
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MyBackups/Git/FPGA_Programs/DIGILENT_BASYS3/MySWLED/MySWLED.srcs/sim_1/new/test_MySWLED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_MySWLED
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MyBackups/Git/FPGA_Programs/DIGILENT_BASYS3/MySWLED/MySWLED.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
