// Seed: 3677569772
module module_0 (
    input wire id_0,
    input wire id_1,
    output wand void id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wor id_6
);
  tri0 id_8, id_9, id_10 = 1'd0;
  wire id_11;
  assign id_2 = 1 + 1;
  wire id_12;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input wand id_2,
    input tri0 id_3,
    input uwire id_4,
    input wand id_5,
    input uwire id_6,
    input tri id_7,
    input tri0 id_8,
    output supply0 id_9,
    input wand id_10,
    input wire id_11,
    input supply1 id_12,
    input supply0 id_13,
    input uwire id_14,
    output wire id_15,
    input wor id_16,
    input uwire id_17,
    input tri1 id_18,
    input wand id_19,
    inout supply1 id_20,
    input tri0 id_21,
    output tri1 id_22,
    output wor id_23,
    input wor id_24,
    output wire id_25,
    input tri0 id_26
    , id_50,
    input tri id_27,
    input wand id_28,
    input wand id_29,
    output uwire id_30,
    inout tri0 id_31,
    input supply1 id_32,
    output wand id_33,
    output wand id_34,
    input supply0 id_35,
    output tri1 id_36,
    output tri1 id_37,
    output wire id_38,
    input wor id_39,
    input supply1 id_40,
    input wand id_41,
    input wor id_42,
    input supply0 id_43,
    input uwire id_44,
    input supply0 id_45,
    input tri id_46,
    output supply1 id_47,
    input tri id_48
);
  assign id_47 = id_35;
  wire id_51;
  assign id_50 = ({id_3}) - 1;
  module_0(
      id_40, id_29, id_9, id_31, id_13, id_27, id_15
  );
  assign id_30 = 1;
endmodule
