// Seed: 1310767159
module module_0 (
    input  tri1 id_0,
    output wire id_1,
    output tri  id_2
);
  assign id_2 = 1;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    output tri1 id_5,
    output tri0 id_6,
    input wire id_7,
    input supply0 id_8,
    input supply1 id_9,
    output tri id_10,
    output supply1 id_11
);
  id_13(
      id_2, id_5, id_0
  ); module_0(
      id_0, id_5, id_1
  );
endmodule
