

================================================================
== Vivado HLS Report for 'xts_aes_process_bloc'
================================================================
* Date:           Sun Dec 12 23:31:00 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10403|  17436|  10403|  17436|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-------+-------+-------+-------+---------+
        |                            |                 |    Latency    |    Interval   | Pipeline|
        |          Instance          |      Module     |  min  |  max  |  min  |  max  |   Type  |
        +----------------------------+-----------------+-------+-------+-------+-------+---------+
        |grp_aes_process_240_fu_164  |aes_process_240  |  16823|  17369|  16823|  17369|   none  |
        |grp_aes_process_2_fu_182    |aes_process_2    |  10336|  10882|  10336|  10882|   none  |
        +----------------------------+-----------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 2  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    107|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    3654|   8291|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    787|    -|
|Register         |        -|      -|      62|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    3716|   9185|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       3|     17|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+-------+------+------+-----+
    |          Instance          |      Module     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------+-----------------+---------+-------+------+------+-----+
    |grp_aes_process_2_fu_182    |aes_process_2    |        0|      0|  1495|  3048|    0|
    |grp_aes_process_240_fu_164  |aes_process_240  |        0|      0|  2159|  5243|    0|
    +----------------------------+-----------------+---------+-------+------+------+-----+
    |Total                       |                 |        0|      0|  3654|  8291|    0|
    +----------------------------+-----------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1357_1_fu_281_p2           |     +    |      0|  0|  12|          12|          12|
    |add_ln1357_fu_240_p2             |     +    |      0|  0|  12|          12|          12|
    |i_2_fu_266_p2                    |     +    |      0|  0|  15|           5|           1|
    |i_fu_225_p2                      |     +    |      0|  0|  15|           5|           1|
    |icmp_ln267_fu_219_p2             |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln281_fu_260_p2             |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln879_fu_250_p2             |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state4_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |grp_fu_200_p2                    |    xor   |      0|  0|  16|          16|          16|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 107|          77|          56|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  38|          7|    1|          7|
    |block_V_address0                               |  38|          7|   10|         70|
    |block_V_ce0                                    |  21|          4|    1|          4|
    |block_V_d0                                     |  21|          4|   16|         64|
    |block_V_we0                                    |  21|          4|    1|          4|
    |expanded_key_V_address0                        |  15|          3|    8|         24|
    |expanded_key_V_ce0                             |  15|          3|    1|          3|
    |i1_0_reg_153                                   |   9|          2|    5|         10|
    |i_0_reg_142                                    |   9|          2|    5|         10|
    |m_axi_mix_column_constant_matrices_V_ARADDR    |  15|          3|   32|         96|
    |m_axi_mix_column_constant_matrices_V_ARBURST   |  15|          3|    2|          6|
    |m_axi_mix_column_constant_matrices_V_ARCACHE   |  15|          3|    4|         12|
    |m_axi_mix_column_constant_matrices_V_ARID      |  15|          3|    1|          3|
    |m_axi_mix_column_constant_matrices_V_ARLEN     |  15|          3|   32|         96|
    |m_axi_mix_column_constant_matrices_V_ARLOCK    |  15|          3|    2|          6|
    |m_axi_mix_column_constant_matrices_V_ARPROT    |  15|          3|    3|          9|
    |m_axi_mix_column_constant_matrices_V_ARQOS     |  15|          3|    4|         12|
    |m_axi_mix_column_constant_matrices_V_ARREGION  |  15|          3|    4|         12|
    |m_axi_mix_column_constant_matrices_V_ARSIZE    |  15|          3|    3|          9|
    |m_axi_mix_column_constant_matrices_V_ARUSER    |  15|          3|    1|          3|
    |m_axi_mix_column_constant_matrices_V_ARVALID   |  15|          3|    1|          3|
    |m_axi_mix_column_constant_matrices_V_RREADY    |  15|          3|    1|          3|
    |m_axi_multiplication_V_ARADDR                  |  15|          3|   32|         96|
    |m_axi_multiplication_V_ARBURST                 |  15|          3|    2|          6|
    |m_axi_multiplication_V_ARCACHE                 |  15|          3|    4|         12|
    |m_axi_multiplication_V_ARID                    |  15|          3|    1|          3|
    |m_axi_multiplication_V_ARLEN                   |  15|          3|   32|         96|
    |m_axi_multiplication_V_ARLOCK                  |  15|          3|    2|          6|
    |m_axi_multiplication_V_ARPROT                  |  15|          3|    3|          9|
    |m_axi_multiplication_V_ARQOS                   |  15|          3|    4|         12|
    |m_axi_multiplication_V_ARREGION                |  15|          3|    4|         12|
    |m_axi_multiplication_V_ARSIZE                  |  15|          3|    3|          9|
    |m_axi_multiplication_V_ARUSER                  |  15|          3|    1|          3|
    |m_axi_multiplication_V_ARVALID                 |  15|          3|    1|          3|
    |m_axi_multiplication_V_RREADY                  |  15|          3|    1|          3|
    |m_axi_s_boxes_V_ARADDR                         |  15|          3|   32|         96|
    |m_axi_s_boxes_V_ARBURST                        |  15|          3|    2|          6|
    |m_axi_s_boxes_V_ARCACHE                        |  15|          3|    4|         12|
    |m_axi_s_boxes_V_ARID                           |  15|          3|    1|          3|
    |m_axi_s_boxes_V_ARLEN                          |  15|          3|   32|         96|
    |m_axi_s_boxes_V_ARLOCK                         |  15|          3|    2|          6|
    |m_axi_s_boxes_V_ARPROT                         |  15|          3|    3|          9|
    |m_axi_s_boxes_V_ARQOS                          |  15|          3|    4|         12|
    |m_axi_s_boxes_V_ARREGION                       |  15|          3|    4|         12|
    |m_axi_s_boxes_V_ARSIZE                         |  15|          3|    3|          9|
    |m_axi_s_boxes_V_ARUSER                         |  15|          3|    1|          3|
    |m_axi_s_boxes_V_ARVALID                        |  15|          3|    1|          3|
    |m_axi_s_boxes_V_RREADY                         |  15|          3|    1|          3|
    |tweak_V_address0                               |  15|          3|    4|         12|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 787|        156|  322|       1018|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   6|   0|    6|          0|
    |block_V_addr_1_reg_361                   |  10|   0|   10|          0|
    |block_V_addr_reg_333                     |  10|   0|   10|          0|
    |empty_16_reg_347                         |   6|   0|    6|          0|
    |grp_aes_process_240_fu_164_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes_process_2_fu_182_ap_start_reg    |   1|   0|    1|          0|
    |i1_0_reg_153                             |   5|   0|    5|          0|
    |i_0_reg_142                              |   5|   0|    5|          0|
    |i_2_reg_356                              |   5|   0|    5|          0|
    |i_reg_328                                |   5|   0|    5|          0|
    |icmp_ln879_reg_343                       |   1|   0|    1|          0|
    |zext_ln1357_cast_reg_319                 |   7|   0|   12|          5|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  62|   0|   67|          5|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                                         |  in |    1| ap_ctrl_hs |          xts_aes_process_bloc         | return value |
|ap_rst                                         |  in |    1| ap_ctrl_hs |          xts_aes_process_bloc         | return value |
|ap_start                                       |  in |    1| ap_ctrl_hs |          xts_aes_process_bloc         | return value |
|ap_done                                        | out |    1| ap_ctrl_hs |          xts_aes_process_bloc         | return value |
|ap_idle                                        | out |    1| ap_ctrl_hs |          xts_aes_process_bloc         | return value |
|ap_ready                                       | out |    1| ap_ctrl_hs |          xts_aes_process_bloc         | return value |
|block_V_address0                               | out |   10|  ap_memory |                block_V                |     array    |
|block_V_ce0                                    | out |    1|  ap_memory |                block_V                |     array    |
|block_V_we0                                    | out |    1|  ap_memory |                block_V                |     array    |
|block_V_d0                                     | out |   16|  ap_memory |                block_V                |     array    |
|block_V_q0                                     |  in |   16|  ap_memory |                block_V                |     array    |
|block_V_offset                                 |  in |    7|   ap_none  |             block_V_offset            |    scalar    |
|tweak_V_address0                               | out |    4|  ap_memory |                tweak_V                |     array    |
|tweak_V_ce0                                    | out |    1|  ap_memory |                tweak_V                |     array    |
|tweak_V_q0                                     |  in |   16|  ap_memory |                tweak_V                |     array    |
|mode_V                                         |  in |   16|   ap_none  |                 mode_V                |    scalar    |
|expanded_key_V_address0                        | out |    8|  ap_memory |             expanded_key_V            |     array    |
|expanded_key_V_ce0                             | out |    1|  ap_memory |             expanded_key_V            |     array    |
|expanded_key_V_q0                              |  in |   16|  ap_memory |             expanded_key_V            |     array    |
|m_axi_s_boxes_V_AWVALID                        | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWREADY                        |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWADDR                         | out |   32|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWID                           | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWLEN                          | out |   32|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWSIZE                         | out |    3|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWBURST                        | out |    2|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWLOCK                         | out |    2|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWCACHE                        | out |    4|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWPROT                         | out |    3|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWQOS                          | out |    4|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWREGION                       | out |    4|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_AWUSER                         | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_WVALID                         | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_WREADY                         |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_WDATA                          | out |    8|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_WSTRB                          | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_WLAST                          | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_WID                            | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_WUSER                          | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARVALID                        | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARREADY                        |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARADDR                         | out |   32|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARID                           | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARLEN                          | out |   32|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARSIZE                         | out |    3|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARBURST                        | out |    2|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARLOCK                         | out |    2|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARCACHE                        | out |    4|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARPROT                         | out |    3|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARQOS                          | out |    4|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARREGION                       | out |    4|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_ARUSER                         | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_RVALID                         |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_RREADY                         | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_RDATA                          |  in |    8|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_RLAST                          |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_RID                            |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_RUSER                          |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_RRESP                          |  in |    2|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_BVALID                         |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_BREADY                         | out |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_BRESP                          |  in |    2|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_BID                            |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|m_axi_s_boxes_V_BUSER                          |  in |    1|    m_axi   |               s_boxes_V               |    pointer   |
|s_boxes_V_offset                               |  in |   32|   ap_none  |            s_boxes_V_offset           |    scalar    |
|m_axi_mix_column_constant_matrices_V_AWVALID   | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWREADY   |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWADDR    | out |   32|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWID      | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWLEN     | out |   32|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWSIZE    | out |    3|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWBURST   | out |    2|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWLOCK    | out |    2|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWCACHE   | out |    4|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWPROT    | out |    3|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWQOS     | out |    4|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWREGION  | out |    4|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_AWUSER    | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_WVALID    | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_WREADY    |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_WDATA     | out |   16|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_WSTRB     | out |    2|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_WLAST     | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_WID       | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_WUSER     | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARVALID   | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARREADY   |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARADDR    | out |   32|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARID      | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARLEN     | out |   32|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARSIZE    | out |    3|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARBURST   | out |    2|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARLOCK    | out |    2|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARCACHE   | out |    4|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARPROT    | out |    3|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARQOS     | out |    4|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARREGION  | out |    4|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_ARUSER    | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_RVALID    |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_RREADY    | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_RDATA     |  in |   16|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_RLAST     |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_RID       |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_RUSER     |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_RRESP     |  in |    2|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_BVALID    |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_BREADY    | out |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_BRESP     |  in |    2|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_BID       |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|m_axi_mix_column_constant_matrices_V_BUSER     |  in |    1|    m_axi   |     mix_column_constant_matrices_V    |    pointer   |
|mix_column_constant_matrices_V_offset          |  in |   31|   ap_none  | mix_column_constant_matrices_V_offset |    scalar    |
|m_axi_multiplication_V_AWVALID                 | out |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_AWREADY                 |  in |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_AWADDR                  | out |   32|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_AWID                    | out |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_AWLEN                   | out |   32|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_AWSIZE                  | out |    3|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_AWBURST                 | out |    2|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_AWLOCK                  | out |    2|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_AWCACHE                 | out |    4|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_AWPROT                  | out |    3|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_AWQOS                   | out |    4|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_AWREGION                | out |    4|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_AWUSER                  | out |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_WVALID                  | out |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_WREADY                  |  in |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_WDATA                   | out |   16|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_WSTRB                   | out |    2|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_WLAST                   | out |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_WID                     | out |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_WUSER                   | out |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_ARVALID                 | out |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_ARREADY                 |  in |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_ARADDR                  | out |   32|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_ARID                    | out |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_ARLEN                   | out |   32|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_ARSIZE                  | out |    3|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_ARBURST                 | out |    2|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_ARLOCK                  | out |    2|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_ARCACHE                 | out |    4|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_ARPROT                  | out |    3|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_ARQOS                   | out |    4|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_ARREGION                | out |    4|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_ARUSER                  | out |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_RVALID                  |  in |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_RREADY                  | out |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_RDATA                   |  in |   16|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_RLAST                   |  in |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_RID                     |  in |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_RUSER                   |  in |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_RRESP                   |  in |    2|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_BVALID                  |  in |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_BREADY                  | out |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_BRESP                   |  in |    2|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_BID                     |  in |    1|    m_axi   |            multiplication_V           |    pointer   |
|m_axi_multiplication_V_BUSER                   |  in |    1|    m_axi   |            multiplication_V           |    pointer   |
|multiplication_V_offset                        |  in |   31|   ap_none  |        multiplication_V_offset        |    scalar    |
+-----------------------------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%multiplication_V_off = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %multiplication_V_offset)" [AES-XTS/main.cpp:269]   --->   Operation 7 'read' 'multiplication_V_off' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mix_column_constant_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %mix_column_constant_matrices_V_offset)" [AES-XTS/main.cpp:269]   --->   Operation 8 'read' 'mix_column_constant_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%s_boxes_V_offset_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %s_boxes_V_offset)" [AES-XTS/main.cpp:269]   --->   Operation 9 'read' 's_boxes_V_offset_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mode_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %mode_V)" [AES-XTS/main.cpp:269]   --->   Operation 10 'read' 'mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%block_V_offset_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %block_V_offset)" [AES-XTS/main.cpp:269]   --->   Operation 11 'read' 'block_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %block_V_offset_read, i4 0)" [AES-XTS/main.cpp:269]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1357_cast = zext i11 %tmp to i12" [AES-XTS/main.cpp:269]   --->   Operation 13 'zext' 'zext_ln1357_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s_boxes_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str8, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %mix_column_constant_matrices_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %multiplication_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [AES-XTS/main.cpp:267]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.89>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 18 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.36ns)   --->   "%icmp_ln267 = icmp eq i5 %i_0, -16" [AES-XTS/main.cpp:267]   --->   Operation 19 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [AES-XTS/main.cpp:267]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln267, label %3, label %2" [AES-XTS/main.cpp:267]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i5 %i_0 to i64" [AES-XTS/main.cpp:269]   --->   Operation 23 'zext' 'zext_ln269' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1357 = zext i5 %i_0 to i12" [AES-XTS/main.cpp:269]   --->   Operation 24 'zext' 'zext_ln1357' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.63ns)   --->   "%add_ln1357 = add i12 %zext_ln1357_cast, %zext_ln1357" [AES-XTS/main.cpp:269]   --->   Operation 25 'add' 'add_ln1357' <Predicate = (!icmp_ln267)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1357_1 = zext i12 %add_ln1357 to i64" [AES-XTS/main.cpp:269]   --->   Operation 26 'zext' 'zext_ln1357_1' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%block_V_addr = getelementptr [1024 x i16]* %block_V, i64 0, i64 %zext_ln1357_1" [AES-XTS/main.cpp:269]   --->   Operation 27 'getelementptr' 'block_V_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%lhs_V = load i16* %block_V_addr, align 2" [AES-XTS/main.cpp:269]   --->   Operation 28 'load' 'lhs_V' <Predicate = (!icmp_ln267)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tweak_V_addr = getelementptr [16 x i16]* %tweak_V, i64 0, i64 %zext_ln269" [AES-XTS/main.cpp:269]   --->   Operation 29 'getelementptr' 'tweak_V_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%rhs_V = load i16* %tweak_V_addr, align 2" [AES-XTS/main.cpp:269]   --->   Operation 30 'load' 'rhs_V' <Predicate = (!icmp_ln267)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 31 [1/1] (2.42ns)   --->   "%icmp_ln879 = icmp eq i16 %mode_V_read, 1" [AES-XTS/main.cpp:272]   --->   Operation 31 'icmp' 'icmp_ln879' <Predicate = (icmp_ln267)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_16 = trunc i7 %block_V_offset_read to i6" [AES-XTS/main.cpp:269]   --->   Operation 32 'trunc' 'empty_16' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %4, label %5" [AES-XTS/main.cpp:272]   --->   Operation 33 'br' <Predicate = (icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @aes_process.240([1024 x i16]* %block_V, i6 %empty_16, [240 x i16]* %expanded_key_V, i8* %s_boxes_V, i32 %s_boxes_V_offset_rea, i16* %mix_column_constant_matrices_V, i31 %mix_column_constant_s, i16* %multiplication_V, i31 %multiplication_V_off)" [AES-XTS/main.cpp:269]   --->   Operation 34 'call' <Predicate = (icmp_ln267 & !icmp_ln879)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [2/2] (0.00ns)   --->   "call fastcc void @aes_process.2([1024 x i16]* %block_V, i6 %empty_16, [240 x i16]* %expanded_key_V, i8* %s_boxes_V, i32 %s_boxes_V_offset_rea, i16* %mix_column_constant_matrices_V, i31 %mix_column_constant_s, i16* %multiplication_V, i31 %multiplication_V_off)" [AES-XTS/main.cpp:269]   --->   Operation 35 'call' <Predicate = (icmp_ln267 & icmp_ln879)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.49>
ST_3 : Operation 36 [1/2] (3.25ns)   --->   "%lhs_V = load i16* %block_V_addr, align 2" [AES-XTS/main.cpp:269]   --->   Operation 36 'load' 'lhs_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/2] (2.32ns)   --->   "%rhs_V = load i16* %tweak_V_addr, align 2" [AES-XTS/main.cpp:269]   --->   Operation 37 'load' 'rhs_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/1] (0.99ns)   --->   "%ret_V = xor i16 %rhs_V, %lhs_V" [AES-XTS/main.cpp:269]   --->   Operation 38 'xor' 'ret_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (3.25ns)   --->   "store i16 %ret_V, i16* %block_V_addr, align 2" [AES-XTS/main.cpp:269]   --->   Operation 39 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [AES-XTS/main.cpp:267]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @aes_process.240([1024 x i16]* %block_V, i6 %empty_16, [240 x i16]* %expanded_key_V, i8* %s_boxes_V, i32 %s_boxes_V_offset_rea, i16* %mix_column_constant_matrices_V, i31 %mix_column_constant_s, i16* %multiplication_V, i31 %multiplication_V_off)" [AES-XTS/main.cpp:269]   --->   Operation 41 'call' <Predicate = (!icmp_ln879)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 42 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @aes_process.2([1024 x i16]* %block_V, i6 %empty_16, [240 x i16]* %expanded_key_V, i8* %s_boxes_V, i32 %s_boxes_V_offset_rea, i16* %mix_column_constant_matrices_V, i31 %mix_column_constant_s, i16* %multiplication_V, i31 %multiplication_V_off)" [AES-XTS/main.cpp:269]   --->   Operation 43 'call' <Predicate = (icmp_ln879)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br label %6" [AES-XTS/main.cpp:275]   --->   Operation 44 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.76ns)   --->   "br label %7" [AES-XTS/main.cpp:281]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 4.89>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%i1_0 = phi i5 [ 0, %6 ], [ %i_2, %8 ]"   --->   Operation 46 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.36ns)   --->   "%icmp_ln281 = icmp eq i5 %i1_0, -16" [AES-XTS/main.cpp:281]   --->   Operation 47 'icmp' 'icmp_ln281' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 48 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i1_0, 1" [AES-XTS/main.cpp:281]   --->   Operation 49 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln281, label %9, label %8" [AES-XTS/main.cpp:281]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln283 = zext i5 %i1_0 to i64" [AES-XTS/main.cpp:283]   --->   Operation 51 'zext' 'zext_ln283' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1357_2 = zext i5 %i1_0 to i12" [AES-XTS/main.cpp:283]   --->   Operation 52 'zext' 'zext_ln1357_2' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.63ns)   --->   "%add_ln1357_1 = add i12 %zext_ln1357_cast, %zext_ln1357_2" [AES-XTS/main.cpp:283]   --->   Operation 53 'add' 'add_ln1357_1' <Predicate = (!icmp_ln281)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1357_3 = zext i12 %add_ln1357_1 to i64" [AES-XTS/main.cpp:283]   --->   Operation 54 'zext' 'zext_ln1357_3' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%block_V_addr_1 = getelementptr [1024 x i16]* %block_V, i64 0, i64 %zext_ln1357_3" [AES-XTS/main.cpp:283]   --->   Operation 55 'getelementptr' 'block_V_addr_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (3.25ns)   --->   "%lhs_V_1 = load i16* %block_V_addr_1, align 2" [AES-XTS/main.cpp:283]   --->   Operation 56 'load' 'lhs_V_1' <Predicate = (!icmp_ln281)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tweak_V_addr_1 = getelementptr [16 x i16]* %tweak_V, i64 0, i64 %zext_ln283" [AES-XTS/main.cpp:283]   --->   Operation 57 'getelementptr' 'tweak_V_addr_1' <Predicate = (!icmp_ln281)> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (2.32ns)   --->   "%rhs_V_1 = load i16* %tweak_V_addr_1, align 2" [AES-XTS/main.cpp:283]   --->   Operation 58 'load' 'rhs_V_1' <Predicate = (!icmp_ln281)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:286]   --->   Operation 59 'ret' <Predicate = (icmp_ln281)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 7.49>
ST_6 : Operation 60 [1/2] (3.25ns)   --->   "%lhs_V_1 = load i16* %block_V_addr_1, align 2" [AES-XTS/main.cpp:283]   --->   Operation 60 'load' 'lhs_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 61 [1/2] (2.32ns)   --->   "%rhs_V_1 = load i16* %tweak_V_addr_1, align 2" [AES-XTS/main.cpp:283]   --->   Operation 61 'load' 'rhs_V_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 62 [1/1] (0.99ns)   --->   "%ret_V_1 = xor i16 %rhs_V_1, %lhs_V_1" [AES-XTS/main.cpp:283]   --->   Operation 62 'xor' 'ret_V_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (3.25ns)   --->   "store i16 %ret_V_1, i16* %block_V_addr_1, align 2" [AES-XTS/main.cpp:283]   --->   Operation 63 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br label %7" [AES-XTS/main.cpp:281]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ block_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ block_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tweak_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expanded_key_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_boxes_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ s_boxes_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mix_column_constant_matrices_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mix_column_constant_matrices_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ multiplication_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ multiplication_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
multiplication_V_off  (read             ) [ 0011100]
mix_column_constant_s (read             ) [ 0011100]
s_boxes_V_offset_rea  (read             ) [ 0011100]
mode_V_read           (read             ) [ 0011000]
block_V_offset_read   (read             ) [ 0011000]
tmp                   (bitconcatenate   ) [ 0000000]
zext_ln1357_cast      (zext             ) [ 0011111]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
br_ln267              (br               ) [ 0111000]
i_0                   (phi              ) [ 0010000]
icmp_ln267            (icmp             ) [ 0011000]
empty                 (speclooptripcount) [ 0000000]
i                     (add              ) [ 0111000]
br_ln267              (br               ) [ 0000000]
zext_ln269            (zext             ) [ 0000000]
zext_ln1357           (zext             ) [ 0000000]
add_ln1357            (add              ) [ 0000000]
zext_ln1357_1         (zext             ) [ 0000000]
block_V_addr          (getelementptr    ) [ 0001000]
tweak_V_addr          (getelementptr    ) [ 0001000]
icmp_ln879            (icmp             ) [ 0011100]
empty_16              (trunc            ) [ 0000100]
br_ln272              (br               ) [ 0000000]
lhs_V                 (load             ) [ 0000000]
rhs_V                 (load             ) [ 0000000]
ret_V                 (xor              ) [ 0000000]
store_ln269           (store            ) [ 0000000]
br_ln267              (br               ) [ 0111000]
call_ln269            (call             ) [ 0000000]
br_ln0                (br               ) [ 0000000]
call_ln269            (call             ) [ 0000000]
br_ln275              (br               ) [ 0000000]
br_ln281              (br               ) [ 0000111]
i1_0                  (phi              ) [ 0000010]
icmp_ln281            (icmp             ) [ 0000011]
empty_17              (speclooptripcount) [ 0000000]
i_2                   (add              ) [ 0000111]
br_ln281              (br               ) [ 0000000]
zext_ln283            (zext             ) [ 0000000]
zext_ln1357_2         (zext             ) [ 0000000]
add_ln1357_1          (add              ) [ 0000000]
zext_ln1357_3         (zext             ) [ 0000000]
block_V_addr_1        (getelementptr    ) [ 0000001]
tweak_V_addr_1        (getelementptr    ) [ 0000001]
ret_ln286             (ret              ) [ 0000000]
lhs_V_1               (load             ) [ 0000000]
rhs_V_1               (load             ) [ 0000000]
ret_V_1               (xor              ) [ 0000000]
store_ln283           (store            ) [ 0000000]
br_ln281              (br               ) [ 0000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="block_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="block_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tweak_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tweak_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mode_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="expanded_key_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expanded_key_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_boxes_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_boxes_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_boxes_V_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_boxes_V_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mix_column_constant_matrices_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mix_column_constant_matrices_V_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_V_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="multiplication_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiplication_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="multiplication_V_offset">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiplication_V_offset"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_process.240"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_process.2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="multiplication_V_off_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="31" slack="0"/>
<pin id="72" dir="0" index="1" bw="31" slack="0"/>
<pin id="73" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="multiplication_V_off/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="mix_column_constant_s_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="31" slack="0"/>
<pin id="78" dir="0" index="1" bw="31" slack="0"/>
<pin id="79" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mix_column_constant_s/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="s_boxes_V_offset_rea_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_boxes_V_offset_rea/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="mode_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="block_V_offset_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="7" slack="0"/>
<pin id="96" dir="0" index="1" bw="7" slack="0"/>
<pin id="97" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_V_offset_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="block_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="12" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_V_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="lhs_V/2 store_ln269/3 lhs_V_1/5 store_ln283/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tweak_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tweak_V_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V/2 rhs_V_1/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="block_V_addr_1_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="12" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_V_addr_1/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tweak_V_addr_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tweak_V_addr_1/5 "/>
</bind>
</comp>

<comp id="142" class="1005" name="i_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="1"/>
<pin id="144" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i1_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="1"/>
<pin id="155" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="i1_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_aes_process_240_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="0" index="3" bw="16" slack="0"/>
<pin id="169" dir="0" index="4" bw="8" slack="0"/>
<pin id="170" dir="0" index="5" bw="32" slack="1"/>
<pin id="171" dir="0" index="6" bw="16" slack="0"/>
<pin id="172" dir="0" index="7" bw="31" slack="1"/>
<pin id="173" dir="0" index="8" bw="16" slack="0"/>
<pin id="174" dir="0" index="9" bw="31" slack="1"/>
<pin id="175" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln269/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_aes_process_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="0" index="3" bw="16" slack="0"/>
<pin id="187" dir="0" index="4" bw="8" slack="0"/>
<pin id="188" dir="0" index="5" bw="32" slack="1"/>
<pin id="189" dir="0" index="6" bw="16" slack="0"/>
<pin id="190" dir="0" index="7" bw="31" slack="1"/>
<pin id="191" dir="0" index="8" bw="16" slack="0"/>
<pin id="192" dir="0" index="9" bw="31" slack="1"/>
<pin id="193" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln269/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/3 ret_V_1/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="7" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln1357_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1357_cast/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln267_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="0" index="1" bw="5" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln269_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln269/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln1357_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1357/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln1357_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="1"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1357/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln1357_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1357_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln879_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="1"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="empty_16_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="1"/>
<pin id="257" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_16/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln281_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="5" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln281/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="i_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln283_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln283/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln1357_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1357_2/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln1357_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="3"/>
<pin id="283" dir="0" index="1" bw="5" slack="0"/>
<pin id="284" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1357_1/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln1357_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1357_3/5 "/>
</bind>
</comp>

<comp id="291" class="1005" name="multiplication_V_off_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="31" slack="1"/>
<pin id="293" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="multiplication_V_off "/>
</bind>
</comp>

<comp id="297" class="1005" name="mix_column_constant_s_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="31" slack="1"/>
<pin id="299" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mix_column_constant_s "/>
</bind>
</comp>

<comp id="303" class="1005" name="s_boxes_V_offset_rea_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_boxes_V_offset_rea "/>
</bind>
</comp>

<comp id="309" class="1005" name="mode_V_read_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mode_V_read "/>
</bind>
</comp>

<comp id="314" class="1005" name="block_V_offset_read_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="1"/>
<pin id="316" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="block_V_offset_read "/>
</bind>
</comp>

<comp id="319" class="1005" name="zext_ln1357_cast_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="12" slack="1"/>
<pin id="321" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1357_cast "/>
</bind>
</comp>

<comp id="328" class="1005" name="i_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="333" class="1005" name="block_V_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="1"/>
<pin id="335" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="block_V_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="tweak_V_addr_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="1"/>
<pin id="340" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tweak_V_addr "/>
</bind>
</comp>

<comp id="343" class="1005" name="icmp_ln879_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="347" class="1005" name="empty_16_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="1"/>
<pin id="349" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_16 "/>
</bind>
</comp>

<comp id="356" class="1005" name="i_2_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="361" class="1005" name="block_V_addr_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="1"/>
<pin id="363" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="block_V_addr_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="tweak_V_addr_1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="1"/>
<pin id="368" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tweak_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="62" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="62" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="62" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="62" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="145"><net_src comp="52" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="52" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="176"><net_src comp="66" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="164" pin=6"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="164" pin=8"/></net>

<net id="194"><net_src comp="68" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="182" pin=4"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="182" pin=6"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="182" pin=8"/></net>

<net id="204"><net_src comp="120" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="107" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="200" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="94" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="146" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="146" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="146" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="239"><net_src comp="146" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="254"><net_src comp="64" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="264"><net_src comp="157" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="157" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="60" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="157" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="280"><net_src comp="157" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="294"><net_src comp="70" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="164" pin=9"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="182" pin=9"/></net>

<net id="300"><net_src comp="76" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="164" pin=7"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="182" pin=7"/></net>

<net id="306"><net_src comp="82" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="164" pin=5"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="182" pin=5"/></net>

<net id="312"><net_src comp="88" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="317"><net_src comp="94" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="322"><net_src comp="215" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="331"><net_src comp="225" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="336"><net_src comp="100" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="341"><net_src comp="113" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="346"><net_src comp="250" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="255" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="359"><net_src comp="266" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="364"><net_src comp="126" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="369"><net_src comp="134" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="120" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: block_V | {2 3 4 6 }
	Port: tweak_V | {}
	Port: expanded_key_V | {}
	Port: s_boxes_V | {}
	Port: mix_column_constant_matrices_V | {}
	Port: multiplication_V | {}
 - Input state : 
	Port: xts_aes_process_bloc : block_V | {2 3 4 5 6 }
	Port: xts_aes_process_bloc : block_V_offset | {1 }
	Port: xts_aes_process_bloc : tweak_V | {2 3 5 6 }
	Port: xts_aes_process_bloc : mode_V | {1 }
	Port: xts_aes_process_bloc : expanded_key_V | {2 4 }
	Port: xts_aes_process_bloc : s_boxes_V | {2 4 }
	Port: xts_aes_process_bloc : s_boxes_V_offset | {1 }
	Port: xts_aes_process_bloc : mix_column_constant_matrices_V | {2 4 }
	Port: xts_aes_process_bloc : mix_column_constant_matrices_V_offset | {1 }
	Port: xts_aes_process_bloc : multiplication_V | {2 4 }
	Port: xts_aes_process_bloc : multiplication_V_offset | {1 }
  - Chain level:
	State 1
		zext_ln1357_cast : 1
	State 2
		icmp_ln267 : 1
		i : 1
		br_ln267 : 2
		zext_ln269 : 1
		zext_ln1357 : 1
		add_ln1357 : 2
		zext_ln1357_1 : 3
		block_V_addr : 4
		lhs_V : 5
		tweak_V_addr : 2
		rhs_V : 3
		br_ln272 : 1
		call_ln269 : 1
		call_ln269 : 1
	State 3
		ret_V : 1
		store_ln269 : 1
	State 4
	State 5
		icmp_ln281 : 1
		i_2 : 1
		br_ln281 : 2
		zext_ln283 : 1
		zext_ln1357_2 : 1
		add_ln1357_1 : 2
		zext_ln1357_3 : 3
		block_V_addr_1 : 4
		lhs_V_1 : 5
		tweak_V_addr_1 : 2
		rhs_V_1 : 3
	State 6
		ret_V_1 : 1
		store_ln283 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   call   |    grp_aes_process_240_fu_164    |    0    | 41.5846 |   2296  |   3002  |    0    |
|          |     grp_aes_process_2_fu_182     |    0    | 36.0488 |   1648  |   1846  |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |             i_fu_225             |    0    |    0    |    0    |    15   |    0    |
|    add   |         add_ln1357_fu_240        |    0    |    0    |    0    |    13   |    0    |
|          |            i_2_fu_266            |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln1357_1_fu_281       |    0    |    0    |    0    |    13   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |         icmp_ln267_fu_219        |    0    |    0    |    0    |    11   |    0    |
|   icmp   |         icmp_ln879_fu_250        |    0    |    0    |    0    |    13   |    0    |
|          |         icmp_ln281_fu_260        |    0    |    0    |    0    |    11   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    xor   |            grp_fu_200            |    0    |    0    |    0    |    16   |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |  multiplication_V_off_read_fu_70 |    0    |    0    |    0    |    0    |    0    |
|          | mix_column_constant_s_read_fu_76 |    0    |    0    |    0    |    0    |    0    |
|   read   |  s_boxes_V_offset_rea_read_fu_82 |    0    |    0    |    0    |    0    |    0    |
|          |      mode_V_read_read_fu_88      |    0    |    0    |    0    |    0    |    0    |
|          |  block_V_offset_read_read_fu_94  |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|            tmp_fu_207            |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |      zext_ln1357_cast_fu_215     |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln269_fu_231        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln1357_fu_236        |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln1357_1_fu_245       |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln283_fu_272        |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1357_2_fu_277       |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1357_3_fu_286       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   trunc  |          empty_16_fu_255         |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                  |    0    | 77.6334 |   3944  |   4955  |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    block_V_addr_1_reg_361   |   10   |
|     block_V_addr_reg_333    |   10   |
| block_V_offset_read_reg_314 |    7   |
|       empty_16_reg_347      |    6   |
|         i1_0_reg_153        |    5   |
|         i_0_reg_142         |    5   |
|         i_2_reg_356         |    5   |
|          i_reg_328          |    5   |
|      icmp_ln879_reg_343     |    1   |
|mix_column_constant_s_reg_297|   31   |
|     mode_V_read_reg_309     |   16   |
| multiplication_V_off_reg_291|   31   |
| s_boxes_V_offset_rea_reg_303|   32   |
|    tweak_V_addr_1_reg_366   |    4   |
|     tweak_V_addr_reg_338    |    4   |
|   zext_ln1357_cast_reg_319  |   12   |
+-----------------------------+--------+
|            Total            |   184  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_107     |  p0  |   4  |  10  |   40   ||    21   |
|      grp_access_fu_120     |  p0  |   4  |   4  |   16   ||    21   |
| grp_aes_process_240_fu_164 |  p2  |   2  |   6  |   12   ||    9    |
|  grp_aes_process_2_fu_182  |  p2  |   2  |   6  |   12   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   80   ||  7.259  ||    60   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   77   |  3944  |  4955  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   60   |    -   |
|  Register |    -   |    -   |   184  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   84   |  4128  |  5015  |    0   |
+-----------+--------+--------+--------+--------+--------+
