<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ReactOS: E:/ReactOS-0.4.6/drivers/wdm/audio/hdaudbus/hda_controller_defs.h 源文件</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ReactOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','搜索');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_885cc87fac2d91e269af0a5a959fa5f6.html">E:</a></li><li class="navelem"><a class="el" href="dir_feba3295545e8249e77d6dc9962d412f.html">ReactOS-0.4.6</a></li><li class="navelem"><a class="el" href="dir_283433fb0e3adc3d407d1e24f0718b0e.html">drivers</a></li><li class="navelem"><a class="el" href="dir_c5cbcd29baa0702c36c1bd97f61eee63.html">wdm</a></li><li class="navelem"><a class="el" href="dir_9eeef38d3dd78eba758d3797dd7ff781.html">audio</a></li><li class="navelem"><a class="el" href="dir_ee2c4e5d00d121ebff092e1d656b1f0a.html">hdaudbus</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hda_controller_defs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright 2007-2012, Haiku, Inc. All Rights Reserved.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Distributed under the terms of the MIT License.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Authors:</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *      Ithamar Adema, ithamar AT unet DOT nl</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *      Axel Dörfler, axeld@pinc-software.de</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef HDAC_REGS_H</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define HDAC_REGS_H</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#ifndef __REACTOS__</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &lt;SupportDefs.h&gt;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/* Controller register definitions */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define HDAC_GLOBAL_CAP                 0x00    // 16bits, GCAP</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define GLOBAL_CAP_OUTPUT_STREAMS(cap)  (((cap) &gt;&gt; 12) &amp; 15)</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define GLOBAL_CAP_INPUT_STREAMS(cap)   (((cap) &gt;&gt; 8) &amp; 15)</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define GLOBAL_CAP_BIDIR_STREAMS(cap)   (((cap) &gt;&gt; 3) &amp; 15)</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define GLOBAL_CAP_NUM_SDO(cap)         ((((cap) &gt;&gt; 1) &amp; 3) ? (cap &amp; 6) : 1)</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define GLOBAL_CAP_64BIT(cap)           (((cap) &amp; 1) != 0)</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define HDAC_VERSION_MINOR              0x02    // 8bits, VMIN</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define HDAC_VERSION_MAJOR              0x03    // 8bits, VMAJ</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define HDAC_GLOBAL_CONTROL             0x08    // 32bits, GCTL</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define GLOBAL_CONTROL_UNSOLICITED      (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <span class="comment">// accept unsolicited responses</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define GLOBAL_CONTROL_FLUSH            (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define GLOBAL_CONTROL_RESET            (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define HDAC_WAKE_ENABLE                0x0c    // 16bits, WAKEEN</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define HDAC_WAKE_ENABLE_MASK           0x7fff</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define HDAC_STATE_STATUS               0x0e    // 16bits, STATESTS</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define HDAC_INTR_CONTROL               0x20    // 32bits, INTCTL</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define INTR_CONTROL_GLOBAL_ENABLE      (1U &lt;&lt; 31)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define INTR_CONTROL_CONTROLLER_ENABLE  (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define HDAC_INTR_STATUS                0x24    // 32bits, INTSTS</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define INTR_STATUS_GLOBAL              (1U &lt;&lt; 31)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define INTR_STATUS_CONTROLLER          (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define INTR_STATUS_STREAM_MASK         0x3fffffff</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define HDAC_CORB_BASE_LOWER            0x40    // 32bits, CORBLBASE</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define HDAC_CORB_BASE_UPPER            0x44    // 32bits, CORBUBASE</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define HDAC_CORB_WRITE_POS             0x48    // 16bits, CORBWP</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define HDAC_CORB_WRITE_POS_MASK        0xff</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define HDAC_CORB_READ_POS              0x4a    // 16bits, CORBRP</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define CORB_READ_POS_RESET             (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define HDAC_CORB_CONTROL               0x4c    // 8bits, CORBCTL</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define HDAC_CORB_CONTROL_MASK          0x3</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define CORB_CONTROL_RUN                (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define CORB_CONTROL_MEMORY_ERROR_INTR  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define HDAC_CORB_STATUS                0x4d    // 8bits, CORBSTS</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define CORB_STATUS_MEMORY_ERROR        (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define HDAC_CORB_SIZE                  0x4e    // 8bits, CORBSIZE</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define HDAC_CORB_SIZE_MASK             0x3</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define CORB_SIZE_CAP_2_ENTRIES         (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define CORB_SIZE_CAP_16_ENTRIES        (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define CORB_SIZE_CAP_256_ENTRIES       (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define CORB_SIZE_2_ENTRIES             0x00    // 8 byte</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define CORB_SIZE_16_ENTRIES            0x01    // 64 byte</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define CORB_SIZE_256_ENTRIES           0x02    // 1024 byte</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define HDAC_RIRB_BASE_LOWER            0x50    // 32bits, RIRBLBASE</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define HDAC_RIRB_BASE_UPPER            0x54    // 32bits, RIRBUBASE</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define HDAC_RIRB_WRITE_POS             0x58    // 16bits, RIRBWP</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define RIRB_WRITE_POS_RESET            (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define HDAC_RESPONSE_INTR_COUNT        0x5a    // 16bits, RINTCNT</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define HDAC_RESPONSE_INTR_COUNT_MASK   0xff</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define HDAC_RIRB_CONTROL               0x5c    // 8bits, RIRBCTL</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define HDAC_RIRB_CONTROL_MASK          0x7</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define RIRB_CONTROL_OVERRUN_INTR       (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define RIRB_CONTROL_DMA_ENABLE         (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define RIRB_CONTROL_RESPONSE_INTR      (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define HDAC_RIRB_STATUS                0x5d    // 8bits, RIRBSTS</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define RIRB_STATUS_OVERRUN             (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define RIRB_STATUS_RESPONSE            (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define HDAC_RIRB_SIZE                  0x5e    // 8bits, RIRBSIZE</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define HDAC_RIRB_SIZE_MASK             0x3</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define RIRB_SIZE_CAP_2_ENTRIES         (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define RIRB_SIZE_CAP_16_ENTRIES        (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define RIRB_SIZE_CAP_256_ENTRIES       (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define RIRB_SIZE_2_ENTRIES             0x00</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define RIRB_SIZE_16_ENTRIES            0x01</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define RIRB_SIZE_256_ENTRIES           0x02</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define HDAC_DMA_POSITION_BASE_LOWER    0x70    // 32bits, DPLBASE</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define HDAC_DMA_POSITION_BASE_UPPER    0x74    // 32bits, DPUBASE</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define DMA_POSITION_ENABLED            1</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/* Stream Descriptor Registers */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define HDAC_STREAM_BASE                0x80</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define HDAC_STREAM_SIZE                0x20</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define HDAC_STREAM_CONTROL0            0x00    // 8bits, CTL0</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define CONTROL0_RESET                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define CONTROL0_RUN                    (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define CONTROL0_BUFFER_COMPLETED_INTR  (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define CONTROL0_FIFO_ERROR_INTR        (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define CONTROL0_DESCRIPTOR_ERROR_INTR  (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define HDAC_STREAM_CONTROL1            0x01    // 8bits, CTL1</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define HDAC_STREAM_CONTROL2            0x02    // 8bits, CTL2</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define CONTROL2_STREAM_MASK            0xf0</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define CONTROL2_STREAM_SHIFT           4</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define CONTROL2_BIDIR                  (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define CONTROL2_TRAFFIC_PRIORITY       (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define CONTROL2_STRIPE_SDO_MASK        0x03</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define HDAC_STREAM_STATUS              0x03    // 8bits, STS</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define STATUS_BUFFER_COMPLETED         (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define STATUS_FIFO_ERROR               (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define STATUS_DESCRIPTOR_ERROR         (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define STATUS_FIFO_READY               (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define HDAC_STREAM_POSITION            0x04    // 32bits, LPIB</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define HDAC_STREAM_BUFFER_SIZE         0x08    // 32bits, CBL</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define HDAC_STREAM_LAST_VALID          0x0c    // 16bits, LVI</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define HDAC_STREAM_FIFO_SIZE           0x10    // 16bits, FIFOS</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define HDAC_STREAM_FORMAT              0x12    // 16bits, FMT</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define FORMAT_8BIT                     (0 &lt;&lt; 4)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define FORMAT_16BIT                    (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define FORMAT_20BIT                    (2 &lt;&lt; 4)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define FORMAT_24BIT                    (3 &lt;&lt; 4)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define FORMAT_32BIT                    (4 &lt;&lt; 4)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define FORMAT_44_1_BASE_RATE           (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define FORMAT_MULTIPLY_RATE_SHIFT      11</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define FORMAT_DIVIDE_RATE_SHIFT        8</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define HDAC_STREAM_BUFFERS_BASE_LOWER  0x18    // 32bits, BDPL</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define HDAC_STREAM_BUFFERS_BASE_UPPER  0x1c    // 32bits, BDPU</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/* PCI space register definitions */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define PCI_HDA_TCSEL                   0x44</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define PCI_HDA_TCSEL_MASK              0xf8</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define ATI_HDA_MISC_CNTR2              0x42</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define ATI_HDA_MISC_CNTR2_MASK         0xf8</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define ATI_HDA_ENABLE_SNOOP            0x02</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define NVIDIA_HDA_OSTRM_COH            0x4c</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define NVIDIA_HDA_ISTRM_COH            0x4d</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define NVIDIA_HDA_ENABLE_COHBIT        0x01</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define NVIDIA_HDA_TRANSREG             0x4e</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define NVIDIA_HDA_TRANSREG_MASK        0xf0</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define NVIDIA_HDA_ENABLE_COHBITS       0x0f</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define INTEL_SCH_HDA_DEVC              0x78</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define INTEL_SCH_HDA_DEVC_SNOOP        0x800</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#ifndef __REACTOS__</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="keyword">typedef</span> uint32 corb_t;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structrirb__t.html">  160</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    uint32 response;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    uint32 flags;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;} <a class="code" href="structrirb__t.html">rirb_t</a>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define RESPONSE_FLAGS_CODEC_MASK       0x0000000f</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define RESPONSE_FLAGS_UNSOLICITED      (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#ifndef __REACTOS__</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="structbdl__entry__t.html">  170</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    uint32  lower;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    uint32  upper;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    uint32  length;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    uint32  ioc;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;} <a class="code" href="structbdl__entry__t.html">bdl_entry_t</a>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HDAC_REGS_H */</span><span class="preprocessor"></span></div><div class="ttc" id="structrirb__t_html"><div class="ttname"><a href="structrirb__t.html">rirb_t</a></div><div class="ttdef"><b>Definition:</b> hda_controller_defs.h:160</div></div>
<div class="ttc" id="structbdl__entry__t_html"><div class="ttname"><a href="structbdl__entry__t.html">bdl_entry_t</a></div><div class="ttdef"><b>Definition:</b> hda_controller_defs.h:170</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者 &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
