==28451== Cachegrind, a cache and branch-prediction profiler
==28451== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28451== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28451== Command: ./mser .
==28451== 
--28451-- warning: L3 cache found, using its data for the LL simulation.
--28451-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28451-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==28451== 
==28451== Process terminating with default action of signal 15 (SIGTERM)
==28451==    at 0x10D300: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28451==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28451== 
==28451== I   refs:      1,869,452,728
==28451== I1  misses:            1,206
==28451== LLi misses:            1,202
==28451== I1  miss rate:          0.00%
==28451== LLi miss rate:          0.00%
==28451== 
==28451== D   refs:        777,933,715  (526,681,530 rd   + 251,252,185 wr)
==28451== D1  misses:        1,910,304  (    697,083 rd   +   1,213,221 wr)
==28451== LLd misses:        1,668,162  (    491,616 rd   +   1,176,546 wr)
==28451== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28451== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28451== 
==28451== LL refs:           1,911,510  (    698,289 rd   +   1,213,221 wr)
==28451== LL misses:         1,669,364  (    492,818 rd   +   1,176,546 wr)
==28451== LL miss rate:            0.1% (        0.0%     +         0.5%  )
