<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN" "http://www.w3.org/TR/REC-html40/loose.dtd"> <html><body> <p>This theme implements a built-in Jekyll feature, the use of Rouge, for syntax highlighting. It supports more than 100 languages. The keyword <code class="language-plaintext highlighter-rouge">linenos</code> triggers display of line numbers. Produces something like this:</p> <p>I fetched the example code, made some modifications, and executed the simulation on <a href="https://edaplayground.com" rel="external nofollow noopener" target="_blank">EDA Playground</a>.</p> <h3 id="block-diagram">Block diagram</h3> <h3 id="class-env">Class env</h3> <div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">//----------------</span>
<span class="c1">// environment env</span>
<span class="c1">//----------------</span>
<span class="kt">class</span> <span class="n">env</span> <span class="k">extends</span> <span class="n">uvm_env</span><span class="p">;</span>

  <span class="kt">virtual</span> <span class="n">add_sub_if</span> <span class="n">m_if</span><span class="p">;</span>

  <span class="k">function</span> <span class="k">new</span><span class="p">(</span><span class="kt">string</span> <span class="n">name</span><span class="p">,</span> <span class="n">uvm_component</span> <span class="n">parent</span> <span class="o">=</span> <span class="k">null</span><span class="p">);</span>
    <span class="k">super</span><span class="p">.</span><span class="k">new</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="n">parent</span><span class="p">);</span>
  <span class="k">endfunction</span>
  
  <span class="k">function</span> <span class="kt">void</span> <span class="n">connect_phase</span><span class="p">(</span><span class="n">uvm_phase</span> <span class="n">phase</span><span class="p">);</span>
    <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"LABEL"</span><span class="p">,</span> <span class="s">"Started connect phase."</span><span class="p">,</span> <span class="n">UVM_HIGH</span><span class="p">);</span>
    <span class="c1">// Get the interface from the resource database.</span>
    <span class="k">assert</span><span class="p">(</span><span class="n">uvm_resource_db</span><span class="p">#(</span><span class="kt">virtual</span> <span class="n">add_sub_if</span><span class="p">)</span><span class="o">::</span><span class="n">read_by_name</span><span class="p">(</span><span class="n">get_full_name</span><span class="p">(),</span> <span class="s">"add_sub_if"</span><span class="p">,</span> <span class="n">m_if</span><span class="p">));</span>
    <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"LABEL"</span><span class="p">,</span> <span class="s">"Finished connect phase."</span><span class="p">,</span> <span class="n">UVM_HIGH</span><span class="p">);</span>

  <span class="nl">endfunction:</span> <span class="n">connect_phase</span>

  <span class="k">task</span> <span class="n">run_phase</span><span class="p">(</span><span class="n">uvm_phase</span> <span class="n">phase</span><span class="p">);</span>
    <span class="n">phase</span><span class="p">.</span><span class="n">raise_objection</span><span class="p">(</span><span class="k">this</span><span class="p">);</span>
    <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"LABEL"</span><span class="p">,</span> <span class="s">"Started run phase."</span><span class="p">,</span> <span class="n">UVM_HIGH</span><span class="p">);</span>
    <span class="k">begin</span>
      <span class="kt">int</span> <span class="n">a</span> <span class="o">=</span> <span class="mh">8'h2</span><span class="p">,</span> <span class="n">b</span> <span class="o">=</span> <span class="mh">8'h3</span><span class="p">;</span>
      <span class="k">parameter</span> <span class="kt">int</span> <span class="n">LOOP_COUNT</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
      <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"LABEL"</span><span class="p">,</span> <span class="s">"Check Addition"</span><span class="p">,</span> <span class="n">UVM_HIGH</span><span class="p">);</span>
      <span class="k">for</span><span class="p">(</span><span class="kt">int</span> <span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span><span class="n">i</span><span class="o">&lt;</span><span class="n">LOOP_COUNT</span><span class="p">;</span><span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
        <span class="o">@</span><span class="p">(</span><span class="n">m_if</span><span class="p">.</span><span class="n">cb</span><span class="p">);</span>
        <span class="n">m_if</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">a</span> <span class="o">&lt;=</span> <span class="n">a</span><span class="p">;</span>
        <span class="n">m_if</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">b</span> <span class="o">&lt;=</span> <span class="n">b</span><span class="p">;</span>
        <span class="n">m_if</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">doAdd</span> <span class="o">&lt;=</span> <span class="mb">1'b1</span><span class="p">;</span> <span class="c1">//Addition</span>
        <span class="kt">repeat</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">@</span><span class="p">(</span><span class="n">m_if</span><span class="p">.</span><span class="n">cb</span><span class="p">);</span>
        <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"RESULT"</span><span class="p">,</span> <span class="p">$</span><span class="nb">sformatf</span><span class="p">(</span><span class="s">"%0d + %0d = %0d"</span><span class="p">,</span> 
         <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">m_if</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">result</span><span class="p">),</span> <span class="n">UVM_LOW</span><span class="p">);</span>
        <span class="c1">//assert checking the result</span>
        <span class="k">assert</span><span class="p">(</span><span class="n">m_if</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">result</span> <span class="o">==</span> <span class="p">(</span><span class="n">a</span> <span class="o">+</span> <span class="n">b</span><span class="p">))</span>
          <span class="k">else</span> <span class="cp">`uvm_error</span><span class="p">(</span><span class="s">"RESULT_ERR"</span><span class="p">,</span> <span class="p">$</span><span class="nb">sformatf</span><span class="p">(</span><span class="s">"Result Error! result=%0d, not %0d"</span><span class="p">,</span> <span class="n">m_if</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">result</span><span class="p">,</span> <span class="n">a</span><span class="o">+</span><span class="n">b</span><span class="p">));</span>
        <span class="n">a</span> <span class="o">=</span> <span class="n">a</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
        <span class="n">b</span> <span class="o">=</span> <span class="n">b</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
        <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"CHANGE VALUE"</span><span class="p">,</span> <span class="p">$</span><span class="nb">sformatf</span><span class="p">(</span><span class="s">"a=%0d, b=%0d"</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">),</span> <span class="n">UVM_LOW</span><span class="p">);</span>
      <span class="k">end</span>
      <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"LABEL"</span><span class="p">,</span> <span class="s">"Finish Check Addition"</span><span class="p">,</span> <span class="n">UVM_HIGH</span><span class="p">);</span>      
      <span class="p">#</span><span class="mi">400</span><span class="p">;</span>
      <span class="n">b</span> <span class="o">=</span> <span class="mi">11</span><span class="p">;</span>
      <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"LABEL"</span><span class="p">,</span> <span class="s">"Check Substraction"</span><span class="p">,</span> <span class="n">UVM_HIGH</span><span class="p">);</span>
      <span class="k">for</span><span class="p">(</span><span class="kt">int</span> <span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span><span class="n">i</span><span class="o">&lt;</span><span class="n">LOOP_COUNT</span><span class="p">;</span><span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
        <span class="o">@</span><span class="p">(</span><span class="n">m_if</span><span class="p">.</span><span class="n">cb</span><span class="p">);</span>
        <span class="n">m_if</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">a</span> <span class="o">&lt;=</span> <span class="n">a</span><span class="p">;</span>
        <span class="n">m_if</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">b</span> <span class="o">&lt;=</span> <span class="n">b</span><span class="p">;</span>
        <span class="n">m_if</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">doAdd</span> <span class="o">&lt;=</span> <span class="mb">1'b0</span><span class="p">;</span> <span class="c1">//Substraction</span>
        <span class="kt">repeat</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">@</span><span class="p">(</span><span class="n">m_if</span><span class="p">.</span><span class="n">cb</span><span class="p">);</span>
        <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"RESULT"</span><span class="p">,</span> <span class="p">$</span><span class="nb">sformatf</span><span class="p">(</span><span class="s">"%0d - %0d = %0d"</span><span class="p">,</span> 
         <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">,</span> <span class="n">m_if</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">result</span><span class="p">),</span> <span class="n">UVM_LOW</span><span class="p">);</span>
        <span class="c1">//assert checking the result</span>
        <span class="k">assert</span><span class="p">(</span><span class="n">m_if</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">result</span> <span class="o">==</span> <span class="p">(</span><span class="n">a</span> <span class="o">-</span> <span class="n">b</span><span class="p">))</span>
          <span class="k">else</span> <span class="cp">`uvm_error</span><span class="p">(</span><span class="s">"RESULT_ERR"</span><span class="p">,</span> <span class="p">$</span><span class="nb">sformatf</span><span class="p">(</span><span class="s">"Result Error! result=%0d, not %0d"</span><span class="p">,</span> <span class="n">m_if</span><span class="p">.</span><span class="n">cb</span><span class="p">.</span><span class="n">result</span><span class="p">,</span> <span class="n">a</span><span class="o">-</span><span class="n">b</span><span class="p">));</span>
        <span class="n">b</span> <span class="o">=</span> <span class="n">b</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
        <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"CHANGE VALUE"</span><span class="p">,</span> <span class="p">$</span><span class="nb">sformatf</span><span class="p">(</span><span class="s">"a=%0d, b=%0d"</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">),</span> <span class="n">UVM_LOW</span><span class="p">);</span>
      <span class="k">end</span>
      <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"LABEL"</span><span class="p">,</span> <span class="s">"Finish Check Substraction"</span><span class="p">,</span> <span class="n">UVM_HIGH</span><span class="p">);</span>
    <span class="k">end</span>
    <span class="cp">`uvm_info</span><span class="p">(</span><span class="s">"LABEL"</span><span class="p">,</span> <span class="s">"Finished run phase."</span><span class="p">,</span> <span class="n">UVM_HIGH</span><span class="p">);</span>
    <span class="n">phase</span><span class="p">.</span><span class="n">drop_objection</span><span class="p">(</span><span class="k">this</span><span class="p">);</span>
  <span class="nl">endtask:</span> <span class="n">run_phase</span>
  
<span class="k">endclass</span>
</code></pre></div></div> <h3 id="dut-and-interface">DUT and Interface</h3> <div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="c1">// Simple adder/subtractor module</span>
<span class="k">module</span> <span class="n">ADD_SUB</span><span class="p">(</span>
  <span class="kt">input</span>            <span class="n">clk</span><span class="p">,</span>
  <span class="kt">input</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>      <span class="n">a0</span><span class="p">,</span>
  <span class="kt">input</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>      <span class="n">b0</span><span class="p">,</span>
  <span class="c1">// if this is 1, add; else subtract</span>
  <span class="kt">input</span>            <span class="n">doAdd0</span><span class="p">,</span>
  <span class="kt">output</span> <span class="kt">reg</span> <span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">result0</span>
<span class="p">);</span>

  <span class="k">always</span> <span class="o">@</span> <span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span><span class="p">)</span>
    <span class="k">begin</span>
      <span class="k">if</span> <span class="p">(</span><span class="n">doAdd0</span><span class="p">)</span>
        <span class="n">result0</span> <span class="o">&lt;=</span> <span class="n">a0</span> <span class="o">+</span> <span class="n">b0</span><span class="p">;</span>
      <span class="k">else</span>
        <span class="n">result0</span> <span class="o">&lt;=</span> <span class="n">a0</span> <span class="o">-</span> <span class="n">b0</span><span class="p">;</span>
    <span class="k">end</span>

<span class="nl">endmodule:</span> <span class="n">ADD_SUB</span>

<span class="c1">//---------------------------------------</span>
<span class="c1">// Interface for the adder/subtractor DUT</span>
<span class="c1">//---------------------------------------</span>
<span class="k">interface</span> <span class="n">add_sub_if</span><span class="p">(</span>
  <span class="kt">input</span> <span class="kt">bit</span> <span class="n">clk</span><span class="p">,</span>
  <span class="kt">input</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">a</span><span class="p">,</span>
  <span class="kt">input</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">b</span><span class="p">,</span>
  <span class="kt">input</span>       <span class="n">doAdd</span><span class="p">,</span>
  <span class="kt">input</span> <span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">result</span>
<span class="p">);</span>

  <span class="k">clocking</span> <span class="n">cb</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span><span class="p">);</span>
    <span class="kt">output</span>    <span class="n">a</span><span class="p">;</span>
    <span class="kt">output</span>    <span class="n">b</span><span class="p">;</span>
    <span class="kt">output</span>    <span class="n">doAdd</span><span class="p">;</span>
    <span class="kt">input</span>     <span class="n">result</span><span class="p">;</span>
  <span class="k">endclocking</span> <span class="c1">// cb</span>

<span class="nl">endinterface:</span> <span class="n">add_sub_if</span>

<span class="c1">//---------------</span>
<span class="c1">// Interface bind</span>
<span class="c1">//---------------</span>
<span class="k">bind</span> <span class="n">ADD_SUB</span> <span class="n">add_sub_if</span> <span class="n">add_sub_if0</span><span class="p">(</span>
  <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
  <span class="p">.</span><span class="n">a</span><span class="p">(</span><span class="n">a0</span><span class="p">),</span>
  <span class="p">.</span><span class="n">b</span><span class="p">(</span><span class="n">b0</span><span class="p">),</span>
  <span class="p">.</span><span class="n">doAdd</span><span class="p">(</span><span class="n">doAdd0</span><span class="p">),</span>
  <span class="p">.</span><span class="n">result</span><span class="p">(</span><span class="n">result0</span><span class="p">)</span>
<span class="p">);</span>
</code></pre></div></div> <h3 id="testbench">Testbench</h3> <div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">import</span> <span class="n">uvm_pkg</span><span class="o">::*</span><span class="p">;</span>
<span class="cp">`include</span> <span class="s">"uvm_macros.svh"</span>
<span class="cp">`include</span> <span class="s">"env.sv"</span>

<span class="c1">//-----------</span>
<span class="c1">// module top</span>
<span class="c1">//-----------</span>
<span class="k">module</span> <span class="n">top</span><span class="p">;</span>

  <span class="kt">bit</span> <span class="n">clk</span><span class="p">;</span>
  <span class="n">env</span> <span class="n">environment</span><span class="p">;</span>
  <span class="n">ADD_SUB</span> <span class="n">dut</span><span class="p">(.</span><span class="n">clk</span> <span class="p">(</span><span class="n">clk</span><span class="p">));</span>

  <span class="k">initial</span> <span class="k">begin</span>
    <span class="n">environment</span> <span class="o">=</span> <span class="k">new</span><span class="p">(</span><span class="s">"env"</span><span class="p">);</span>
    <span class="c1">// Put the interface into the resource database.</span>
    <span class="n">uvm_resource_db</span><span class="p">#(</span><span class="kt">virtual</span> <span class="n">add_sub_if</span><span class="p">)</span><span class="o">::</span><span class="n">set</span><span class="p">(</span><span class="s">"env"</span><span class="p">,</span>
      <span class="s">"add_sub_if"</span><span class="p">,</span> <span class="n">dut</span><span class="p">.</span><span class="n">add_sub_if0</span><span class="p">);</span>
    <span class="n">clk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="n">run_test</span><span class="p">();</span>
  <span class="k">end</span>
  
  <span class="k">initial</span> <span class="k">begin</span>
    <span class="k">forever</span> <span class="k">begin</span>
      <span class="p">#(</span><span class="mi">50</span><span class="p">)</span> <span class="n">clk</span> <span class="o">=</span> <span class="o">~</span><span class="n">clk</span><span class="p">;</span>
    <span class="k">end</span>
  <span class="k">end</span>
  
  <span class="k">initial</span> <span class="k">begin</span>
    <span class="c1">// Dump waves</span>
    <span class="p">$</span><span class="nb">dumpvars</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">top</span><span class="p">);</span>
  <span class="k">end</span>
  
<span class="k">endmodule</span>
</code></pre></div></div> <h3 id="result-waveform">Result Waveform</h3> <div class="row mt-3"> <div class="col-sm mt-3 mt-md-0"> <figure> <picture> <source class="responsive-img-srcset" srcset="/assets/blogimg/uvmpractice1_1.PNG" sizes="95vw"></source> <img src="/assets/blogimg/uvmpractice1_1.PNG" class="img-fluid rounded z-depth-1" width="100%" height="auto" data-zoomable="" loading="eager" onerror="this.onerror=null; $('.responsive-img-srcset').remove();"> </picture> </figure> </div> </div> <div class="caption"> Result waveform </div> <h3 id="uvm-logs">UVM Logs</h3> <div class="row mt-3"> <div class="col-sm mt-3 mt-md-0"> <figure> <picture> <source class="responsive-img-srcset" srcset="/assets/blogimg/uvmpractice1_2.PNG" sizes="95vw"></source> <img src="/assets/blogimg/uvmpractice1_2.PNG" class="img-fluid rounded z-depth-1" width="100%" height="auto" data-zoomable="" loading="eager" onerror="this.onerror=null; $('.responsive-img-srcset').remove();"> </picture> </figure> </div> <div class="col-sm mt-3 mt-md-0"> <figure> <picture> <source class="responsive-img-srcset" srcset="/assets/blogimg/uvmpractice1_3.PNG" sizes="95vw"></source> <img src="/assets/blogimg/uvmpractice1_3.PNG" class="img-fluid rounded z-depth-1" width="100%" height="auto" data-zoomable="" loading="eager" onerror="this.onerror=null; $('.responsive-img-srcset').remove();"> </picture> </figure> </div> <div class="col-sm mt-3 mt-md-0"> <figure> <picture> <source class="responsive-img-srcset" srcset="/assets/blogimg/uvmpractice1_4.PNG" sizes="95vw"></source> <img src="/assets/blogimg/uvmpractice1_4.PNG" class="img-fluid rounded z-depth-1" width="100%" height="auto" data-zoomable="" loading="eager" onerror="this.onerror=null; $('.responsive-img-srcset').remove();"> </picture> </figure> </div> <div class="col-sm mt-3 mt-md-0"> <figure> <picture> <source class="responsive-img-srcset" srcset="/assets/blogimg/uvmpractice1_5.PNG" sizes="95vw"></source> <img src="/assets/blogimg/uvmpractice1_5.PNG" class="img-fluid rounded z-depth-1" width="100%" height="auto" data-zoomable="" loading="eager" onerror="this.onerror=null; $('.responsive-img-srcset').remove();"> </picture> </figure> </div> </div> <div class="caption"> UVM Logs </div> <p>You must indent your code by <strong>(3 * bullet_indent_level)</strong> spaces. This is because kramdown (the markdown engine used by Jekyll) indentation for the code block in lists is determined by the column number of the first non-space character after the list item marker. For example:</p> </body></html>