//
// Verilog Module mopshub_lib.mux8_Nbit
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 15:52:37 08/25/21
//
// using Mentor Graphics HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module mux8_Nbit #(
   // synopsys template
   parameter 
)
;


// Internal Declarations




// ### Please start your Verilog code here ### 

endmodule
