// Seed: 3903132117
module module_0 (
    input tri id_0,
    output wor id_1,
    output uwire id_2,
    input tri id_3,
    input supply0 id_4,
    output uwire id_5,
    input wand id_6,
    input supply0 id_7,
    input wor id_8,
    input uwire id_9,
    input uwire id_10,
    input tri id_11,
    input supply1 id_12,
    input tri id_13,
    output tri1 id_14,
    input tri id_15,
    input wire id_16
);
  assign id_2 = 1'b0;
  wire id_18;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3,
    output supply0 id_4#(
        .id_9 (1'b0),
        .id_10(1)
    ),
    input supply1 id_5,
    output supply0 id_6,
    input wire id_7
);
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_7,
      id_7,
      id_1,
      id_7,
      id_7,
      id_2,
      id_5,
      id_2,
      id_7,
      id_5,
      id_2,
      id_1,
      id_3,
      id_2
  );
  wire id_12;
  ;
endmodule
