// Seed: 1873057579
module module_0 (
    output tri id_0
);
  assign id_0 = 1;
  assign module_1.type_16 = 0;
  wire id_2;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    output wand id_8,
    input supply0 id_9,
    output wand id_10,
    input tri id_11
);
  assign id_6 = 1;
  module_0 modCall_1 (id_10);
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wire id_2 = -1'b0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wor id_8 = -1'b0;
  id_9 :
  assert property (@* id_9) id_5 <= id_1;
  wire id_10;
  module_2 modCall_1 (id_10);
endmodule
