{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764341025272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764341025272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 16:43:45 2025 " "Processing started: Fri Nov 28 16:43:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764341025272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764341025272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vHDL1 -c vHDL1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vHDL1 -c vHDL1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764341025272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764341025445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764341025445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vHDL1-mux1_8a " "Found design unit 1: vHDL1-mux1_8a" {  } { { "vHDL1.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/vHDL1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764341030872 ""} { "Info" "ISGN_ENTITY_NAME" "1 vHDL1 " "Found entity 1: vHDL1" {  } { { "vHDL1.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/vHDL1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764341030872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764341030872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vHDL1_TB-vHDL1_TB1 " "Found design unit 1: vHDL1_TB-vHDL1_TB1" {  } { { "vHDL1_TB.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/vHDL1_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764341030873 ""} { "Info" "ISGN_ENTITY_NAME" "1 vHDL1_TB " "Found entity 1: vHDL1_TB" {  } { { "vHDL1_TB.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/vHDL1_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764341030873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764341030873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a1-a11 " "Found design unit 1: a1-a11" {  } { { "a1.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/a1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764341030874 ""} { "Info" "ISGN_ENTITY_NAME" "1 a1 " "Found entity 1: a1" {  } { { "a1.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/a1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764341030874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764341030874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a2-a2a " "Found design unit 1: a2-a2a" {  } { { "a2.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/a2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764341030875 ""} { "Info" "ISGN_ENTITY_NAME" "1 a2 " "Found entity 1: a2" {  } { { "a2.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/a2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764341030875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764341030875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a2_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a2_b-a2_b1 " "Found design unit 1: a2_b-a2_b1" {  } { { "a2_b.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/a2_b.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764341030877 ""} { "Info" "ISGN_ENTITY_NAME" "1 a2_b " "Found entity 1: a2_b" {  } { { "a2_b.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/a2_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764341030877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764341030877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my8bit-my8bita " "Found design unit 1: my8bit-my8bita" {  } { { "my8bit.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/my8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764341030878 ""} { "Info" "ISGN_ENTITY_NAME" "1 my8bit " "Found entity 1: my8bit" {  } { { "my8bit.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/my8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764341030878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764341030878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my9bita.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my9bita.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my9bit-my9bita " "Found design unit 1: my9bit-my9bita" {  } { { "my9bita.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/my9bita.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764341030879 ""} { "Info" "ISGN_ENTITY_NAME" "1 my9bit " "Found entity 1: my9bit" {  } { { "my9bita.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/my9bita.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764341030879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764341030879 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "sel my9bita.vhd(28) " "VHDL error at my9bita.vhd(28): object \"sel\" is used but not declared" {  } { { "my9bita.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/my9bita.vhd" 28 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1764341030879 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "sel my9bita.vhd(28) " "VHDL error at my9bita.vhd(28): formal port or parameter \"sel\" must have actual or default value" {  } { { "my9bita.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/my9bita.vhd" 28 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1764341030882 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "sel my9bita.vhd(15) " "HDL error at my9bita.vhd(15): see declaration for object \"sel\"" {  } { { "my9bita.vhd" "" { Text "C:/Users/User/Downloads/.idea/hi/html_file/my9bita.vhd" 15 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764341030882 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764341030943 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 28 16:43:50 2025 " "Processing ended: Fri Nov 28 16:43:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764341030943 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764341030943 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764341030943 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764341030943 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764341031512 ""}
