\hypertarget{union__hw__adc__cv1}{}\section{\+\_\+hw\+\_\+adc\+\_\+cv1 Union Reference}
\label{union__hw__adc__cv1}\index{\+\_\+hw\+\_\+adc\+\_\+cv1@{\+\_\+hw\+\_\+adc\+\_\+cv1}}


H\+W\+\_\+\+A\+D\+C\+\_\+\+C\+V1 -\/ Compare Value Registers (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+adc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__adc__cv1_1_1__hw__adc__cv1__bitfields}{\+\_\+hw\+\_\+adc\+\_\+cv1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__adc__cv1_a4e7adb8376796e625109ebecf80681fd}{}\label{union__hw__adc__cv1_a4e7adb8376796e625109ebecf80681fd}

\item 
struct \hyperlink{struct__hw__adc__cv1_1_1__hw__adc__cv1__bitfields}{\+\_\+hw\+\_\+adc\+\_\+cv1\+::\+\_\+hw\+\_\+adc\+\_\+cv1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__adc__cv1_abf5a9d68929c4c0b9c25790cd6697d9f}{}\label{union__hw__adc__cv1_abf5a9d68929c4c0b9c25790cd6697d9f}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+D\+C\+\_\+\+C\+V1 -\/ Compare Value Registers (RW) 

Reset value\+: 0x00000000U

The Compare Value Registers (C\+V1 and C\+V2) contain a compare value used to compare the conversion result when the compare function is enabled, that is, S\+C2\mbox{[}A\+C\+FE\mbox{]}=1. This register is formatted in the same way as the Rn registers in different modes of operation for both bit position definition and value format using unsigned or sign-\/extended 2\textquotesingle{}s complement. Therefore, the compare function uses only the C\+Vn fields that are related to the A\+DC mode of operation. The compare value 2 register (C\+V2) is used only when the compare range function is enabled, that is, S\+C2\mbox{[}A\+C\+R\+EN\mbox{]}=1. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+adc.\+h\end{DoxyCompactItemize}
