

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2'
================================================================
* Date:           Sun May  5 21:30:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.400 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_277_1_VITIS_LOOP_278_2  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      1|        -|        -|     -|
|Expression           |        -|      -|        0|      363|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|      168|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      168|      417|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------+----------------------------+--------------+
    |            Instance            |           Module           |  Expression  |
    +--------------------------------+----------------------------+--------------+
    |mac_muladd_8s_8s_8ns_8_4_1_U88  |mac_muladd_8s_8s_8ns_8_4_1  |  i0 + i1 * i2|
    +--------------------------------+----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln277_1_fu_116_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln277_fu_128_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln278_fu_187_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln280_1_fu_181_p2     |         +|   0|  0|  19|           8|           8|
    |sub_ln280_fu_171_p2       |         -|   0|  0|  19|           8|           8|
    |icmp_ln277_fu_111_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln278_fu_134_p2      |      icmp|   0|  0|  39|          32|          32|
    |select_ln277_1_fu_147_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln277_fu_139_p3    |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 363|         243|         150|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_40                  |   9|          2|   32|         64|
    |indvar_flatten_fu_44     |   9|          2|   64|        128|
    |j_fu_36                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  131|        262|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln280_1_reg_273                  |   8|   0|    8|          0|
    |add_ln280_1_reg_273_pp0_iter2_reg    |   8|   0|    8|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |i_fu_40                              |  32|   0|   32|          0|
    |indvar_flatten_fu_44                 |  64|   0|   64|          0|
    |j_fu_36                              |  32|   0|   32|          0|
    |trunc_ln280_1_reg_268                |   8|   0|    8|          0|
    |trunc_ln280_1_reg_268_pp0_iter2_reg  |   8|   0|    8|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 168|   0|  168|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_278_2|  return value|
|mul_ln31                  |   in|   64|     ap_none|                                        mul_ln31|        scalar|
|rows                      |   in|   32|     ap_none|                                            rows|        scalar|
|empty                     |   in|    8|     ap_none|                                           empty|        scalar|
|covMatrix_address0        |  out|    8|   ap_memory|                                       covMatrix|         array|
|covMatrix_ce0             |  out|    1|   ap_memory|                                       covMatrix|         array|
|covMatrix_q0              |   in|   64|   ap_memory|                                       covMatrix|         array|
|standarisedData_address0  |  out|    8|   ap_memory|                                 standarisedData|         array|
|standarisedData_ce0       |  out|    1|   ap_memory|                                 standarisedData|         array|
|standarisedData_we0       |  out|    1|   ap_memory|                                 standarisedData|         array|
|standarisedData_d0        |  out|   64|   ap_memory|                                 standarisedData|         array|
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+

