{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603939317291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603939317298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 22:41:57 2020 " "Processing started: Wed Oct 28 22:41:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603939317298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603939317298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mejia_AND_Oct28 -c Mejia_AND_Oct28 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mejia_AND_Oct28 -c Mejia_AND_Oct28" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603939317298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603939317601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603939317601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register32_Oct28-arch " "Found design unit 1: mejia_register32_Oct28-arch" {  } { { "mejia_register32_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assignm_AND/mejia_register32_Oct28.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603939326777 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register32_Oct28 " "Found entity 1: mejia_register32_Oct28" {  } { { "mejia_register32_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assignm_AND/mejia_register32_Oct28.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603939326777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603939326777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and_op_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and_op_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_and_op_Oct28-arch " "Found design unit 1: mejia_and_op_Oct28-arch" {  } { { "Mejia_and_op_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assignm_AND/Mejia_and_op_Oct28.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603939326777 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_and_op_Oct28 " "Found entity 1: mejia_and_op_Oct28" {  } { { "Mejia_and_op_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assignm_AND/Mejia_and_op_Oct28.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603939326777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603939326777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and_oct28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and_oct28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_and_Oct28-arch " "Found design unit 1: mejia_and_Oct28-arch" {  } { { "Mejia_AND_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assignm_AND/Mejia_AND_Oct28.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603939326778 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_and_Oct28 " "Found entity 1: mejia_and_Oct28" {  } { { "Mejia_AND_Oct28.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assignm_AND/Mejia_AND_Oct28.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603939326778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603939326778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and_oct28_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and_oct28_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_AND_Oct28_tb-arch_tb " "Found design unit 1: mejia_AND_Oct28_tb-arch_tb" {  } { { "mejia_AND_Oct28_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assignm_AND/mejia_AND_Oct28_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603939326779 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_AND_Oct28_tb " "Found entity 1: mejia_AND_Oct28_tb" {  } { { "mejia_AND_Oct28_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assignm_AND/mejia_AND_Oct28_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603939326779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603939326779 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "mejia_adder mejia_AND_Oct28_tb.vhd(37) " "VHDL error at mejia_AND_Oct28_tb.vhd(37): object \"mejia_adder\" is used but not declared" {  } { { "mejia_AND_Oct28_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 4/Assignm_AND/mejia_AND_Oct28_tb.vhd" 37 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1603939326780 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603939326892 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 28 22:42:06 2020 " "Processing ended: Wed Oct 28 22:42:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603939326892 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603939326892 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603939326892 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603939326892 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603939327544 ""}
