// Seed: 3390879245
module module_0 (
    input  tri   id_0,
    input  wand  id_1,
    input  wire  id_2,
    output tri   id_3,
    input  wire  id_4,
    output uwire id_5,
    input  wor   id_6
    , id_8
);
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wire id_2,
    input wor id_3,
    input wor id_4,
    input supply0 id_5[-1 : -1],
    input supply0 id_6,
    input uwire id_7,
    input wand id_8,
    input tri1 id_9,
    output logic id_10,
    input supply0 id_11,
    input tri0 id_12,
    input wire id_13,
    input wire id_14,
    input wire id_15,
    output logic id_16,
    input supply1 id_17
    , id_23,
    output supply1 id_18,
    output wire id_19,
    input uwire id_20,
    input uwire id_21
);
  always @(posedge id_0 * id_8) begin : LABEL_0
    id_16 <= 1'b0 - -1;
    id_16 = 1;
    id_10 <= id_4;
    id_16 <= -1 | (id_15);
  end
  assign id_23 = id_15;
  wire id_24;
  wire id_25;
  assign id_18 = id_9;
  module_0 modCall_1 (
      id_20,
      id_9,
      id_3,
      id_19,
      id_2,
      id_18,
      id_2
  );
endmodule
