#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov  2 15:51:45 2019
# Process ID: 8828
# Current directory: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj
# Command line: vivado
# Log file: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/vivado.log
# Journal file: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/vivado.jou
#-----------------------------------------------------------
start_gui
source create_project.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {60.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {39.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {16.250} CONFIG.MMCM_CLKOUT1_DIVIDE {13} CONFIG.CLKOUT1_JITTER {240.770} CONFIG.CLKOUT1_PHASE_ERROR {240.486} CONFIG.CLKOUT2_JITTER {231.022} CONFIG.CLKOUT2_PHASE_ERROR {240.486}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
launch_runs -jobs 2 cpu_clock_gen_synth_1
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
close_design
close_sim
launch_simulation
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
close_sim
launch_simulation
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {82.000} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {38.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {14.625} CONFIG.MMCM_CLKOUT1_DIVIDE {16} CONFIG.CLKOUT1_JITTER {166.534} CONFIG.CLKOUT1_PHASE_ERROR {182.328} CONFIG.CLKOUT2_JITTER {168.851} CONFIG.CLKOUT2_PHASE_ERROR {182.328}] [get_ips cpu_clock_gen]
generate_target all [get_files  /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci]
catch { config_ip_cache -export [get_ips -all cpu_clock_gen] }
export_ip_user_files -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -no_script -sync -force -quiet
reset_run cpu_clock_gen_synth_1
launch_runs -jobs 2 cpu_clock_gen_synth_1
export_simulation -of_objects [get_files /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci] -directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/sim_scripts -ip_user_files_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files -ipstatic_source_dir /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/modelsim} {questa=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/questa} {ies=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/ies} {xcelium=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/xcelium} {vcs=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/vcs} {riviera=/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_sim
