\hypertarget{structRCC__TypeDef}{}\doxysection{RCC\+\_\+\+Type\+Def Struct Reference}
\label{structRCC__TypeDef}\index{RCC\_TypeDef@{RCC\_TypeDef}}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gabcb9ff48b9afb990283fefad0554b5b3}{CR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga2a7ccb4e23cb05a574f243f6278b7b26}{PLLCFGR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga0721b1b729c313211126709559fad371}{CFGR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gaeadf3a69dd5795db4638f71938704ff0}{CIR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gad6abf71a348744aa3f2b7e8b214c1ca4}{AHB1\+RSTR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga343e0230ded55920ff2a04fbde0e5bcd}{AHB2\+RSTR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga39a90d838fbd0b8515f03e4a1be6374f}{AHB3\+RSTR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga646631532167f3386763a2d10a881a04}{RESERVED0}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga600f4d6d592f43edb2fc653c5cba023a}{APB1\+RSTR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga4491ab20a44b70bf7abd247791676a59}{APB2\+RSTR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga291f9ae23a96c1bfbab257aad87597a5}{RESERVED1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gaf58a7ad868f07f8759eac3e31b6fa79e}{AHB1\+ENR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gaf326cb98c318fc08894a8dd79c2c675f}{AHB2\+ENR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gad4ea7be562b42e2ae1a84db44121195d}{AHB3\+ENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga94cb7e7b923ebacab99c967d0f808235}{RESERVED2}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gaec7622ba90341c9faf843d9ee54a759f}{APB1\+ENR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga619b4c22f630a269dfd0c331f90f6868}{APB2\+ENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga74071ea325d6bc064817ed0a7a4d7def}{RESERVED3}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga89d6c21f02196b7f59bcc30c1061dd87}{AHB1\+LPENR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga1de344446cba3f4dd15c56fbe20eb0dd}{AHB2\+LPENR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga95edda857c3725bfb410d3a4707edfd8}{AHB3\+LPENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga0f009e4bd1777ac1b86ca27e23361a0e}{RESERVED4}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga5c8e710c40b642dcbf296201a7ecb2da}{APB1\+LPENR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga7e46c65220f00a6858a5b35b74a37b51}{APB2\+LPENR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gaf9159a971013ef0592be8be3e256a344}{RESERVED5}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga05be375db50e8c9dd24fb3bcf42d7cf1}{BDCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga7e913b8bf59d4351e1f3d19387bd05b9}{CSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga30cfd1a2f2eb931bacfd2be965e53d1b}{RESERVED6}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga52270ad1423c68cd536f62657bb669f5}{SSCGR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gac3beb02dccd9131d6ce55bb29c5fa69f}{PLLI2\+SCFGR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gac4b6f819b8e4f7981b998bd75dafcbce}{PLLSAICFGR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga877ad70fcd4a215bc8f9bb31fdc8d3d1}{DCKCFGR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga744988eef66294323f32fdca172ad7ad}{CKGATENR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gab93289a279c9809be3f93217722e4973}{DCKCFGR2}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_adc1509eaaf4823e81508ba603fae79b1}{CR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_a9350f9333d728824afbd5a02cfdc69e3}{PLLCFGR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_a2444a28b5fd0b67613bae9a4871dd1f1}{CFGR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_acae580422445f2d4cea3b724289438d1}{CIR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_aee6a3ad3fd61ca8741004d7ef7601370}{AHB1\+RSTR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_ae0fbccb0899d3881bcfd2a173362c44a}{AHB2\+RSTR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structRCC__TypeDef_ad5efffd6c4b84a984ccd3f80cb0ec2d6}{RESERVED0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_a56e18a184cb997abe1995e3a244bc801}{APB1\+RSTR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_a494837eaf5c6196ee699c0e02fe06e5c}{APB2\+RSTR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structRCC__TypeDef_a82d6adef09f5ad023a32f2459ba6939d}{RESERVED1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_a646cf0facb0c6e9649f9b67057c7f27c}{AHB1\+ENR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_a81b1acfda72619b427f2ea985ef05901}{AHB2\+ENR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structRCC__TypeDef_a719921ae373b662ec79974f4609fc517}{RESERVED2}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_a1311b6e3f9c0d81065d2c3d84516f90a}{APB1\+ENR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_a9942a3acabe7ed755db7a182e0a16daa}{APB2\+ENR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structRCC__TypeDef_a1e921e1f09cdad52b9c7d11297cd530e}{RESERVED3}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_a0302d394feb8268694ba4d213a57ac00}{AHB1\+LPENR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_a91860839b6d9176118c5c189baed252f}{AHB2\+LPENR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structRCC__TypeDef_a12996cb4fc89eba480d88711a9956945}{RESERVED4}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_a4c3a14d1a715d1c8eba36bfb487a81eb}{APB1\+LPENR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_a669ce71168e224f0b1b778fd5da5bd95}{APB2\+LPENR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structRCC__TypeDef_a1b7338f7e25cc096d62c6b7c9bf2c37a}{RESERVED5}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_af7c110eeb25b0e2d60df003713a971ff}{BDCR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_a79b7711a910ed1a1212f08f11cb5d537}{CSR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structRCC__TypeDef_ac01c78b43a4508b9f4f586d31e2863fe}{RESERVED6}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_ae33ed2e7efb92858486927d839613dc3}{SSCGR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_ac99c0a13a7be99f60adfd94ae442263f}{PLLI2\+SCFGR}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} \mbox{\hyperlink{structRCC__TypeDef_ad045c897f1724485ea79eeef6f1130b1}{RESERVED7}}
\item 
\mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} \mbox{\hyperlink{structRCC__TypeDef_aa3d2438594f9072c5e05a55d5a7756ea}{DCKCFGR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Reset and Clock Control. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structRCC__TypeDef_a646cf0facb0c6e9649f9b67057c7f27c}\label{structRCC__TypeDef_a646cf0facb0c6e9649f9b67057c7f27c}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1ENR@{AHB1ENR}}
\index{AHB1ENR@{AHB1ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB1ENR}{AHB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+AHB1\+ENR}

AHB1 Peripheral Clock Enable Register \mbox{\Hypertarget{structRCC__TypeDef_a0302d394feb8268694ba4d213a57ac00}\label{structRCC__TypeDef_a0302d394feb8268694ba4d213a57ac00}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1LPENR@{AHB1LPENR}}
\index{AHB1LPENR@{AHB1LPENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB1LPENR}{AHB1LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+AHB1\+LPENR}

AHB1 Peripheral Low Power Enable Register \mbox{\Hypertarget{structRCC__TypeDef_aee6a3ad3fd61ca8741004d7ef7601370}\label{structRCC__TypeDef_aee6a3ad3fd61ca8741004d7ef7601370}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1RSTR@{AHB1RSTR}}
\index{AHB1RSTR@{AHB1RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB1RSTR}{AHB1RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+AHB1\+RSTR}

AHB1 Peripheral Reset Register \mbox{\Hypertarget{structRCC__TypeDef_a81b1acfda72619b427f2ea985ef05901}\label{structRCC__TypeDef_a81b1acfda72619b427f2ea985ef05901}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2ENR@{AHB2ENR}}
\index{AHB2ENR@{AHB2ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB2ENR}{AHB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+AHB2\+ENR}

AHB2 Peripheral Clock Enable Register \mbox{\Hypertarget{structRCC__TypeDef_a91860839b6d9176118c5c189baed252f}\label{structRCC__TypeDef_a91860839b6d9176118c5c189baed252f}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2LPENR@{AHB2LPENR}}
\index{AHB2LPENR@{AHB2LPENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB2LPENR}{AHB2LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+AHB2\+LPENR}

AHB2 Peripheral Low Power Enable Register \mbox{\Hypertarget{structRCC__TypeDef_ae0fbccb0899d3881bcfd2a173362c44a}\label{structRCC__TypeDef_ae0fbccb0899d3881bcfd2a173362c44a}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2RSTR@{AHB2RSTR}}
\index{AHB2RSTR@{AHB2RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHB2RSTR}{AHB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+AHB2\+RSTR}

AHB2 Peripheral Reset Register \mbox{\Hypertarget{structRCC__TypeDef_a1311b6e3f9c0d81065d2c3d84516f90a}\label{structRCC__TypeDef_a1311b6e3f9c0d81065d2c3d84516f90a}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1ENR@{APB1ENR}}
\index{APB1ENR@{APB1ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1ENR}{APB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+APB1\+ENR}

APB1 Peripheral Clock Enable Register \mbox{\Hypertarget{structRCC__TypeDef_a4c3a14d1a715d1c8eba36bfb487a81eb}\label{structRCC__TypeDef_a4c3a14d1a715d1c8eba36bfb487a81eb}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1LPENR@{APB1LPENR}}
\index{APB1LPENR@{APB1LPENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1LPENR}{APB1LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+APB1\+LPENR}

APB1 Peripheral Low Power Enable Register \mbox{\Hypertarget{structRCC__TypeDef_a56e18a184cb997abe1995e3a244bc801}\label{structRCC__TypeDef_a56e18a184cb997abe1995e3a244bc801}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1RSTR@{APB1RSTR}}
\index{APB1RSTR@{APB1RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1RSTR}{APB1RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+APB1\+RSTR}

APB1 Peripheral Reset Register \mbox{\Hypertarget{structRCC__TypeDef_a9942a3acabe7ed755db7a182e0a16daa}\label{structRCC__TypeDef_a9942a3acabe7ed755db7a182e0a16daa}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2ENR@{APB2ENR}}
\index{APB2ENR@{APB2ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2ENR}{APB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+APB2\+ENR}

APB2 Peripheral Clock Enable Register \mbox{\Hypertarget{structRCC__TypeDef_a669ce71168e224f0b1b778fd5da5bd95}\label{structRCC__TypeDef_a669ce71168e224f0b1b778fd5da5bd95}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2LPENR@{APB2LPENR}}
\index{APB2LPENR@{APB2LPENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2LPENR}{APB2LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+APB2\+LPENR}

APB2 Peripheral Low Power Enable Register \mbox{\Hypertarget{structRCC__TypeDef_a494837eaf5c6196ee699c0e02fe06e5c}\label{structRCC__TypeDef_a494837eaf5c6196ee699c0e02fe06e5c}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2RSTR@{APB2RSTR}}
\index{APB2RSTR@{APB2RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2RSTR}{APB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+APB2\+RSTR}

APB2 Peripheral Reset Register \mbox{\Hypertarget{structRCC__TypeDef_af7c110eeb25b0e2d60df003713a971ff}\label{structRCC__TypeDef_af7c110eeb25b0e2d60df003713a971ff}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!BDCR@{BDCR}}
\index{BDCR@{BDCR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDCR}{BDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+BDCR}

Backup Domain Control Register \mbox{\Hypertarget{structRCC__TypeDef_a2444a28b5fd0b67613bae9a4871dd1f1}\label{structRCC__TypeDef_a2444a28b5fd0b67613bae9a4871dd1f1}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+CFGR}

Clock Configuration Register \mbox{\Hypertarget{structRCC__TypeDef_acae580422445f2d4cea3b724289438d1}\label{structRCC__TypeDef_acae580422445f2d4cea3b724289438d1}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CIR@{CIR}}
\index{CIR@{CIR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIR}{CIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+CIR}

Clock Interrupt Register \mbox{\Hypertarget{structRCC__TypeDef_adc1509eaaf4823e81508ba603fae79b1}\label{structRCC__TypeDef_adc1509eaaf4823e81508ba603fae79b1}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+CR}

Clock Control Register \mbox{\Hypertarget{structRCC__TypeDef_a79b7711a910ed1a1212f08f11cb5d537}\label{structRCC__TypeDef_a79b7711a910ed1a1212f08f11cb5d537}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+CSR}

Clock Control and Status Register \mbox{\Hypertarget{structRCC__TypeDef_aa3d2438594f9072c5e05a55d5a7756ea}\label{structRCC__TypeDef_aa3d2438594f9072c5e05a55d5a7756ea}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!DCKCFGR@{DCKCFGR}}
\index{DCKCFGR@{DCKCFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCKCFGR}{DCKCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+DCKCFGR}

Dedicated Clocks Configuration Register \mbox{\Hypertarget{structRCC__TypeDef_a9350f9333d728824afbd5a02cfdc69e3}\label{structRCC__TypeDef_a9350f9333d728824afbd5a02cfdc69e3}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!PLLCFGR@{PLLCFGR}}
\index{PLLCFGR@{PLLCFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PLLCFGR}{PLLCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+PLLCFGR}

PLL Configuration Register \mbox{\Hypertarget{structRCC__TypeDef_ac99c0a13a7be99f60adfd94ae442263f}\label{structRCC__TypeDef_ac99c0a13a7be99f60adfd94ae442263f}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!PLLI2SCFGR@{PLLI2SCFGR}}
\index{PLLI2SCFGR@{PLLI2SCFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PLLI2SCFGR}{PLLI2SCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+PLLI2\+SCFGR}

PLLI2S Configuration Register \mbox{\Hypertarget{structRCC__TypeDef_ad5efffd6c4b84a984ccd3f80cb0ec2d6}\label{structRCC__TypeDef_ad5efffd6c4b84a984ccd3f80cb0ec2d6}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} RCC\+\_\+\+Type\+Def\+::\+RESERVED0\mbox{[}2\mbox{]}}

Reserved \mbox{\Hypertarget{structRCC__TypeDef_a82d6adef09f5ad023a32f2459ba6939d}\label{structRCC__TypeDef_a82d6adef09f5ad023a32f2459ba6939d}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} RCC\+\_\+\+Type\+Def\+::\+RESERVED1\mbox{[}2\mbox{]}}

Reserved \mbox{\Hypertarget{structRCC__TypeDef_a719921ae373b662ec79974f4609fc517}\label{structRCC__TypeDef_a719921ae373b662ec79974f4609fc517}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} RCC\+\_\+\+Type\+Def\+::\+RESERVED2\mbox{[}2\mbox{]}}

Reserved \mbox{\Hypertarget{structRCC__TypeDef_a1e921e1f09cdad52b9c7d11297cd530e}\label{structRCC__TypeDef_a1e921e1f09cdad52b9c7d11297cd530e}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} RCC\+\_\+\+Type\+Def\+::\+RESERVED3\mbox{[}2\mbox{]}}

Reserved \mbox{\Hypertarget{structRCC__TypeDef_a12996cb4fc89eba480d88711a9956945}\label{structRCC__TypeDef_a12996cb4fc89eba480d88711a9956945}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} RCC\+\_\+\+Type\+Def\+::\+RESERVED4\mbox{[}2\mbox{]}}

Reserved \mbox{\Hypertarget{structRCC__TypeDef_a1b7338f7e25cc096d62c6b7c9bf2c37a}\label{structRCC__TypeDef_a1b7338f7e25cc096d62c6b7c9bf2c37a}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} RCC\+\_\+\+Type\+Def\+::\+RESERVED5\mbox{[}2\mbox{]}}

Reserved \mbox{\Hypertarget{structRCC__TypeDef_ac01c78b43a4508b9f4f586d31e2863fe}\label{structRCC__TypeDef_ac01c78b43a4508b9f4f586d31e2863fe}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} RCC\+\_\+\+Type\+Def\+::\+RESERVED6\mbox{[}2\mbox{]}}

Reserved \mbox{\Hypertarget{structRCC__TypeDef_ad045c897f1724485ea79eeef6f1130b1}\label{structRCC__TypeDef_ad045c897f1724485ea79eeef6f1130b1}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga4b435a49c74bb91f284f075e63416cb6}{uint32}} RCC\+\_\+\+Type\+Def\+::\+RESERVED7}

Reserved \mbox{\Hypertarget{structRCC__TypeDef_ae33ed2e7efb92858486927d839613dc3}\label{structRCC__TypeDef_ae33ed2e7efb92858486927d839613dc3}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!SSCGR@{SSCGR}}
\index{SSCGR@{SSCGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SSCGR}{SSCGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__Platform__Types_ga9b5ba0b3d357be0e02cbafa9977ef8ef}{vuint32\+\_\+t}} RCC\+\_\+\+Type\+Def\+::\+SSCGR}

Spread Spectrum Clock Generation Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
CMSIS/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\item 
drivers/\+Inc/\mbox{\hyperlink{stm32f401xx_8h}{stm32f401xx.\+h}}\end{DoxyCompactItemize}
