-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Thu Aug  7 10:25:39 2025
-- Host        : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/working/FPAG_Harman/250726_ip_test/Zybo-Z7-20-pcam-5c/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_AXI4_HandSignal_0_0/system_AXI4_HandSignal_0_0_sim_netlist.vhdl
-- Design      : system_AXI4_HandSignal_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_AXI4_HandSignal_0_0_AreaSel is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_cnt_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    zone_id : out STD_LOGIC_VECTOR ( 5 downto 0 );
    C : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_cnt_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_cnt_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_31 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_32 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_33 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_34 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_35 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_36 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_37 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_38 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_39 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_40 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_41 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_42 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_43 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_44 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_45 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_46 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_47 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_48 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_49 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_50 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_51 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_52 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_53 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_54 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_55 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_56 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_57 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_58 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_59 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_60 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_61 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_62 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_63 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_64 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_65 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_66 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_67 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_68 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_69 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_70 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_71 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_72 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_73 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_74 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_75 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_76 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_77 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_78 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_79 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_80 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_81 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_82 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_83 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_84 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_85 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_86 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_87 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_88 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_89 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_90 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_91 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_92 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_93 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_94 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_95 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_96 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_97 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_98 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_99 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_100 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_101 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_102 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_103 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_104 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_105 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_106 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_107 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_108 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_109 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_110 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_111 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_112 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_113 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_114 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_115 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_116 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_117 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_118 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_119 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_120 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_121 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_122 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_123 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_124 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_125 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_126 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_127 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_128 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_129 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_130 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_131 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_132 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_133 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_134 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_135 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_136 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_137 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_138 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_139 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_140 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_141 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_142 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_143 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_144 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_145 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_146 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_147 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_148 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_149 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_150 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_151 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_152 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_153 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_154 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_155 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_156 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_157 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_158 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : out STD_LOGIC;
    \y_cnt_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y_cnt_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_cnt_reg[9]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y_cnt_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_cnt_reg[8]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_cnt_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_R2__29_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    is_color2 : in STD_LOGIC;
    is_color1 : in STD_LOGIC;
    \o_R2__17_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_R2__29_carry__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \y_cnt_reg[0]_0\ : in STD_LOGIC;
    \y_cnt_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_AXI4_HandSignal_0_0_AreaSel : entity is "AreaSel";
end system_AXI4_HandSignal_0_0_AreaSel;

architecture STRUCTURE of system_AXI4_HandSignal_0_0_AreaSel is
  signal A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^c\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \C__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \U_hand_signal/zone_count_color1_reg[0]_84\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[23]_86\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[27]_87\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[31]_88\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[39]_89\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[43]_90\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[45]_81\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[46]_91\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[47]_92\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[51]_93\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[53]_83\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[54]_94\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[55]_95\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[59]_96\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[60]_97\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[61]_82\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[62]_98\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[63]_99\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[71]_80\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[75]_85\ : STD_LOGIC;
  signal \U_hand_signal/zone_count_color1_reg[79]_100\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \max_zone_color1[6]_i_18_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_4_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \x_cnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \x_cnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \x_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal x_cnt_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_cnt : STD_LOGIC_VECTOR ( 9 downto 7 );
  signal \y_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \y_cnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \y_cnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \y_cnt[9]_i_3_n_0\ : STD_LOGIC;
  signal \y_cnt[9]_i_5_n_0\ : STD_LOGIC;
  signal y_cnt_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^y_cnt_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \zone_count_color1[0][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[11][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[15][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[15][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[16][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[16][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[16][31]_i_4_n_0\ : STD_LOGIC;
  signal \zone_count_color1[17][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[19][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_4_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_5_n_0\ : STD_LOGIC;
  signal \zone_count_color1[23][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[24][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[27][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[28][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[29][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[29][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[29][31]_i_4_n_0\ : STD_LOGIC;
  signal \zone_count_color1[2][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[30][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[31][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[32][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[33][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[35][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[36][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[37][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[38][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[39][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[40][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[42][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[42][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[43][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[47][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[48][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[4][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[50][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[51][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[56][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[57][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[63][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[65][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[67][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[68][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[69][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[71][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[72][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[73][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[74][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[75][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[77][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[79][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[8][31]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1[8][31]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1[9][31]_i_2_n_0\ : STD_LOGIC;
  signal \^zone_id\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal zone_id0 : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal \zone_y0__18_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \zone_y0__18_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \zone_y0__18_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \zone_y0__18_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \zone_y0__18_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \zone_y0__18_carry__0_n_2\ : STD_LOGIC;
  signal \zone_y0__18_carry__0_n_3\ : STD_LOGIC;
  signal \zone_y0__18_carry__0_n_5\ : STD_LOGIC;
  signal \zone_y0__18_carry__0_n_6\ : STD_LOGIC;
  signal \zone_y0__18_carry__0_n_7\ : STD_LOGIC;
  signal \zone_y0__18_carry_i_1_n_0\ : STD_LOGIC;
  signal \zone_y0__18_carry_i_2_n_0\ : STD_LOGIC;
  signal \zone_y0__18_carry_i_3_n_0\ : STD_LOGIC;
  signal \zone_y0__18_carry_i_4_n_0\ : STD_LOGIC;
  signal \zone_y0__18_carry_i_5_n_0\ : STD_LOGIC;
  signal \zone_y0__18_carry_i_6_n_0\ : STD_LOGIC;
  signal \zone_y0__18_carry_i_7_n_0\ : STD_LOGIC;
  signal \zone_y0__18_carry_n_0\ : STD_LOGIC;
  signal \zone_y0__18_carry_n_1\ : STD_LOGIC;
  signal \zone_y0__18_carry_n_2\ : STD_LOGIC;
  signal \zone_y0__18_carry_n_3\ : STD_LOGIC;
  signal \zone_y0__18_carry_n_4\ : STD_LOGIC;
  signal \zone_y0__18_carry_n_5\ : STD_LOGIC;
  signal \zone_y0__18_carry_n_6\ : STD_LOGIC;
  signal \zone_y0__18_carry_n_7\ : STD_LOGIC;
  signal \zone_y0__37_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry__0_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry__0_n_1\ : STD_LOGIC;
  signal \zone_y0__37_carry__0_n_2\ : STD_LOGIC;
  signal \zone_y0__37_carry__0_n_3\ : STD_LOGIC;
  signal \zone_y0__37_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry__1_n_3\ : STD_LOGIC;
  signal \zone_y0__37_carry_i_1_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry_i_2_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry_i_3_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry_i_4_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry_i_5_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry_i_6_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry_i_7_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry_n_0\ : STD_LOGIC;
  signal \zone_y0__37_carry_n_1\ : STD_LOGIC;
  signal \zone_y0__37_carry_n_2\ : STD_LOGIC;
  signal \zone_y0__37_carry_n_3\ : STD_LOGIC;
  signal \zone_y0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \zone_y0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \zone_y0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \zone_y0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \zone_y0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \zone_y0_carry__0_n_0\ : STD_LOGIC;
  signal \zone_y0_carry__0_n_1\ : STD_LOGIC;
  signal \zone_y0_carry__0_n_2\ : STD_LOGIC;
  signal \zone_y0_carry__0_n_3\ : STD_LOGIC;
  signal \zone_y0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \zone_y0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \zone_y0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \zone_y0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \zone_y0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \zone_y0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \zone_y0_carry__1_n_0\ : STD_LOGIC;
  signal \zone_y0_carry__1_n_1\ : STD_LOGIC;
  signal \zone_y0_carry__1_n_2\ : STD_LOGIC;
  signal \zone_y0_carry__1_n_3\ : STD_LOGIC;
  signal \zone_y0_carry__1_n_4\ : STD_LOGIC;
  signal \zone_y0_carry__1_n_5\ : STD_LOGIC;
  signal \zone_y0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \zone_y0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \zone_y0_carry__2_n_3\ : STD_LOGIC;
  signal \zone_y0_carry__2_n_6\ : STD_LOGIC;
  signal \zone_y0_carry__2_n_7\ : STD_LOGIC;
  signal zone_y0_carry_i_1_n_0 : STD_LOGIC;
  signal zone_y0_carry_i_2_n_0 : STD_LOGIC;
  signal zone_y0_carry_i_3_n_0 : STD_LOGIC;
  signal zone_y0_carry_i_4_n_0 : STD_LOGIC;
  signal zone_y0_carry_n_0 : STD_LOGIC;
  signal zone_y0_carry_n_1 : STD_LOGIC;
  signal zone_y0_carry_n_2 : STD_LOGIC;
  signal zone_y0_carry_n_3 : STD_LOGIC;
  signal zone_y1 : STD_LOGIC;
  signal \NLW_zone_y0__18_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_zone_y0__18_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_zone_y0__37_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_zone_y0__37_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_zone_y0__37_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_zone_y0__37_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_zone_y0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_zone_y0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_zone_y0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_zone_y0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_zone_y0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \max_zone_color1[1]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \max_zone_color1[4]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \max_zone_color1[6]_i_18\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \max_zone_color1[6]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \max_zone_color1[6]_i_7\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \max_zone_color1[6]_i_8\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \x_cnt[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \x_cnt[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \x_cnt[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \x_cnt[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \x_cnt[4]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \x_cnt[6]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \x_cnt[8]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \x_cnt[9]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \y_cnt[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \y_cnt[2]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \y_cnt[3]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \y_cnt[4]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \y_cnt[6]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \y_cnt[7]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \y_cnt[8]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \y_cnt[9]_i_4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \zone_count_color1[0][31]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \zone_count_color1[0][31]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \zone_count_color1[11][31]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \zone_count_color1[15][31]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \zone_count_color1[15][31]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \zone_count_color1[16][31]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \zone_count_color1[16][31]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \zone_count_color1[16][31]_i_4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \zone_count_color1[17][31]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \zone_count_color1[19][31]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \zone_count_color1[1][31]_i_4\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \zone_count_color1[1][31]_i_5\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \zone_count_color1[23][31]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \zone_count_color1[23][31]_i_3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \zone_count_color1[24][31]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \zone_count_color1[27][31]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \zone_count_color1[27][31]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \zone_count_color1[28][31]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \zone_count_color1[29][31]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \zone_count_color1[29][31]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \zone_count_color1[29][31]_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \zone_count_color1[2][31]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \zone_count_color1[30][31]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \zone_count_color1[31][31]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \zone_count_color1[31][31]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \zone_count_color1[32][31]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \zone_count_color1[33][31]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \zone_count_color1[35][31]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \zone_count_color1[36][31]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \zone_count_color1[37][31]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \zone_count_color1[38][31]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \zone_count_color1[39][31]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \zone_count_color1[40][31]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \zone_count_color1[42][31]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \zone_count_color1[42][31]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \zone_count_color1[43][31]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \zone_count_color1[43][31]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \zone_count_color1[45][31]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \zone_count_color1[46][31]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \zone_count_color1[47][31]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \zone_count_color1[48][31]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \zone_count_color1[4][31]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \zone_count_color1[50][31]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \zone_count_color1[51][31]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \zone_count_color1[51][31]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \zone_count_color1[53][31]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \zone_count_color1[54][31]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \zone_count_color1[55][31]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \zone_count_color1[56][31]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \zone_count_color1[57][31]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \zone_count_color1[59][31]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \zone_count_color1[60][31]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \zone_count_color1[61][31]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \zone_count_color1[62][31]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \zone_count_color1[63][31]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \zone_count_color1[63][31]_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \zone_count_color1[65][31]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \zone_count_color1[67][31]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \zone_count_color1[68][31]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \zone_count_color1[69][31]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \zone_count_color1[71][31]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \zone_count_color1[71][31]_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \zone_count_color1[72][31]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \zone_count_color1[73][31]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \zone_count_color1[74][31]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \zone_count_color1[75][31]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \zone_count_color1[75][31]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \zone_count_color1[77][31]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \zone_count_color1[79][31]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \zone_count_color1[79][31]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \zone_count_color1[8][31]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \zone_count_color1[8][31]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \zone_count_color1[9][31]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \zone_count_color2[0][31]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \zone_count_color2[23][31]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \zone_count_color2[27][31]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \zone_count_color2[31][31]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \zone_count_color2[39][31]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \zone_count_color2[43][31]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \zone_count_color2[45][31]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \zone_count_color2[46][31]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \zone_count_color2[47][31]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \zone_count_color2[51][31]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \zone_count_color2[53][31]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \zone_count_color2[54][31]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \zone_count_color2[55][31]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \zone_count_color2[59][31]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \zone_count_color2[60][31]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \zone_count_color2[61][31]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \zone_count_color2[62][31]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \zone_count_color2[63][31]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \zone_count_color2[71][31]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \zone_count_color2[75][31]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \zone_count_color2[79][31]_i_1\ : label is "soft_lutpair41";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \zone_y0__18_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_y0__18_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_y0__37_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_y0__37_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_y0__37_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of zone_y0_carry : label is 35;
  attribute ADDER_THRESHOLD of \zone_y0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_y0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_y0_carry__2\ : label is 35;
begin
  C(0) <= \^c\(0);
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  \y_cnt_reg[6]_0\(3 downto 0) <= \^y_cnt_reg[6]_0\(3 downto 0);
  zone_id(5 downto 0) <= \^zone_id\(5 downto 0);
\max_zone_color1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => x_cnt_reg(10),
      I1 => x_cnt_reg(8),
      I2 => x_cnt_reg(9),
      I3 => x_cnt_reg(7),
      O => \^c\(0)
    );
\max_zone_color1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11014454EEFEBBAB"
    )
        port map (
      I0 => zone_y1,
      I1 => \zone_y0__37_carry__1_n_3\,
      I2 => \zone_y0__18_carry__0_n_5\,
      I3 => y_cnt(9),
      I4 => \zone_y0_carry__1_n_5\,
      I5 => \C__0\(1),
      O => \^zone_id\(0)
    );
\max_zone_color1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888A888A8888888"
    )
        port map (
      I0 => y_cnt(9),
      I1 => \^q\(7),
      I2 => y_cnt(7),
      I3 => \^q\(6),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => zone_y1
    );
\max_zone_color1[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => x_cnt_reg(10),
      I1 => x_cnt_reg(8),
      O => \C__0\(1)
    );
\max_zone_color1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECDF1320"
    )
        port map (
      I0 => A(0),
      I1 => x_cnt_reg(10),
      I2 => x_cnt_reg(8),
      I3 => x_cnt_reg(9),
      I4 => A(1),
      O => \^zone_id\(1)
    );
\max_zone_color1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE80017005FFFA0"
    )
        port map (
      I0 => A(1),
      I1 => x_cnt_reg(8),
      I2 => x_cnt_reg(9),
      I3 => x_cnt_reg(10),
      I4 => A(2),
      I5 => A(0),
      O => \^zone_id\(2)
    );
\max_zone_color1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => zone_id0(3),
      I1 => x_cnt_reg(10),
      I2 => \max_zone_color1[6]_i_4_n_0\,
      I3 => zone_id0(4),
      O => \^zone_id\(3)
    );
\max_zone_color1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03060C03"
    )
        port map (
      I0 => \zone_y0_carry__1_n_4\,
      I1 => \zone_y0_carry__2_n_7\,
      I2 => zone_y1,
      I3 => \max_zone_color1[6]_i_18_n_0\,
      I4 => \zone_y0_carry__1_n_5\,
      O => zone_id0(3)
    );
\max_zone_color1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008600790065009A"
    )
        port map (
      I0 => \zone_y0_carry__1_n_4\,
      I1 => \max_zone_color1[6]_i_18_n_0\,
      I2 => \zone_y0_carry__1_n_5\,
      I3 => zone_y1,
      I4 => \zone_y0_carry__2_n_6\,
      I5 => \zone_y0_carry__2_n_7\,
      O => zone_id0(4)
    );
\max_zone_color1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0F0E180E1870F0"
    )
        port map (
      I0 => x_cnt_reg(10),
      I1 => \max_zone_color1[6]_i_4_n_0\,
      I2 => A(2),
      I3 => A(0),
      I4 => A(1),
      I5 => A(3),
      O => \^zone_id\(4)
    );
\max_zone_color1[6]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => y_cnt(9),
      I1 => \zone_y0__18_carry__0_n_5\,
      I2 => \zone_y0__37_carry__1_n_3\,
      O => \max_zone_color1[6]_i_18_n_0\
    );
\max_zone_color1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F080E10F0F0F0F0"
    )
        port map (
      I0 => x_cnt_reg(10),
      I1 => \max_zone_color1[6]_i_4_n_0\,
      I2 => A(3),
      I3 => A(1),
      I4 => A(0),
      I5 => A(2),
      O => \^zone_id\(5)
    );
\max_zone_color1[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33202000"
    )
        port map (
      I0 => A(0),
      I1 => x_cnt_reg(10),
      I2 => x_cnt_reg(8),
      I3 => x_cnt_reg(9),
      I4 => A(1),
      O => \max_zone_color1[6]_i_4_n_0\
    );
\max_zone_color1[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009AAAAAAA"
    )
        port map (
      I0 => \zone_y0_carry__2_n_6\,
      I1 => \max_zone_color1[6]_i_18_n_0\,
      I2 => \zone_y0_carry__1_n_4\,
      I3 => \zone_y0_carry__1_n_5\,
      I4 => \zone_y0_carry__2_n_7\,
      I5 => zone_y1,
      O => A(3)
    );
\max_zone_color1[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF99A9AAAA"
    )
        port map (
      I0 => \zone_y0_carry__1_n_4\,
      I1 => \zone_y0__37_carry__1_n_3\,
      I2 => \zone_y0__18_carry__0_n_5\,
      I3 => y_cnt(9),
      I4 => \zone_y0_carry__1_n_5\,
      I5 => zone_y1,
      O => A(1)
    );
\max_zone_color1[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAA65"
    )
        port map (
      I0 => \zone_y0_carry__1_n_5\,
      I1 => y_cnt(9),
      I2 => \zone_y0__18_carry__0_n_5\,
      I3 => \zone_y0__37_carry__1_n_3\,
      I4 => zone_y1,
      O => A(0)
    );
\max_zone_color1[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9AAA"
    )
        port map (
      I0 => \zone_y0_carry__2_n_7\,
      I1 => \max_zone_color1[6]_i_18_n_0\,
      I2 => \zone_y0_carry__1_n_5\,
      I3 => \zone_y0_carry__1_n_4\,
      I4 => zone_y1,
      O => A(2)
    );
\o_R2__17_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => \o_R2__17_carry__0\(0),
      I1 => O(0),
      I2 => \o_R2__17_carry__0\(1),
      I3 => O(1),
      O => \y_cnt_reg[8]_1\(0)
    );
\o_R2__17_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \o_R2__17_carry__0\(1),
      I1 => O(1),
      O => \y_cnt_reg[8]_0\(1)
    );
\o_R2__17_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \o_R2__17_carry__0\(0),
      I1 => O(0),
      O => \y_cnt_reg[8]_0\(0)
    );
\o_R2__29_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_cnt(7),
      I1 => \o_R2__29_carry__0_0\(0),
      O => \y_cnt_reg[7]_0\(3)
    );
\o_R2__29_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \o_R2__29_carry__0\(3),
      O => \y_cnt_reg[7]_0\(2)
    );
\o_R2__29_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \o_R2__29_carry__0\(2),
      O => \y_cnt_reg[7]_0\(1)
    );
\o_R2__29_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \o_R2__29_carry__0\(1),
      O => \y_cnt_reg[7]_0\(0)
    );
\o_R2__29_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \o_R2__29_carry__0\(0),
      O => \y_cnt_reg[3]_0\(3)
    );
\o_R2__29_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => O(1),
      O => \y_cnt_reg[3]_0\(2)
    );
\o_R2__29_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => O(0),
      O => \y_cnt_reg[3]_0\(1)
    );
\o_R2__29_carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \y_cnt_reg[3]_0\(0)
    );
\o_R2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \^di\(0)
    );
\o_R2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(6),
      I3 => \^q\(5),
      I4 => \^q\(3),
      I5 => y_cnt(7),
      O => \y_cnt_reg[4]_0\(3)
    );
\o_R2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(6),
      O => \y_cnt_reg[4]_0\(2)
    );
\o_R2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(5),
      O => \y_cnt_reg[4]_0\(1)
    );
\o_R2_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(1),
      O => \y_cnt_reg[4]_0\(0)
    );
\o_R2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \^y_cnt_reg[6]_0\(3)
    );
\o_R2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => y_cnt(9),
      I1 => \^q\(5),
      I2 => y_cnt(7),
      O => \^y_cnt_reg[6]_0\(2)
    );
\o_R2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => y_cnt(9),
      I3 => y_cnt(7),
      O => \y_cnt_reg[8]_2\(3)
    );
\o_R2_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => y_cnt(7),
      I1 => \^q\(5),
      I2 => y_cnt(9),
      I3 => \^q\(7),
      I4 => \^q\(6),
      O => \y_cnt_reg[8]_2\(2)
    );
\o_R2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(7),
      I3 => y_cnt(7),
      I4 => \^q\(5),
      I5 => y_cnt(9),
      O => \y_cnt_reg[8]_2\(1)
    );
\o_R2_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => y_cnt(7),
      I3 => \^q\(6),
      I4 => \^q\(4),
      I5 => \^q\(7),
      O => \y_cnt_reg[8]_2\(0)
    );
\o_R2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_cnt(9),
      O => \y_cnt_reg[9]_0\(1)
    );
\o_R2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => y_cnt(9),
      I1 => y_cnt(7),
      I2 => \^q\(7),
      O => \y_cnt_reg[9]_0\(0)
    );
o_R2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      O => \y_cnt_reg[3]_1\(0)
    );
o_R2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      O => S(2)
    );
o_R2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      O => S(1)
    );
o_R2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => S(0)
    );
\sync_reg1[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \x_cnt[6]_i_2_n_0\,
      I1 => x_cnt_reg(5),
      I2 => x_cnt_reg(6),
      I3 => x_cnt_reg(2),
      I4 => x_cnt_reg(3),
      I5 => x_cnt_reg(4),
      O => p_1_in
    );
\x_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_cnt_reg(0),
      O => p_0_in(0)
    );
\x_cnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF8F"
    )
        port map (
      I0 => s_axis_tuser,
      I1 => s_axis_tvalid,
      I2 => aresetn,
      I3 => s_axis_tlast,
      O => \x_cnt[10]_i_1_n_0\
    );
\x_cnt[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => x_cnt_reg(8),
      I1 => x_cnt_reg(6),
      I2 => \x_cnt[10]_i_3_n_0\,
      I3 => x_cnt_reg(7),
      I4 => x_cnt_reg(9),
      I5 => x_cnt_reg(10),
      O => p_0_in(10)
    );
\x_cnt[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => x_cnt_reg(5),
      I1 => x_cnt_reg(3),
      I2 => x_cnt_reg(1),
      I3 => x_cnt_reg(0),
      I4 => x_cnt_reg(2),
      I5 => x_cnt_reg(4),
      O => \x_cnt[10]_i_3_n_0\
    );
\x_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_cnt_reg(0),
      I1 => x_cnt_reg(1),
      O => p_0_in(1)
    );
\x_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => x_cnt_reg(0),
      I1 => x_cnt_reg(1),
      I2 => x_cnt_reg(2),
      O => p_0_in(2)
    );
\x_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => x_cnt_reg(1),
      I1 => x_cnt_reg(0),
      I2 => x_cnt_reg(2),
      I3 => x_cnt_reg(3),
      O => p_0_in(3)
    );
\x_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => x_cnt_reg(2),
      I1 => x_cnt_reg(0),
      I2 => x_cnt_reg(1),
      I3 => x_cnt_reg(3),
      I4 => x_cnt_reg(4),
      O => p_0_in(4)
    );
\x_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => x_cnt_reg(3),
      I1 => x_cnt_reg(1),
      I2 => x_cnt_reg(0),
      I3 => x_cnt_reg(2),
      I4 => x_cnt_reg(4),
      I5 => x_cnt_reg(5),
      O => p_0_in(5)
    );
\x_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => x_cnt_reg(4),
      I1 => x_cnt_reg(2),
      I2 => \x_cnt[6]_i_2_n_0\,
      I3 => x_cnt_reg(3),
      I4 => x_cnt_reg(5),
      I5 => x_cnt_reg(6),
      O => p_0_in(6)
    );
\x_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => x_cnt_reg(1),
      I1 => x_cnt_reg(0),
      O => \x_cnt[6]_i_2_n_0\
    );
\x_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \x_cnt[10]_i_3_n_0\,
      I1 => x_cnt_reg(6),
      I2 => x_cnt_reg(7),
      O => p_0_in(7)
    );
\x_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => x_cnt_reg(6),
      I1 => \x_cnt[10]_i_3_n_0\,
      I2 => x_cnt_reg(7),
      I3 => x_cnt_reg(8),
      O => p_0_in(8)
    );
\x_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => x_cnt_reg(7),
      I1 => \x_cnt[10]_i_3_n_0\,
      I2 => x_cnt_reg(6),
      I3 => x_cnt_reg(8),
      I4 => x_cnt_reg(9),
      O => p_0_in(9)
    );
\x_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => s_axis_tvalid,
      D => p_0_in(0),
      Q => x_cnt_reg(0),
      R => \x_cnt[10]_i_1_n_0\
    );
\x_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => s_axis_tvalid,
      D => p_0_in(10),
      Q => x_cnt_reg(10),
      R => \x_cnt[10]_i_1_n_0\
    );
\x_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => s_axis_tvalid,
      D => p_0_in(1),
      Q => x_cnt_reg(1),
      R => \x_cnt[10]_i_1_n_0\
    );
\x_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => s_axis_tvalid,
      D => p_0_in(2),
      Q => x_cnt_reg(2),
      R => \x_cnt[10]_i_1_n_0\
    );
\x_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => s_axis_tvalid,
      D => p_0_in(3),
      Q => x_cnt_reg(3),
      R => \x_cnt[10]_i_1_n_0\
    );
\x_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => s_axis_tvalid,
      D => p_0_in(4),
      Q => x_cnt_reg(4),
      R => \x_cnt[10]_i_1_n_0\
    );
\x_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => s_axis_tvalid,
      D => p_0_in(5),
      Q => x_cnt_reg(5),
      R => \x_cnt[10]_i_1_n_0\
    );
\x_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => s_axis_tvalid,
      D => p_0_in(6),
      Q => x_cnt_reg(6),
      R => \x_cnt[10]_i_1_n_0\
    );
\x_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => s_axis_tvalid,
      D => p_0_in(7),
      Q => x_cnt_reg(7),
      R => \x_cnt[10]_i_1_n_0\
    );
\x_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => s_axis_tvalid,
      D => p_0_in(8),
      Q => x_cnt_reg(8),
      R => \x_cnt[10]_i_1_n_0\
    );
\x_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => s_axis_tvalid,
      D => p_0_in(9),
      Q => x_cnt_reg(9),
      R => \x_cnt[10]_i_1_n_0\
    );
\y_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFDF"
    )
        port map (
      I0 => y_cnt(7),
      I1 => \^q\(7),
      I2 => y_cnt(9),
      I3 => \y_cnt[9]_i_2_n_0\,
      I4 => \y_cnt[9]_i_3_n_0\,
      I5 => \^q\(0),
      O => y_cnt_0(0)
    );
\y_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FEFE00"
    )
        port map (
      I0 => \y_cnt[2]_i_2_n_0\,
      I1 => \y_cnt[9]_i_2_n_0\,
      I2 => \y_cnt[9]_i_3_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => y_cnt_0(1)
    );
\y_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFE00FE00FE00"
    )
        port map (
      I0 => \y_cnt[2]_i_2_n_0\,
      I1 => \y_cnt[9]_i_2_n_0\,
      I2 => \y_cnt[9]_i_3_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => y_cnt_0(2)
    );
\y_cnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => y_cnt(7),
      I1 => \^q\(7),
      I2 => y_cnt(9),
      O => \y_cnt[2]_i_2_n_0\
    );
\y_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000000"
    )
        port map (
      I0 => y_cnt(7),
      I1 => \^q\(7),
      I2 => y_cnt(9),
      I3 => \y_cnt[9]_i_2_n_0\,
      I4 => \y_cnt[9]_i_3_n_0\,
      I5 => data0(3),
      O => y_cnt_0(3)
    );
\y_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => data0(3)
    );
\y_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000000"
    )
        port map (
      I0 => y_cnt(7),
      I1 => \^q\(7),
      I2 => y_cnt(9),
      I3 => \y_cnt[9]_i_2_n_0\,
      I4 => \y_cnt[9]_i_3_n_0\,
      I5 => data0(4),
      O => y_cnt_0(4)
    );
\y_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => data0(4)
    );
\y_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000000"
    )
        port map (
      I0 => y_cnt(7),
      I1 => \^q\(7),
      I2 => y_cnt(9),
      I3 => \y_cnt[9]_i_2_n_0\,
      I4 => \y_cnt[9]_i_3_n_0\,
      I5 => data0(5),
      O => y_cnt_0(5)
    );
\y_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => data0(5)
    );
\y_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000000"
    )
        port map (
      I0 => y_cnt(7),
      I1 => \^q\(7),
      I2 => y_cnt(9),
      I3 => \y_cnt[9]_i_2_n_0\,
      I4 => \y_cnt[9]_i_3_n_0\,
      I5 => data0(6),
      O => y_cnt_0(6)
    );
\y_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \y_cnt[6]_i_3_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => data0(6)
    );
\y_cnt[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \y_cnt[6]_i_3_n_0\
    );
\y_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000000"
    )
        port map (
      I0 => y_cnt(7),
      I1 => \^q\(7),
      I2 => y_cnt(9),
      I3 => \y_cnt[9]_i_2_n_0\,
      I4 => \y_cnt[9]_i_3_n_0\,
      I5 => data0(7),
      O => y_cnt_0(7)
    );
\y_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \y_cnt[9]_i_5_n_0\,
      I1 => \^q\(6),
      I2 => y_cnt(7),
      O => data0(7)
    );
\y_cnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000000"
    )
        port map (
      I0 => y_cnt(7),
      I1 => \^q\(7),
      I2 => y_cnt(9),
      I3 => \y_cnt[9]_i_2_n_0\,
      I4 => \y_cnt[9]_i_3_n_0\,
      I5 => data0(8),
      O => y_cnt_0(8)
    );
\y_cnt[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \y_cnt[9]_i_5_n_0\,
      I2 => y_cnt(7),
      I3 => \^q\(7),
      O => data0(8)
    );
\y_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000000"
    )
        port map (
      I0 => y_cnt(7),
      I1 => \^q\(7),
      I2 => y_cnt(9),
      I3 => \y_cnt[9]_i_2_n_0\,
      I4 => \y_cnt[9]_i_3_n_0\,
      I5 => data0(9),
      O => y_cnt_0(9)
    );
\y_cnt[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEFEF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => y_cnt(7),
      O => \y_cnt[9]_i_2_n_0\
    );
\y_cnt[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7F7F7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(5),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \y_cnt[9]_i_3_n_0\
    );
\y_cnt[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => y_cnt(7),
      I1 => \y_cnt[9]_i_5_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => y_cnt(9),
      O => data0(9)
    );
\y_cnt[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \y_cnt[9]_i_5_n_0\
    );
\y_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \y_cnt_reg[0]_1\(0),
      D => y_cnt_0(0),
      Q => \^q\(0),
      R => \y_cnt_reg[0]_0\
    );
\y_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \y_cnt_reg[0]_1\(0),
      D => y_cnt_0(1),
      Q => \^q\(1),
      R => \y_cnt_reg[0]_0\
    );
\y_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \y_cnt_reg[0]_1\(0),
      D => y_cnt_0(2),
      Q => \^q\(2),
      R => \y_cnt_reg[0]_0\
    );
\y_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \y_cnt_reg[0]_1\(0),
      D => y_cnt_0(3),
      Q => \^q\(3),
      R => \y_cnt_reg[0]_0\
    );
\y_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \y_cnt_reg[0]_1\(0),
      D => y_cnt_0(4),
      Q => \^q\(4),
      R => \y_cnt_reg[0]_0\
    );
\y_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \y_cnt_reg[0]_1\(0),
      D => y_cnt_0(5),
      Q => \^q\(5),
      R => \y_cnt_reg[0]_0\
    );
\y_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \y_cnt_reg[0]_1\(0),
      D => y_cnt_0(6),
      Q => \^q\(6),
      R => \y_cnt_reg[0]_0\
    );
\y_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \y_cnt_reg[0]_1\(0),
      D => y_cnt_0(7),
      Q => y_cnt(7),
      R => \y_cnt_reg[0]_0\
    );
\y_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \y_cnt_reg[0]_1\(0),
      D => y_cnt_0(8),
      Q => \^q\(7),
      R => \y_cnt_reg[0]_0\
    );
\y_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \y_cnt_reg[0]_1\(0),
      D => y_cnt_0(9),
      Q => y_cnt(9),
      R => \y_cnt_reg[0]_0\
    );
\zone_count_color1[0][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[0]_84\,
      I2 => is_color1,
      O => s_axis_tvalid_119(0)
    );
\zone_count_color1[0][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^zone_id\(5),
      I1 => \^zone_id\(3),
      I2 => \^zone_id\(4),
      I3 => \zone_count_color1[0][31]_i_3_n_0\,
      I4 => \^zone_id\(2),
      I5 => \^zone_id\(1),
      O => \U_hand_signal/zone_count_color1_reg[0]_84\
    );
\zone_count_color1[0][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^zone_id\(0),
      I1 => \^c\(0),
      O => \zone_count_color1[0][31]_i_3_n_0\
    );
\zone_count_color1[10][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[2][31]_i_2_n_0\,
      I2 => \^zone_id\(2),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[8][31]_i_3_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_52(0)
    );
\zone_count_color1[11][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \zone_count_color1[11][31]_i_2_n_0\,
      I3 => \^zone_id\(3),
      I4 => \^zone_id\(1),
      I5 => is_color1,
      O => s_axis_tvalid_70(0)
    );
\zone_count_color1[11][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^zone_id\(2),
      I1 => \^zone_id\(0),
      O => \zone_count_color1[11][31]_i_2_n_0\
    );
\zone_count_color1[12][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[4][31]_i_2_n_0\,
      I2 => \^zone_id\(2),
      I3 => \^c\(0),
      I4 => \zone_count_color1[9][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_60(0)
    );
\zone_count_color1[13][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(2),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[9][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_72(0)
    );
\zone_count_color1[14][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[4][31]_i_2_n_0\,
      I2 => \^zone_id\(2),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[8][31]_i_3_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_58(0)
    );
\zone_count_color1[15][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[15][31]_i_2_n_0\,
      I2 => \^zone_id\(0),
      I3 => \^c\(0),
      I4 => \zone_count_color1[15][31]_i_3_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_120(0)
    );
\zone_count_color1[15][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^zone_id\(4),
      I1 => \^zone_id\(3),
      I2 => \^zone_id\(5),
      O => \zone_count_color1[15][31]_i_2_n_0\
    );
\zone_count_color1[15][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^zone_id\(1),
      I1 => \^zone_id\(2),
      O => \zone_count_color1[15][31]_i_3_n_0\
    );
\zone_count_color1[16][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[16][31]_i_2_n_0\,
      I2 => \^zone_id\(3),
      I3 => \zone_count_color1[16][31]_i_3_n_0\,
      I4 => \zone_count_color1[16][31]_i_4_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_4(0)
    );
\zone_count_color1[16][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^zone_id\(4),
      I1 => \^zone_id\(5),
      O => \zone_count_color1[16][31]_i_2_n_0\
    );
\zone_count_color1[16][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^zone_id\(1),
      I1 => \^zone_id\(0),
      O => \zone_count_color1[16][31]_i_3_n_0\
    );
\zone_count_color1[16][31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^c\(0),
      I1 => \^zone_id\(2),
      O => \zone_count_color1[16][31]_i_4_n_0\
    );
\zone_count_color1[17][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(3),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[17][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_74(0)
    );
\zone_count_color1[17][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^zone_id\(0),
      I1 => \^zone_id\(2),
      O => \zone_count_color1[17][31]_i_2_n_0\
    );
\zone_count_color1[18][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[2][31]_i_2_n_0\,
      I2 => \^zone_id\(3),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[16][31]_i_4_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_50(0)
    );
\zone_count_color1[19][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \zone_count_color1[19][31]_i_2_n_0\,
      I3 => \^zone_id\(2),
      I4 => \^zone_id\(1),
      I5 => is_color1,
      O => s_axis_tvalid_76(0)
    );
\zone_count_color1[19][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^zone_id\(3),
      I1 => \^zone_id\(0),
      O => \zone_count_color1[19][31]_i_2_n_0\
    );
\zone_count_color1[1][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(1),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_10(0)
    );
\zone_count_color1[1][31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^c\(0),
      I1 => \^zone_id\(5),
      I2 => \^zone_id\(4),
      O => \zone_count_color1[1][31]_i_4_n_0\
    );
\zone_count_color1[1][31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^zone_id\(3),
      I1 => \^zone_id\(2),
      O => \zone_count_color1[1][31]_i_5_n_0\
    );
\zone_count_color1[20][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[4][31]_i_2_n_0\,
      I2 => \^zone_id\(3),
      I3 => \^c\(0),
      I4 => \zone_count_color1[17][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_56(0)
    );
\zone_count_color1[21][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(3),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[17][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_78(0)
    );
\zone_count_color1[22][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[4][31]_i_2_n_0\,
      I2 => \^zone_id\(3),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[16][31]_i_4_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_54(0)
    );
\zone_count_color1[23][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[23]_86\,
      I2 => is_color1,
      O => s_axis_tvalid_121(0)
    );
\zone_count_color1[23][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^zone_id\(5),
      I1 => \^zone_id\(2),
      I2 => \^zone_id\(4),
      I3 => \zone_count_color1[23][31]_i_3_n_0\,
      I4 => \^zone_id\(1),
      I5 => \^zone_id\(3),
      O => \U_hand_signal/zone_count_color1_reg[23]_86\
    );
\zone_count_color1[23][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^zone_id\(0),
      I1 => \^c\(0),
      O => \zone_count_color1[23][31]_i_3_n_0\
    );
\zone_count_color1[24][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[8][31]_i_2_n_0\,
      I2 => \zone_count_color1[24][31]_i_2_n_0\,
      I3 => \^zone_id\(0),
      I4 => \^c\(0),
      I5 => is_color1,
      O => s_axis_tvalid_66(0)
    );
\zone_count_color1[24][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^zone_id\(3),
      I1 => \^zone_id\(1),
      O => \zone_count_color1[24][31]_i_2_n_0\
    );
\zone_count_color1[25][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(3),
      I3 => \^zone_id\(2),
      I4 => \zone_count_color1[16][31]_i_3_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_0(0)
    );
\zone_count_color1[26][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[8][31]_i_2_n_0\,
      I2 => \zone_count_color1[19][31]_i_2_n_0\,
      I3 => \^zone_id\(1),
      I4 => \^c\(0),
      I5 => is_color1,
      O => s_axis_tvalid_64(0)
    );
\zone_count_color1[27][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[27]_87\,
      I2 => is_color1,
      O => s_axis_tvalid_122(0)
    );
\zone_count_color1[27][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^zone_id\(5),
      I1 => \^zone_id\(1),
      I2 => \^zone_id\(4),
      I3 => \zone_count_color1[27][31]_i_3_n_0\,
      I4 => \^zone_id\(2),
      I5 => \^zone_id\(3),
      O => \U_hand_signal/zone_count_color1_reg[27]_87\
    );
\zone_count_color1[27][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^zone_id\(0),
      I1 => \^c\(0),
      O => \zone_count_color1[27][31]_i_3_n_0\
    );
\zone_count_color1[28][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[8][31]_i_2_n_0\,
      I2 => \zone_count_color1[28][31]_i_2_n_0\,
      I3 => \^zone_id\(0),
      I4 => \^c\(0),
      I5 => is_color1,
      O => s_axis_tvalid_62(0)
    );
\zone_count_color1[28][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^zone_id\(3),
      I1 => \^zone_id\(1),
      O => \zone_count_color1[28][31]_i_2_n_0\
    );
\zone_count_color1[29][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[29][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \zone_count_color1[29][31]_i_3_n_0\,
      I4 => \zone_count_color1[29][31]_i_4_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_110(0)
    );
\zone_count_color1[29][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^zone_id\(5),
      I1 => \^zone_id\(0),
      O => \zone_count_color1[29][31]_i_2_n_0\
    );
\zone_count_color1[29][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^zone_id\(2),
      I1 => \^c\(0),
      O => \zone_count_color1[29][31]_i_3_n_0\
    );
\zone_count_color1[29][31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^zone_id\(1),
      I1 => \^zone_id\(3),
      O => \zone_count_color1[29][31]_i_4_n_0\
    );
\zone_count_color1[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[2][31]_i_2_n_0\,
      I2 => \^zone_id\(1),
      I3 => \^c\(0),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_40(0)
    );
\zone_count_color1[2][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^zone_id\(0),
      I1 => \^zone_id\(5),
      I2 => \^zone_id\(4),
      O => \zone_count_color1[2][31]_i_2_n_0\
    );
\zone_count_color1[30][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[30][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \zone_count_color1[11][31]_i_2_n_0\,
      I4 => \zone_count_color1[29][31]_i_4_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_123(0)
    );
\zone_count_color1[30][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^zone_id\(5),
      I1 => \^c\(0),
      O => \zone_count_color1[30][31]_i_2_n_0\
    );
\zone_count_color1[31][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[31]_88\,
      I2 => is_color1,
      O => s_axis_tvalid_124(0)
    );
\zone_count_color1[31][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^zone_id\(5),
      I1 => \^zone_id\(3),
      I2 => \^zone_id\(4),
      I3 => \zone_count_color1[31][31]_i_3_n_0\,
      I4 => \^zone_id\(1),
      I5 => \^zone_id\(2),
      O => \U_hand_signal/zone_count_color1_reg[31]_88\
    );
\zone_count_color1[31][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^zone_id\(0),
      I1 => \^c\(0),
      O => \zone_count_color1[31][31]_i_3_n_0\
    );
\zone_count_color1[32][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^c\(0),
      I2 => \^zone_id\(5),
      I3 => \^zone_id\(4),
      I4 => \zone_count_color1[32][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_8(0)
    );
\zone_count_color1[32][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^zone_id\(2),
      I1 => \^zone_id\(3),
      I2 => \^zone_id\(0),
      I3 => \^zone_id\(1),
      O => \zone_count_color1[32][31]_i_2_n_0\
    );
\zone_count_color1[33][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(0),
      I2 => \^zone_id\(5),
      I3 => \^c\(0),
      I4 => \zone_count_color1[33][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_32(0)
    );
\zone_count_color1[33][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^zone_id\(2),
      I1 => \^zone_id\(3),
      I2 => \^zone_id\(1),
      I3 => \^zone_id\(4),
      O => \zone_count_color1[33][31]_i_2_n_0\
    );
\zone_count_color1[34][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^c\(0),
      I2 => \^zone_id\(5),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[33][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_30(0)
    );
\zone_count_color1[35][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[35][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_28(0)
    );
\zone_count_color1[35][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^c\(0),
      I1 => \^zone_id\(5),
      I2 => \^zone_id\(1),
      O => \zone_count_color1[35][31]_i_2_n_0\
    );
\zone_count_color1[36][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(0),
      I2 => \^zone_id\(5),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[36][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_46(0)
    );
\zone_count_color1[36][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^zone_id\(2),
      I1 => \^zone_id\(3),
      I2 => \^c\(0),
      I3 => \^zone_id\(4),
      O => \zone_count_color1[36][31]_i_2_n_0\
    );
\zone_count_color1[37][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[37][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_24(0)
    );
\zone_count_color1[37][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^c\(0),
      I1 => \^zone_id\(5),
      I2 => \^zone_id\(0),
      O => \zone_count_color1[37][31]_i_2_n_0\
    );
\zone_count_color1[38][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^c\(0),
      I2 => \^zone_id\(5),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[38][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_26(0)
    );
\zone_count_color1[38][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^zone_id\(2),
      I1 => \^zone_id\(3),
      I2 => \^zone_id\(0),
      I3 => \^zone_id\(4),
      O => \zone_count_color1[38][31]_i_2_n_0\
    );
\zone_count_color1[39][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[39]_89\,
      I2 => is_color1,
      O => s_axis_tvalid_125(0)
    );
\zone_count_color1[39][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^zone_id\(5),
      I1 => \^zone_id\(3),
      I2 => \^zone_id\(2),
      I3 => \^zone_id\(0),
      I4 => \^c\(0),
      I5 => \zone_count_color1[39][31]_i_3_n_0\,
      O => \U_hand_signal/zone_count_color1_reg[39]_89\
    );
\zone_count_color1[39][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBB33333377FFFFF"
    )
        port map (
      I0 => x_cnt_reg(10),
      I1 => \^zone_id\(1),
      I2 => \max_zone_color1[6]_i_4_n_0\,
      I3 => zone_id0(3),
      I4 => zone_id0(4),
      I5 => zone_id0(5),
      O => \zone_count_color1[39][31]_i_3_n_0\
    );
\zone_count_color1[39][31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0113010120203220"
    )
        port map (
      I0 => \zone_y0_carry__2_n_6\,
      I1 => zone_y1,
      I2 => \zone_y0_carry__1_n_4\,
      I3 => \zone_y0_carry__1_n_5\,
      I4 => \max_zone_color1[6]_i_18_n_0\,
      I5 => \zone_y0_carry__2_n_7\,
      O => zone_id0(5)
    );
\zone_count_color1[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(0),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_38(0)
    );
\zone_count_color1[40][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[40][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[8][31]_i_3_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_82(0)
    );
\zone_count_color1[40][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^zone_id\(2),
      I1 => \^zone_id\(5),
      I2 => \^zone_id\(0),
      O => \zone_count_color1[40][31]_i_2_n_0\
    );
\zone_count_color1[41][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[35][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(2),
      I4 => \zone_count_color1[9][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_98(0)
    );
\zone_count_color1[42][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[42][31]_i_2_n_0\,
      I2 => \^zone_id\(2),
      I3 => \zone_count_color1[42][31]_i_3_n_0\,
      I4 => \zone_count_color1[8][31]_i_3_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_84(0)
    );
\zone_count_color1[42][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^zone_id\(5),
      I1 => \^zone_id\(1),
      O => \zone_count_color1[42][31]_i_2_n_0\
    );
\zone_count_color1[42][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^zone_id\(4),
      I1 => \^zone_id\(0),
      O => \zone_count_color1[42][31]_i_3_n_0\
    );
\zone_count_color1[43][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[43]_90\,
      I2 => is_color1,
      O => s_axis_tvalid_126(0)
    );
\zone_count_color1[43][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^zone_id\(5),
      I1 => \^zone_id\(3),
      I2 => \^zone_id\(1),
      I3 => \zone_count_color1[43][31]_i_3_n_0\,
      I4 => \^zone_id\(2),
      I5 => \^zone_id\(4),
      O => \U_hand_signal/zone_count_color1_reg[43]_90\
    );
\zone_count_color1[43][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^zone_id\(0),
      I1 => \^c\(0),
      O => \zone_count_color1[43][31]_i_3_n_0\
    );
\zone_count_color1[44][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[40][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[8][31]_i_3_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_86(0)
    );
\zone_count_color1[45][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[45]_81\,
      I2 => is_color1,
      O => s_axis_tvalid_108(0)
    );
\zone_count_color1[45][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^zone_id\(5),
      I1 => \^zone_id\(3),
      I2 => \^zone_id\(0),
      I3 => \^zone_id\(2),
      I4 => \^c\(0),
      I5 => \zone_count_color1[39][31]_i_3_n_0\,
      O => \U_hand_signal/zone_count_color1_reg[45]_81\
    );
\zone_count_color1[46][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[46]_91\,
      I2 => is_color1,
      O => s_axis_tvalid_127(0)
    );
\zone_count_color1[46][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^zone_id\(5),
      I1 => \^zone_id\(3),
      I2 => \^c\(0),
      I3 => \^zone_id\(0),
      I4 => \^zone_id\(2),
      I5 => \zone_count_color1[39][31]_i_3_n_0\,
      O => \U_hand_signal/zone_count_color1_reg[46]_91\
    );
\zone_count_color1[47][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[47]_92\,
      I2 => is_color1,
      O => s_axis_tvalid_128(0)
    );
\zone_count_color1[47][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \zone_count_color1[47][31]_i_3_n_0\,
      I1 => \^zone_id\(3),
      I2 => \^zone_id\(0),
      I3 => \^c\(0),
      I4 => \^zone_id\(1),
      I5 => \^zone_id\(2),
      O => \U_hand_signal/zone_count_color1_reg[47]_92\
    );
\zone_count_color1[47][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFCCFDFFCECDFFF"
    )
        port map (
      I0 => x_cnt_reg(10),
      I1 => A(3),
      I2 => A(1),
      I3 => A(0),
      I4 => A(2),
      I5 => \max_zone_color1[6]_i_4_n_0\,
      O => \zone_count_color1[47][31]_i_3_n_0\
    );
\zone_count_color1[48][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[48][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[16][31]_i_4_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_100(0)
    );
\zone_count_color1[48][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^zone_id\(3),
      I1 => \^zone_id\(5),
      I2 => \^zone_id\(0),
      O => \zone_count_color1[48][31]_i_2_n_0\
    );
\zone_count_color1[49][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[35][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(3),
      I4 => \zone_count_color1[17][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_106(0)
    );
\zone_count_color1[4][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[4][31]_i_2_n_0\,
      I2 => \^c\(0),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_42(0)
    );
\zone_count_color1[4][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^zone_id\(1),
      I1 => \^zone_id\(5),
      I2 => \^zone_id\(4),
      O => \zone_count_color1[4][31]_i_2_n_0\
    );
\zone_count_color1[50][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[50][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[16][31]_i_4_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_102(0)
    );
\zone_count_color1[50][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^zone_id\(3),
      I1 => \^zone_id\(5),
      I2 => \^zone_id\(1),
      O => \zone_count_color1[50][31]_i_2_n_0\
    );
\zone_count_color1[51][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[51]_93\,
      I2 => is_color1,
      O => s_axis_tvalid_129(0)
    );
\zone_count_color1[51][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^zone_id\(5),
      I1 => \^zone_id\(1),
      I2 => \^zone_id\(2),
      I3 => \zone_count_color1[51][31]_i_3_n_0\,
      I4 => \^zone_id\(3),
      I5 => \^zone_id\(4),
      O => \U_hand_signal/zone_count_color1_reg[51]_93\
    );
\zone_count_color1[51][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^zone_id\(0),
      I1 => \^c\(0),
      O => \zone_count_color1[51][31]_i_3_n_0\
    );
\zone_count_color1[52][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[48][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[16][31]_i_4_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_104(0)
    );
\zone_count_color1[53][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[53]_83\,
      I2 => is_color1,
      O => s_axis_tvalid_118(0)
    );
\zone_count_color1[53][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^zone_id\(5),
      I1 => \^zone_id\(0),
      I2 => \^zone_id\(2),
      I3 => \^zone_id\(3),
      I4 => \^c\(0),
      I5 => \zone_count_color1[39][31]_i_3_n_0\,
      O => \U_hand_signal/zone_count_color1_reg[53]_83\
    );
\zone_count_color1[54][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[54]_94\,
      I2 => is_color1,
      O => s_axis_tvalid_130(0)
    );
\zone_count_color1[54][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^zone_id\(5),
      I1 => \^c\(0),
      I2 => \^zone_id\(2),
      I3 => \^zone_id\(0),
      I4 => \^zone_id\(3),
      I5 => \zone_count_color1[39][31]_i_3_n_0\,
      O => \U_hand_signal/zone_count_color1_reg[54]_94\
    );
\zone_count_color1[55][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[55]_95\,
      I2 => is_color1,
      O => s_axis_tvalid_131(0)
    );
\zone_count_color1[55][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \zone_count_color1[47][31]_i_3_n_0\,
      I1 => \^zone_id\(2),
      I2 => \^zone_id\(0),
      I3 => \^c\(0),
      I4 => \^zone_id\(1),
      I5 => \^zone_id\(3),
      O => \U_hand_signal/zone_count_color1_reg[55]_95\
    );
\zone_count_color1[56][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[50][31]_i_2_n_0\,
      I2 => \zone_count_color1[56][31]_i_2_n_0\,
      I3 => \^c\(0),
      I4 => \^zone_id\(0),
      I5 => is_color1,
      O => s_axis_tvalid_112(0)
    );
\zone_count_color1[56][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^zone_id\(4),
      I1 => \^zone_id\(2),
      O => \zone_count_color1[56][31]_i_2_n_0\
    );
\zone_count_color1[57][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[29][31]_i_2_n_0\,
      I2 => \^zone_id\(1),
      I3 => \zone_count_color1[57][31]_i_2_n_0\,
      I4 => \zone_count_color1[56][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_116(0)
    );
\zone_count_color1[57][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^zone_id\(3),
      I1 => \^c\(0),
      O => \zone_count_color1[57][31]_i_2_n_0\
    );
\zone_count_color1[58][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[30][31]_i_2_n_0\,
      I2 => \^zone_id\(1),
      I3 => \zone_count_color1[19][31]_i_2_n_0\,
      I4 => \zone_count_color1[56][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_132(0)
    );
\zone_count_color1[59][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[59]_96\,
      I2 => is_color1,
      O => s_axis_tvalid_133(0)
    );
\zone_count_color1[59][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \zone_count_color1[47][31]_i_3_n_0\,
      I1 => \^zone_id\(1),
      I2 => \^zone_id\(0),
      I3 => \^c\(0),
      I4 => \^zone_id\(2),
      I5 => \^zone_id\(3),
      O => \U_hand_signal/zone_count_color1_reg[59]_96\
    );
\zone_count_color1[5][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(1),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_36(0)
    );
\zone_count_color1[60][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[60]_97\,
      I2 => is_color1,
      O => s_axis_tvalid_134(0)
    );
\zone_count_color1[60][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \^zone_id\(5),
      I1 => \^c\(0),
      I2 => \^zone_id\(0),
      I3 => \^zone_id\(2),
      I4 => \^zone_id\(3),
      I5 => \zone_count_color1[39][31]_i_3_n_0\,
      O => \U_hand_signal/zone_count_color1_reg[60]_97\
    );
\zone_count_color1[61][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[61]_82\,
      I2 => is_color1,
      O => s_axis_tvalid_114(0)
    );
\zone_count_color1[61][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \zone_count_color1[47][31]_i_3_n_0\,
      I1 => \^zone_id\(0),
      I2 => \^zone_id\(3),
      I3 => \^c\(0),
      I4 => \^zone_id\(1),
      I5 => \^zone_id\(2),
      O => \U_hand_signal/zone_count_color1_reg[61]_82\
    );
\zone_count_color1[62][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[62]_98\,
      I2 => is_color1,
      O => s_axis_tvalid_135(0)
    );
\zone_count_color1[62][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \zone_count_color1[47][31]_i_3_n_0\,
      I1 => \^c\(0),
      I2 => \^zone_id\(0),
      I3 => \^zone_id\(3),
      I4 => \^zone_id\(1),
      I5 => \^zone_id\(2),
      O => \U_hand_signal/zone_count_color1_reg[62]_98\
    );
\zone_count_color1[63][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[63]_99\,
      I2 => is_color1,
      O => s_axis_tvalid_136(0)
    );
\zone_count_color1[63][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^zone_id\(3),
      I1 => \^zone_id\(4),
      I2 => \^zone_id\(5),
      I3 => \zone_count_color1[63][31]_i_3_n_0\,
      I4 => \^zone_id\(1),
      I5 => \^zone_id\(2),
      O => \U_hand_signal/zone_count_color1_reg[63]_99\
    );
\zone_count_color1[63][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^zone_id\(0),
      I1 => \^c\(0),
      O => \zone_count_color1[63][31]_i_3_n_0\
    );
\zone_count_color1[64][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(4),
      I2 => \^c\(0),
      I3 => \^zone_id\(5),
      I4 => \zone_count_color1[32][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_6(0)
    );
\zone_count_color1[65][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(4),
      I2 => \^zone_id\(0),
      I3 => \^c\(0),
      I4 => \zone_count_color1[65][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_22(0)
    );
\zone_count_color1[65][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^zone_id\(2),
      I1 => \^zone_id\(3),
      I2 => \^zone_id\(1),
      I3 => \^zone_id\(5),
      O => \zone_count_color1[65][31]_i_2_n_0\
    );
\zone_count_color1[66][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(4),
      I2 => \^c\(0),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[65][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_20(0)
    );
\zone_count_color1[67][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(4),
      I2 => \^zone_id\(1),
      I3 => \^c\(0),
      I4 => \zone_count_color1[67][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_18(0)
    );
\zone_count_color1[67][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^zone_id\(2),
      I1 => \^zone_id\(3),
      I2 => \^zone_id\(0),
      I3 => \^zone_id\(5),
      O => \zone_count_color1[67][31]_i_2_n_0\
    );
\zone_count_color1[68][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(4),
      I2 => \^zone_id\(0),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[68][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_48(0)
    );
\zone_count_color1[68][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^zone_id\(2),
      I1 => \^zone_id\(3),
      I2 => \^c\(0),
      I3 => \^zone_id\(5),
      O => \zone_count_color1[68][31]_i_2_n_0\
    );
\zone_count_color1[69][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[69][31]_i_2_n_0\,
      I2 => \^zone_id\(5),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_14(0)
    );
\zone_count_color1[69][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^c\(0),
      I1 => \^zone_id\(0),
      I2 => \^zone_id\(4),
      O => \zone_count_color1[69][31]_i_2_n_0\
    );
\zone_count_color1[6][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[2][31]_i_2_n_0\,
      I2 => \^zone_id\(1),
      I3 => \^c\(0),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_44(0)
    );
\zone_count_color1[70][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(4),
      I2 => \^c\(0),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[67][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_16(0)
    );
\zone_count_color1[71][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[71]_80\,
      I2 => is_color1,
      O => s_axis_tvalid_12(0)
    );
\zone_count_color1[71][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^zone_id\(2),
      I1 => \^zone_id\(3),
      I2 => \^zone_id\(4),
      I3 => \zone_count_color1[71][31]_i_3_n_0\,
      I4 => \^zone_id\(1),
      I5 => \^zone_id\(5),
      O => \U_hand_signal/zone_count_color1_reg[71]_80\
    );
\zone_count_color1[71][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^zone_id\(0),
      I1 => \^c\(0),
      O => \zone_count_color1[71][31]_i_3_n_0\
    );
\zone_count_color1[72][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[72][31]_i_2_n_0\,
      I2 => \^zone_id\(5),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[8][31]_i_3_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_88(0)
    );
\zone_count_color1[72][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^zone_id\(2),
      I1 => \^zone_id\(0),
      I2 => \^zone_id\(4),
      O => \zone_count_color1[72][31]_i_2_n_0\
    );
\zone_count_color1[73][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[73][31]_i_2_n_0\,
      I2 => \^zone_id\(5),
      I3 => \^zone_id\(2),
      I4 => \zone_count_color1[9][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_96(0)
    );
\zone_count_color1[73][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^c\(0),
      I1 => \^zone_id\(1),
      I2 => \^zone_id\(4),
      O => \zone_count_color1[73][31]_i_2_n_0\
    );
\zone_count_color1[74][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(4),
      I2 => \^zone_id\(1),
      I3 => \^zone_id\(2),
      I4 => \zone_count_color1[74][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_90(0)
    );
\zone_count_color1[74][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^c\(0),
      I1 => \^zone_id\(3),
      I2 => \^zone_id\(0),
      I3 => \^zone_id\(5),
      O => \zone_count_color1[74][31]_i_2_n_0\
    );
\zone_count_color1[75][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[75]_85\,
      I2 => is_color1,
      O => s_axis_tvalid_137(0)
    );
\zone_count_color1[75][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^zone_id\(1),
      I1 => \^zone_id\(3),
      I2 => \^zone_id\(4),
      I3 => \zone_count_color1[75][31]_i_3_n_0\,
      I4 => \^zone_id\(2),
      I5 => \^zone_id\(5),
      O => \U_hand_signal/zone_count_color1_reg[75]_85\
    );
\zone_count_color1[75][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^zone_id\(0),
      I1 => \^c\(0),
      O => \zone_count_color1[75][31]_i_3_n_0\
    );
\zone_count_color1[76][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[72][31]_i_2_n_0\,
      I2 => \^zone_id\(5),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[8][31]_i_3_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_92(0)
    );
\zone_count_color1[77][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[9][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \zone_count_color1[29][31]_i_3_n_0\,
      I4 => \zone_count_color1[77][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_94(0)
    );
\zone_count_color1[77][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^zone_id\(5),
      I1 => \^zone_id\(1),
      O => \zone_count_color1[77][31]_i_2_n_0\
    );
\zone_count_color1[78][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[8][31]_i_3_n_0\,
      I2 => \^zone_id\(4),
      I3 => \zone_count_color1[11][31]_i_2_n_0\,
      I4 => \zone_count_color1[77][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_80(0)
    );
\zone_count_color1[79][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[79]_100\,
      I2 => is_color1,
      O => s_axis_tvalid_138(0)
    );
\zone_count_color1[79][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^zone_id\(3),
      I1 => \^zone_id\(5),
      I2 => \^zone_id\(4),
      I3 => \zone_count_color1[79][31]_i_3_n_0\,
      I4 => \^zone_id\(1),
      I5 => \^zone_id\(2),
      O => \U_hand_signal/zone_count_color1_reg[79]_100\
    );
\zone_count_color1[79][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^zone_id\(0),
      I1 => \^c\(0),
      O => \zone_count_color1[79][31]_i_3_n_0\
    );
\zone_count_color1[7][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(1),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_34(0)
    );
\zone_count_color1[8][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[8][31]_i_2_n_0\,
      I2 => \^zone_id\(1),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[8][31]_i_3_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_2(0)
    );
\zone_count_color1[8][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^zone_id\(2),
      I1 => \^zone_id\(5),
      I2 => \^zone_id\(4),
      O => \zone_count_color1[8][31]_i_2_n_0\
    );
\zone_count_color1[8][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^zone_id\(3),
      I1 => \^c\(0),
      O => \zone_count_color1[8][31]_i_3_n_0\
    );
\zone_count_color1[9][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(2),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[9][31]_i_2_n_0\,
      I5 => is_color1,
      O => s_axis_tvalid_68(0)
    );
\zone_count_color1[9][31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^zone_id\(3),
      I1 => \^zone_id\(0),
      O => \zone_count_color1[9][31]_i_2_n_0\
    );
\zone_count_color2[0][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[0]_84\,
      I2 => is_color2,
      O => s_axis_tvalid_139(0)
    );
\zone_count_color2[10][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[2][31]_i_2_n_0\,
      I2 => \^zone_id\(2),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[8][31]_i_3_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_51(0)
    );
\zone_count_color2[11][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \zone_count_color1[11][31]_i_2_n_0\,
      I3 => \^zone_id\(3),
      I4 => \^zone_id\(1),
      I5 => is_color2,
      O => s_axis_tvalid_69(0)
    );
\zone_count_color2[12][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[4][31]_i_2_n_0\,
      I2 => \^zone_id\(2),
      I3 => \^c\(0),
      I4 => \zone_count_color1[9][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_59(0)
    );
\zone_count_color2[13][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(2),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[9][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_71(0)
    );
\zone_count_color2[14][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[4][31]_i_2_n_0\,
      I2 => \^zone_id\(2),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[8][31]_i_3_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_57(0)
    );
\zone_count_color2[15][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[15][31]_i_2_n_0\,
      I2 => \^zone_id\(0),
      I3 => \^c\(0),
      I4 => \zone_count_color1[15][31]_i_3_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_140(0)
    );
\zone_count_color2[16][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[16][31]_i_2_n_0\,
      I2 => \^zone_id\(3),
      I3 => \zone_count_color1[16][31]_i_3_n_0\,
      I4 => \zone_count_color1[16][31]_i_4_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_3(0)
    );
\zone_count_color2[17][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(3),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[17][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_73(0)
    );
\zone_count_color2[18][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[2][31]_i_2_n_0\,
      I2 => \^zone_id\(3),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[16][31]_i_4_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_49(0)
    );
\zone_count_color2[19][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \zone_count_color1[19][31]_i_2_n_0\,
      I3 => \^zone_id\(2),
      I4 => \^zone_id\(1),
      I5 => is_color2,
      O => s_axis_tvalid_75(0)
    );
\zone_count_color2[1][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(1),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_9(0)
    );
\zone_count_color2[20][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[4][31]_i_2_n_0\,
      I2 => \^zone_id\(3),
      I3 => \^c\(0),
      I4 => \zone_count_color1[17][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_55(0)
    );
\zone_count_color2[21][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(3),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[17][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_77(0)
    );
\zone_count_color2[22][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[4][31]_i_2_n_0\,
      I2 => \^zone_id\(3),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[16][31]_i_4_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_53(0)
    );
\zone_count_color2[23][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[23]_86\,
      I2 => is_color2,
      O => s_axis_tvalid_141(0)
    );
\zone_count_color2[24][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[8][31]_i_2_n_0\,
      I2 => \zone_count_color1[24][31]_i_2_n_0\,
      I3 => \^zone_id\(0),
      I4 => \^c\(0),
      I5 => is_color2,
      O => s_axis_tvalid_65(0)
    );
\zone_count_color2[25][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(3),
      I3 => \^zone_id\(2),
      I4 => \zone_count_color1[16][31]_i_3_n_0\,
      I5 => is_color2,
      O => E(0)
    );
\zone_count_color2[26][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[8][31]_i_2_n_0\,
      I2 => \zone_count_color1[19][31]_i_2_n_0\,
      I3 => \^zone_id\(1),
      I4 => \^c\(0),
      I5 => is_color2,
      O => s_axis_tvalid_63(0)
    );
\zone_count_color2[27][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[27]_87\,
      I2 => is_color2,
      O => s_axis_tvalid_142(0)
    );
\zone_count_color2[28][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[8][31]_i_2_n_0\,
      I2 => \zone_count_color1[28][31]_i_2_n_0\,
      I3 => \^zone_id\(0),
      I4 => \^c\(0),
      I5 => is_color2,
      O => s_axis_tvalid_61(0)
    );
\zone_count_color2[29][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[29][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \zone_count_color1[29][31]_i_3_n_0\,
      I4 => \zone_count_color1[29][31]_i_4_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_109(0)
    );
\zone_count_color2[2][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[2][31]_i_2_n_0\,
      I2 => \^zone_id\(1),
      I3 => \^c\(0),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_39(0)
    );
\zone_count_color2[30][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[30][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \zone_count_color1[11][31]_i_2_n_0\,
      I4 => \zone_count_color1[29][31]_i_4_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_143(0)
    );
\zone_count_color2[31][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[31]_88\,
      I2 => is_color2,
      O => s_axis_tvalid_144(0)
    );
\zone_count_color2[32][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^c\(0),
      I2 => \^zone_id\(5),
      I3 => \^zone_id\(4),
      I4 => \zone_count_color1[32][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_7(0)
    );
\zone_count_color2[33][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(0),
      I2 => \^zone_id\(5),
      I3 => \^c\(0),
      I4 => \zone_count_color1[33][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_31(0)
    );
\zone_count_color2[34][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^c\(0),
      I2 => \^zone_id\(5),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[33][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_29(0)
    );
\zone_count_color2[35][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[35][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_27(0)
    );
\zone_count_color2[36][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(0),
      I2 => \^zone_id\(5),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[36][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_45(0)
    );
\zone_count_color2[37][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[37][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_23(0)
    );
\zone_count_color2[38][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^c\(0),
      I2 => \^zone_id\(5),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[38][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_25(0)
    );
\zone_count_color2[39][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[39]_89\,
      I2 => is_color2,
      O => s_axis_tvalid_145(0)
    );
\zone_count_color2[3][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(0),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_37(0)
    );
\zone_count_color2[40][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[40][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[8][31]_i_3_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_81(0)
    );
\zone_count_color2[41][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[35][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(2),
      I4 => \zone_count_color1[9][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_97(0)
    );
\zone_count_color2[42][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[42][31]_i_2_n_0\,
      I2 => \^zone_id\(2),
      I3 => \zone_count_color1[42][31]_i_3_n_0\,
      I4 => \zone_count_color1[8][31]_i_3_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_83(0)
    );
\zone_count_color2[43][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[43]_90\,
      I2 => is_color2,
      O => s_axis_tvalid_146(0)
    );
\zone_count_color2[44][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[40][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[8][31]_i_3_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_85(0)
    );
\zone_count_color2[45][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[45]_81\,
      I2 => is_color2,
      O => s_axis_tvalid_107(0)
    );
\zone_count_color2[46][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[46]_91\,
      I2 => is_color2,
      O => s_axis_tvalid_147(0)
    );
\zone_count_color2[47][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[47]_92\,
      I2 => is_color2,
      O => s_axis_tvalid_148(0)
    );
\zone_count_color2[48][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[48][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[16][31]_i_4_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_99(0)
    );
\zone_count_color2[49][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[35][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(3),
      I4 => \zone_count_color1[17][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_105(0)
    );
\zone_count_color2[4][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[4][31]_i_2_n_0\,
      I2 => \^c\(0),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_41(0)
    );
\zone_count_color2[50][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[50][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[16][31]_i_4_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_101(0)
    );
\zone_count_color2[51][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[51]_93\,
      I2 => is_color2,
      O => s_axis_tvalid_149(0)
    );
\zone_count_color2[52][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[48][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[16][31]_i_4_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_103(0)
    );
\zone_count_color2[53][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[53]_83\,
      I2 => is_color2,
      O => s_axis_tvalid_117(0)
    );
\zone_count_color2[54][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[54]_94\,
      I2 => is_color2,
      O => s_axis_tvalid_150(0)
    );
\zone_count_color2[55][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[55]_95\,
      I2 => is_color2,
      O => s_axis_tvalid_151(0)
    );
\zone_count_color2[56][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[50][31]_i_2_n_0\,
      I2 => \zone_count_color1[56][31]_i_2_n_0\,
      I3 => \^c\(0),
      I4 => \^zone_id\(0),
      I5 => is_color2,
      O => s_axis_tvalid_111(0)
    );
\zone_count_color2[57][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[29][31]_i_2_n_0\,
      I2 => \^zone_id\(1),
      I3 => \zone_count_color1[57][31]_i_2_n_0\,
      I4 => \zone_count_color1[56][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_115(0)
    );
\zone_count_color2[58][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[30][31]_i_2_n_0\,
      I2 => \^zone_id\(1),
      I3 => \zone_count_color1[19][31]_i_2_n_0\,
      I4 => \zone_count_color1[56][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_152(0)
    );
\zone_count_color2[59][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[59]_96\,
      I2 => is_color2,
      O => s_axis_tvalid_153(0)
    );
\zone_count_color2[5][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(1),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_35(0)
    );
\zone_count_color2[60][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[60]_97\,
      I2 => is_color2,
      O => s_axis_tvalid_154(0)
    );
\zone_count_color2[61][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[61]_82\,
      I2 => is_color2,
      O => s_axis_tvalid_113(0)
    );
\zone_count_color2[62][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[62]_98\,
      I2 => is_color2,
      O => s_axis_tvalid_155(0)
    );
\zone_count_color2[63][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[63]_99\,
      I2 => is_color2,
      O => s_axis_tvalid_156(0)
    );
\zone_count_color2[64][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(4),
      I2 => \^c\(0),
      I3 => \^zone_id\(5),
      I4 => \zone_count_color1[32][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_5(0)
    );
\zone_count_color2[65][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(4),
      I2 => \^zone_id\(0),
      I3 => \^c\(0),
      I4 => \zone_count_color1[65][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_21(0)
    );
\zone_count_color2[66][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(4),
      I2 => \^c\(0),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[65][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_19(0)
    );
\zone_count_color2[67][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(4),
      I2 => \^zone_id\(1),
      I3 => \^c\(0),
      I4 => \zone_count_color1[67][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_17(0)
    );
\zone_count_color2[68][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(4),
      I2 => \^zone_id\(0),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[68][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_47(0)
    );
\zone_count_color2[69][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[69][31]_i_2_n_0\,
      I2 => \^zone_id\(5),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_13(0)
    );
\zone_count_color2[6][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[2][31]_i_2_n_0\,
      I2 => \^zone_id\(1),
      I3 => \^c\(0),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_43(0)
    );
\zone_count_color2[70][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(4),
      I2 => \^c\(0),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[67][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_15(0)
    );
\zone_count_color2[71][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[71]_80\,
      I2 => is_color2,
      O => s_axis_tvalid_11(0)
    );
\zone_count_color2[72][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[72][31]_i_2_n_0\,
      I2 => \^zone_id\(5),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[8][31]_i_3_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_87(0)
    );
\zone_count_color2[73][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[73][31]_i_2_n_0\,
      I2 => \^zone_id\(5),
      I3 => \^zone_id\(2),
      I4 => \zone_count_color1[9][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_95(0)
    );
\zone_count_color2[74][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^zone_id\(4),
      I2 => \^zone_id\(1),
      I3 => \^zone_id\(2),
      I4 => \zone_count_color1[74][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_89(0)
    );
\zone_count_color2[75][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[75]_85\,
      I2 => is_color2,
      O => s_axis_tvalid_157(0)
    );
\zone_count_color2[76][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[72][31]_i_2_n_0\,
      I2 => \^zone_id\(5),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[8][31]_i_3_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_91(0)
    );
\zone_count_color2[77][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[9][31]_i_2_n_0\,
      I2 => \^zone_id\(4),
      I3 => \zone_count_color1[29][31]_i_3_n_0\,
      I4 => \zone_count_color1[77][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_93(0)
    );
\zone_count_color2[78][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[8][31]_i_3_n_0\,
      I2 => \^zone_id\(4),
      I3 => \zone_count_color1[11][31]_i_2_n_0\,
      I4 => \zone_count_color1[77][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_79(0)
    );
\zone_count_color2[79][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \U_hand_signal/zone_count_color1_reg[79]_100\,
      I2 => is_color2,
      O => s_axis_tvalid_158(0)
    );
\zone_count_color2[7][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(1),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[1][31]_i_5_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_33(0)
    );
\zone_count_color2[8][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[8][31]_i_2_n_0\,
      I2 => \^zone_id\(1),
      I3 => \^zone_id\(0),
      I4 => \zone_count_color1[8][31]_i_3_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_1(0)
    );
\zone_count_color2[9][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \zone_count_color1[1][31]_i_4_n_0\,
      I2 => \^zone_id\(2),
      I3 => \^zone_id\(1),
      I4 => \zone_count_color1[9][31]_i_2_n_0\,
      I5 => is_color2,
      O => s_axis_tvalid_67(0)
    );
\zone_y0__18_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zone_y0__18_carry_n_0\,
      CO(2) => \zone_y0__18_carry_n_1\,
      CO(1) => \zone_y0__18_carry_n_2\,
      CO(0) => \zone_y0__18_carry_n_3\,
      CYINIT => '0',
      DI(3) => \zone_y0__18_carry_i_1_n_0\,
      DI(2) => \zone_y0__18_carry_i_2_n_0\,
      DI(1) => \zone_y0__18_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \zone_y0__18_carry_n_4\,
      O(2) => \zone_y0__18_carry_n_5\,
      O(1) => \zone_y0__18_carry_n_6\,
      O(0) => \zone_y0__18_carry_n_7\,
      S(3) => \zone_y0__18_carry_i_4_n_0\,
      S(2) => \zone_y0__18_carry_i_5_n_0\,
      S(1) => \zone_y0__18_carry_i_6_n_0\,
      S(0) => \zone_y0__18_carry_i_7_n_0\
    );
\zone_y0__18_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_y0__18_carry_n_0\,
      CO(3 downto 2) => \NLW_zone_y0__18_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \zone_y0__18_carry__0_n_2\,
      CO(0) => \zone_y0__18_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \zone_y0__18_carry__0_i_1_n_0\,
      DI(0) => \zone_y0__18_carry__0_i_2_n_0\,
      O(3) => \NLW_zone_y0__18_carry__0_O_UNCONNECTED\(3),
      O(2) => \zone_y0__18_carry__0_n_5\,
      O(1) => \zone_y0__18_carry__0_n_6\,
      O(0) => \zone_y0__18_carry__0_n_7\,
      S(3) => '0',
      S(2) => \zone_y0__18_carry__0_i_3_n_0\,
      S(1) => \zone_y0__18_carry__0_i_4_n_0\,
      S(0) => \zone_y0__18_carry__0_i_5_n_0\
    );
\zone_y0__18_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zone_y0_carry__2_n_6\,
      I1 => \zone_y0_carry__1_n_4\,
      O => \zone_y0__18_carry__0_i_1_n_0\
    );
\zone_y0__18_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zone_y0_carry__1_n_5\,
      I1 => \zone_y0_carry__2_n_7\,
      O => \zone_y0__18_carry__0_i_2_n_0\
    );
\zone_y0__18_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \zone_y0_carry__2_n_6\,
      I1 => \zone_y0_carry__1_n_4\,
      I2 => \zone_y0_carry__2_n_7\,
      O => \zone_y0__18_carry__0_i_3_n_0\
    );
\zone_y0__18_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \zone_y0_carry__2_n_7\,
      I1 => \zone_y0_carry__1_n_5\,
      I2 => \zone_y0_carry__1_n_4\,
      I3 => \zone_y0_carry__2_n_6\,
      O => \zone_y0__18_carry__0_i_4_n_0\
    );
\zone_y0__18_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => \zone_y0_carry__2_n_7\,
      I1 => \zone_y0_carry__1_n_5\,
      I2 => \zone_y0_carry__2_n_6\,
      I3 => \zone_y0_carry__1_n_4\,
      O => \zone_y0__18_carry__0_i_5_n_0\
    );
\zone_y0__18_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zone_y0_carry__2_n_6\,
      I1 => \zone_y0_carry__1_n_4\,
      O => \zone_y0__18_carry_i_1_n_0\
    );
\zone_y0__18_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \zone_y0_carry__1_n_5\,
      I1 => \zone_y0_carry__2_n_7\,
      O => \zone_y0__18_carry_i_2_n_0\
    );
\zone_y0__18_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \zone_y0_carry__2_n_7\,
      I1 => \zone_y0_carry__1_n_5\,
      O => \zone_y0__18_carry_i_3_n_0\
    );
\zone_y0__18_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \zone_y0_carry__1_n_5\,
      I1 => \zone_y0_carry__2_n_7\,
      I2 => \zone_y0_carry__1_n_4\,
      I3 => \zone_y0_carry__2_n_6\,
      O => \zone_y0__18_carry_i_4_n_0\
    );
\zone_y0__18_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \zone_y0_carry__1_n_5\,
      I1 => \zone_y0_carry__2_n_7\,
      I2 => \zone_y0_carry__2_n_6\,
      I3 => \zone_y0_carry__1_n_4\,
      O => \zone_y0__18_carry_i_5_n_0\
    );
\zone_y0__18_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \zone_y0_carry__1_n_5\,
      I1 => \zone_y0_carry__2_n_7\,
      I2 => \zone_y0_carry__1_n_4\,
      I3 => \zone_y0_carry__2_n_6\,
      O => \zone_y0__18_carry_i_6_n_0\
    );
\zone_y0__18_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \zone_y0_carry__2_n_7\,
      I1 => \zone_y0_carry__1_n_5\,
      O => \zone_y0__18_carry_i_7_n_0\
    );
\zone_y0__37_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zone_y0__37_carry_n_0\,
      CO(2) => \zone_y0__37_carry_n_1\,
      CO(1) => \zone_y0__37_carry_n_2\,
      CO(0) => \zone_y0__37_carry_n_3\,
      CYINIT => '0',
      DI(3) => \zone_y0__37_carry_i_1_n_0\,
      DI(2) => \zone_y0__37_carry_i_2_n_0\,
      DI(1) => \zone_y0__37_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_zone_y0__37_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \zone_y0__37_carry_i_4_n_0\,
      S(2) => \zone_y0__37_carry_i_5_n_0\,
      S(1) => \zone_y0__37_carry_i_6_n_0\,
      S(0) => \zone_y0__37_carry_i_7_n_0\
    );
\zone_y0__37_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_y0__37_carry_n_0\,
      CO(3) => \zone_y0__37_carry__0_n_0\,
      CO(2) => \zone_y0__37_carry__0_n_1\,
      CO(1) => \zone_y0__37_carry__0_n_2\,
      CO(0) => \zone_y0__37_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \zone_y0__37_carry__0_i_1_n_0\,
      DI(2) => \zone_y0__37_carry__0_i_2_n_0\,
      DI(1) => \zone_y0__37_carry__0_i_3_n_0\,
      DI(0) => \zone_y0__37_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_zone_y0__37_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \zone_y0__37_carry__0_i_5_n_0\,
      S(2) => \zone_y0__37_carry__0_i_6_n_0\,
      S(1) => \zone_y0__37_carry__0_i_7_n_0\,
      S(0) => \zone_y0__37_carry__0_i_8_n_0\
    );
\zone_y0__37_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \zone_y0__18_carry__0_n_7\,
      I1 => y_cnt(7),
      O => \zone_y0__37_carry__0_i_1_n_0\
    );
\zone_y0__37_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \zone_y0__18_carry_n_4\,
      I1 => \^q\(6),
      O => \zone_y0__37_carry__0_i_2_n_0\
    );
\zone_y0__37_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \zone_y0__18_carry_n_5\,
      I1 => \^q\(5),
      O => \zone_y0__37_carry__0_i_3_n_0\
    );
\zone_y0__37_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \zone_y0__18_carry_n_6\,
      I1 => \^q\(4),
      O => \zone_y0__37_carry__0_i_4_n_0\
    );
\zone_y0__37_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => y_cnt(7),
      I1 => \zone_y0__18_carry__0_n_7\,
      I2 => \zone_y0__18_carry__0_n_6\,
      I3 => \^q\(7),
      O => \zone_y0__37_carry__0_i_5_n_0\
    );
\zone_y0__37_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \zone_y0__18_carry_n_4\,
      I2 => \zone_y0__18_carry__0_n_7\,
      I3 => y_cnt(7),
      O => \zone_y0__37_carry__0_i_6_n_0\
    );
\zone_y0__37_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^q\(5),
      I1 => \zone_y0__18_carry_n_5\,
      I2 => \zone_y0__18_carry_n_4\,
      I3 => \^q\(6),
      O => \zone_y0__37_carry__0_i_7_n_0\
    );
\zone_y0__37_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \zone_y0__18_carry_n_6\,
      I2 => \zone_y0__18_carry_n_5\,
      I3 => \^q\(5),
      O => \zone_y0__37_carry__0_i_8_n_0\
    );
\zone_y0__37_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_y0__37_carry__0_n_0\,
      CO(3 downto 1) => \NLW_zone_y0__37_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \zone_y0__37_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \zone_y0__37_carry__1_i_1_n_0\,
      O(3 downto 0) => \NLW_zone_y0__37_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \zone_y0__37_carry__1_i_2_n_0\
    );
\zone_y0__37_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \zone_y0__18_carry__0_n_6\,
      I1 => \^q\(7),
      O => \zone_y0__37_carry__1_i_1_n_0\
    );
\zone_y0__37_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \zone_y0__18_carry__0_n_6\,
      I2 => \zone_y0__18_carry__0_n_5\,
      I3 => y_cnt(9),
      O => \zone_y0__37_carry__1_i_2_n_0\
    );
\zone_y0__37_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \zone_y0__18_carry_n_7\,
      I1 => \^q\(3),
      O => \zone_y0__37_carry_i_1_n_0\
    );
\zone_y0__37_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \zone_y0_carry__1_n_4\,
      I1 => \^q\(2),
      O => \zone_y0__37_carry_i_2_n_0\
    );
\zone_y0__37_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \zone_y0_carry__1_n_5\,
      I1 => \^q\(1),
      O => \zone_y0__37_carry_i_3_n_0\
    );
\zone_y0__37_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(3),
      I1 => \zone_y0__18_carry_n_7\,
      I2 => \zone_y0__18_carry_n_6\,
      I3 => \^q\(4),
      O => \zone_y0__37_carry_i_4_n_0\
    );
\zone_y0__37_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \^q\(2),
      I1 => \zone_y0_carry__1_n_4\,
      I2 => \zone_y0__18_carry_n_7\,
      I3 => \^q\(3),
      O => \zone_y0__37_carry_i_5_n_0\
    );
\zone_y0__37_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \zone_y0_carry__1_n_5\,
      I2 => \zone_y0_carry__1_n_4\,
      I3 => \^q\(2),
      O => \zone_y0__37_carry_i_6_n_0\
    );
\zone_y0__37_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \zone_y0_carry__1_n_5\,
      O => \zone_y0__37_carry_i_7_n_0\
    );
zone_y0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => zone_y0_carry_n_0,
      CO(2) => zone_y0_carry_n_1,
      CO(1) => zone_y0_carry_n_2,
      CO(0) => zone_y0_carry_n_3,
      CYINIT => '0',
      DI(3) => zone_y0_carry_i_1_n_0,
      DI(2) => \^q\(0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => NLW_zone_y0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => zone_y0_carry_i_2_n_0,
      S(2) => zone_y0_carry_i_3_n_0,
      S(1) => zone_y0_carry_i_4_n_0,
      S(0) => \^q\(0)
    );
\zone_y0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => zone_y0_carry_n_0,
      CO(3) => \zone_y0_carry__0_n_0\,
      CO(2) => \zone_y0_carry__0_n_1\,
      CO(1) => \zone_y0_carry__0_n_2\,
      CO(0) => \zone_y0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^di\(3 downto 1),
      DI(0) => \zone_y0_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_zone_y0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \zone_y0_carry__0_i_5_n_0\,
      S(2) => \zone_y0_carry__0_i_6_n_0\,
      S(1) => \zone_y0_carry__0_i_7_n_0\,
      S(0) => \zone_y0_carry__0_i_8_n_0\
    );
\zone_y0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(2),
      I2 => \^q\(4),
      O => \^di\(3)
    );
\zone_y0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(3),
      O => \^di\(2)
    );
\zone_y0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \^di\(1)
    );
\zone_y0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \zone_y0_carry__0_i_4_n_0\
    );
\zone_y0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(6),
      I3 => \^q\(5),
      I4 => \^q\(3),
      I5 => y_cnt(7),
      O => \zone_y0_carry__0_i_5_n_0\
    );
\zone_y0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(6),
      O => \zone_y0_carry__0_i_6_n_0\
    );
\zone_y0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(1),
      I5 => \^q\(5),
      O => \zone_y0_carry__0_i_7_n_0\
    );
\zone_y0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \^q\(1),
      O => \zone_y0_carry__0_i_8_n_0\
    );
\zone_y0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_y0_carry__0_n_0\,
      CO(3) => \zone_y0_carry__1_n_0\,
      CO(2) => \zone_y0_carry__1_n_1\,
      CO(1) => \zone_y0_carry__1_n_2\,
      CO(0) => \zone_y0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \zone_y0_carry__1_i_1_n_0\,
      DI(2) => \zone_y0_carry__1_i_2_n_0\,
      DI(1 downto 0) => \^y_cnt_reg[6]_0\(1 downto 0),
      O(3) => \zone_y0_carry__1_n_4\,
      O(2) => \zone_y0_carry__1_n_5\,
      O(1 downto 0) => \NLW_zone_y0_carry__1_O_UNCONNECTED\(1 downto 0),
      S(3) => \zone_y0_carry__1_i_5_n_0\,
      S(2) => \zone_y0_carry__1_i_6_n_0\,
      S(1) => \zone_y0_carry__1_i_7_n_0\,
      S(0) => \zone_y0_carry__1_i_8_n_0\
    );
\zone_y0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \zone_y0_carry__1_i_1_n_0\
    );
\zone_y0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => y_cnt(9),
      I1 => \^q\(5),
      I2 => y_cnt(7),
      O => \zone_y0_carry__1_i_2_n_0\
    );
\zone_y0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(4),
      I2 => \^q\(6),
      O => \^y_cnt_reg[6]_0\(1)
    );
\zone_y0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => y_cnt(7),
      I1 => \^q\(3),
      I2 => \^q\(5),
      O => \^y_cnt_reg[6]_0\(0)
    );
\zone_y0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => y_cnt(9),
      I3 => y_cnt(7),
      O => \zone_y0_carry__1_i_5_n_0\
    );
\zone_y0_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => y_cnt(7),
      I1 => \^q\(5),
      I2 => y_cnt(9),
      I3 => \^q\(7),
      I4 => \^q\(6),
      O => \zone_y0_carry__1_i_6_n_0\
    );
\zone_y0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(7),
      I3 => y_cnt(7),
      I4 => \^q\(5),
      I5 => y_cnt(9),
      O => \zone_y0_carry__1_i_7_n_0\
    );
\zone_y0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => y_cnt(7),
      I3 => \^q\(6),
      I4 => \^q\(4),
      I5 => \^q\(7),
      O => \zone_y0_carry__1_i_8_n_0\
    );
\zone_y0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_y0_carry__1_n_0\,
      CO(3 downto 1) => \NLW_zone_y0_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \zone_y0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(7),
      O(3 downto 2) => \NLW_zone_y0_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \zone_y0_carry__2_n_6\,
      O(0) => \zone_y0_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \zone_y0_carry__2_i_1_n_0\,
      S(0) => \zone_y0_carry__2_i_2_n_0\
    );
\zone_y0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_cnt(9),
      O => \zone_y0_carry__2_i_1_n_0\
    );
\zone_y0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => y_cnt(9),
      I1 => y_cnt(7),
      I2 => \^q\(7),
      O => \zone_y0_carry__2_i_2_n_0\
    );
zone_y0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      O => zone_y0_carry_i_1_n_0
    );
zone_y0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      O => zone_y0_carry_i_2_n_0
    );
zone_y0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      O => zone_y0_carry_i_3_n_0
    );
zone_y0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => zone_y0_carry_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_AXI4_HandSignal_0_0_cdc_2ff_sync is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aclk : in STD_LOGIC;
    \sync_reg1_reg[8]_0\ : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_AXI4_HandSignal_0_0_cdc_2ff_sync : entity is "cdc_2ff_sync";
end system_AXI4_HandSignal_0_0_cdc_2ff_sync;

architecture STRUCTURE of system_AXI4_HandSignal_0_0_cdc_2ff_sync is
  signal sync_reg1 : STD_LOGIC_VECTOR ( 23 downto 8 );
  signal sync_reg2 : STD_LOGIC_VECTOR ( 23 downto 8 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dout_reg[0]_srl3\ : label is "\U0/u_cdc_pixel/dout_reg ";
  attribute srl_name : string;
  attribute srl_name of \dout_reg[0]_srl3\ : label is "\U0/u_cdc_pixel/dout_reg[0]_srl3 ";
  attribute srl_bus_name of \dout_reg[1]_srl3\ : label is "\U0/u_cdc_pixel/dout_reg ";
  attribute srl_name of \dout_reg[1]_srl3\ : label is "\U0/u_cdc_pixel/dout_reg[1]_srl3 ";
  attribute srl_bus_name of \dout_reg[2]_srl3\ : label is "\U0/u_cdc_pixel/dout_reg ";
  attribute srl_name of \dout_reg[2]_srl3\ : label is "\U0/u_cdc_pixel/dout_reg[2]_srl3 ";
  attribute srl_bus_name of \dout_reg[3]_srl3\ : label is "\U0/u_cdc_pixel/dout_reg ";
  attribute srl_name of \dout_reg[3]_srl3\ : label is "\U0/u_cdc_pixel/dout_reg[3]_srl3 ";
  attribute srl_bus_name of \dout_reg[4]_srl3\ : label is "\U0/u_cdc_pixel/dout_reg ";
  attribute srl_name of \dout_reg[4]_srl3\ : label is "\U0/u_cdc_pixel/dout_reg[4]_srl3 ";
  attribute srl_bus_name of \dout_reg[5]_srl3\ : label is "\U0/u_cdc_pixel/dout_reg ";
  attribute srl_name of \dout_reg[5]_srl3\ : label is "\U0/u_cdc_pixel/dout_reg[5]_srl3 ";
  attribute srl_bus_name of \dout_reg[6]_srl3\ : label is "\U0/u_cdc_pixel/dout_reg ";
  attribute srl_name of \dout_reg[6]_srl3\ : label is "\U0/u_cdc_pixel/dout_reg[6]_srl3 ";
  attribute srl_bus_name of \dout_reg[7]_srl3\ : label is "\U0/u_cdc_pixel/dout_reg ";
  attribute srl_name of \dout_reg[7]_srl3\ : label is "\U0/u_cdc_pixel/dout_reg[7]_srl3 ";
begin
\dout_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => din(0),
      Q => D(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg2(10),
      Q => D(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg2(11),
      Q => D(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg2(12),
      Q => D(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg2(13),
      Q => D(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg2(14),
      Q => D(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg2(15),
      Q => D(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg2(16),
      Q => D(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg2(17),
      Q => D(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg2(18),
      Q => D(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg2(19),
      Q => D(19),
      R => '0'
    );
\dout_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => din(1),
      Q => D(1)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg2(20),
      Q => D(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg2(21),
      Q => D(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg2(22),
      Q => D(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg2(23),
      Q => D(23),
      R => '0'
    );
\dout_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => din(2),
      Q => D(2)
    );
\dout_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => din(3),
      Q => D(3)
    );
\dout_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => din(4),
      Q => D(4)
    );
\dout_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => din(5),
      Q => D(5)
    );
\dout_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => din(6),
      Q => D(6)
    );
\dout_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => din(7),
      Q => D(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg2(8),
      Q => D(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg2(9),
      Q => D(9),
      R => '0'
    );
\sync_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(2),
      Q => sync_reg1(10),
      R => \sync_reg1_reg[8]_0\
    );
\sync_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(3),
      Q => sync_reg1(11),
      R => \sync_reg1_reg[8]_0\
    );
\sync_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(4),
      Q => sync_reg1(12),
      R => \sync_reg1_reg[8]_0\
    );
\sync_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(5),
      Q => sync_reg1(13),
      R => \sync_reg1_reg[8]_0\
    );
\sync_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(6),
      Q => sync_reg1(14),
      R => \sync_reg1_reg[8]_0\
    );
\sync_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(7),
      Q => sync_reg1(15),
      R => \sync_reg1_reg[8]_0\
    );
\sync_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(8),
      Q => sync_reg1(16),
      R => \sync_reg1_reg[8]_0\
    );
\sync_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(9),
      Q => sync_reg1(17),
      R => \sync_reg1_reg[8]_0\
    );
\sync_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(10),
      Q => sync_reg1(18),
      R => \sync_reg1_reg[8]_0\
    );
\sync_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(11),
      Q => sync_reg1(19),
      R => \sync_reg1_reg[8]_0\
    );
\sync_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(12),
      Q => sync_reg1(20),
      R => \sync_reg1_reg[8]_0\
    );
\sync_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(13),
      Q => sync_reg1(21),
      R => \sync_reg1_reg[8]_0\
    );
\sync_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(14),
      Q => sync_reg1(22),
      R => \sync_reg1_reg[8]_0\
    );
\sync_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(15),
      Q => sync_reg1(23),
      R => \sync_reg1_reg[8]_0\
    );
\sync_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(0),
      Q => sync_reg1(8),
      R => \sync_reg1_reg[8]_0\
    );
\sync_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => s_axis_tdata(1),
      Q => sync_reg1(9),
      R => \sync_reg1_reg[8]_0\
    );
\sync_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg1(10),
      Q => sync_reg2(10),
      R => '0'
    );
\sync_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg1(11),
      Q => sync_reg2(11),
      R => '0'
    );
\sync_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg1(12),
      Q => sync_reg2(12),
      R => '0'
    );
\sync_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg1(13),
      Q => sync_reg2(13),
      R => '0'
    );
\sync_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg1(14),
      Q => sync_reg2(14),
      R => '0'
    );
\sync_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg1(15),
      Q => sync_reg2(15),
      R => '0'
    );
\sync_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg1(16),
      Q => sync_reg2(16),
      R => '0'
    );
\sync_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg1(17),
      Q => sync_reg2(17),
      R => '0'
    );
\sync_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg1(18),
      Q => sync_reg2(18),
      R => '0'
    );
\sync_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg1(19),
      Q => sync_reg2(19),
      R => '0'
    );
\sync_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg1(20),
      Q => sync_reg2(20),
      R => '0'
    );
\sync_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg1(21),
      Q => sync_reg2(21),
      R => '0'
    );
\sync_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg1(22),
      Q => sync_reg2(22),
      R => '0'
    );
\sync_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg1(23),
      Q => sync_reg2(23),
      R => '0'
    );
\sync_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg1(8),
      Q => sync_reg2(8),
      R => '0'
    );
\sync_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => sync_reg1(9),
      Q => sync_reg2(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_AXI4_HandSignal_0_0_print_grid is
  port (
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y_cnt_reg[8]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_R2__17_carry_i_7_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_R2__17_carry__0_i_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sw_0 : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \o_R2_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_R2_carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_R2__29_carry_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_R2__29_carry_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \o_R2__17_carry__0_i_1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_R2__29_carry_i_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \o_R2__29_carry__0_i_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg1[23]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sync_reg1[23]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sw : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_AXI4_HandSignal_0_0_print_grid : entity is "print_grid";
end system_AXI4_HandSignal_0_0_print_grid;

architecture STRUCTURE of system_AXI4_HandSignal_0_0_print_grid is
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal o_R2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \o_R2__17_carry_i_2_n_0\ : STD_LOGIC;
  signal \o_R2__17_carry_i_4_n_0\ : STD_LOGIC;
  signal \o_R2__17_carry_i_5_n_0\ : STD_LOGIC;
  signal \o_R2__17_carry_i_6_n_0\ : STD_LOGIC;
  signal \o_R2__17_carry_i_7_n_0\ : STD_LOGIC;
  signal \o_R2__17_carry_n_0\ : STD_LOGIC;
  signal \o_R2__17_carry_n_1\ : STD_LOGIC;
  signal \o_R2__17_carry_n_2\ : STD_LOGIC;
  signal \o_R2__17_carry_n_3\ : STD_LOGIC;
  signal \o_R2__29_carry__0_n_1\ : STD_LOGIC;
  signal \o_R2__29_carry__0_n_2\ : STD_LOGIC;
  signal \o_R2__29_carry__0_n_3\ : STD_LOGIC;
  signal \o_R2__29_carry__0_n_4\ : STD_LOGIC;
  signal \o_R2__29_carry__0_n_5\ : STD_LOGIC;
  signal \o_R2__29_carry__0_n_6\ : STD_LOGIC;
  signal \o_R2__29_carry__0_n_7\ : STD_LOGIC;
  signal \o_R2__29_carry_n_0\ : STD_LOGIC;
  signal \o_R2__29_carry_n_1\ : STD_LOGIC;
  signal \o_R2__29_carry_n_2\ : STD_LOGIC;
  signal \o_R2__29_carry_n_3\ : STD_LOGIC;
  signal \o_R2__29_carry_n_4\ : STD_LOGIC;
  signal \o_R2__29_carry_n_5\ : STD_LOGIC;
  signal \o_R2__29_carry_n_6\ : STD_LOGIC;
  signal \o_R2_carry__0_n_0\ : STD_LOGIC;
  signal \o_R2_carry__0_n_1\ : STD_LOGIC;
  signal \o_R2_carry__0_n_2\ : STD_LOGIC;
  signal \o_R2_carry__0_n_3\ : STD_LOGIC;
  signal \o_R2_carry__1_n_0\ : STD_LOGIC;
  signal \o_R2_carry__1_n_1\ : STD_LOGIC;
  signal \o_R2_carry__1_n_2\ : STD_LOGIC;
  signal \o_R2_carry__1_n_3\ : STD_LOGIC;
  signal \o_R2_carry__2_n_3\ : STD_LOGIC;
  signal o_R2_carry_n_0 : STD_LOGIC;
  signal o_R2_carry_n_1 : STD_LOGIC;
  signal o_R2_carry_n_2 : STD_LOGIC;
  signal o_R2_carry_n_3 : STD_LOGIC;
  signal \sync_reg1[23]_i_2_n_0\ : STD_LOGIC;
  signal \sync_reg1[23]_i_4_n_0\ : STD_LOGIC;
  signal \sync_reg1[23]_i_5_n_0\ : STD_LOGIC;
  signal \sync_reg1[23]_i_6_n_0\ : STD_LOGIC;
  signal \sync_reg1[23]_i_7_n_0\ : STD_LOGIC;
  signal \^y_cnt_reg[8]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_o_R2__17_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_R2__17_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_R2__29_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_o_R2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_R2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_o_R2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_o_R2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_o_R2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_reg[0]_srl3_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \dout_reg[1]_srl3_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \dout_reg[2]_srl3_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \dout_reg[3]_srl3_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \dout_reg[4]_srl3_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \dout_reg[5]_srl3_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dout_reg[6]_srl3_i_1\ : label is "soft_lutpair77";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \o_R2__29_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \o_R2__29_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of o_R2_carry : label is 35;
  attribute ADDER_THRESHOLD of \o_R2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \o_R2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \o_R2_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \sync_reg1[23]_i_1\ : label is "soft_lutpair74";
begin
  O(1 downto 0) <= \^o\(1 downto 0);
  \y_cnt_reg[8]\(1 downto 0) <= \^y_cnt_reg[8]\(1 downto 0);
\dout_reg[0]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sync_reg1[23]_i_2_n_0\,
      I1 => sw,
      I2 => s_axis_tdata(0),
      O => din(0)
    );
\dout_reg[1]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sync_reg1[23]_i_2_n_0\,
      I1 => sw,
      I2 => s_axis_tdata(1),
      O => din(1)
    );
\dout_reg[2]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sync_reg1[23]_i_2_n_0\,
      I1 => sw,
      I2 => s_axis_tdata(2),
      O => din(2)
    );
\dout_reg[3]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sync_reg1[23]_i_2_n_0\,
      I1 => sw,
      I2 => s_axis_tdata(3),
      O => din(3)
    );
\dout_reg[4]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sync_reg1[23]_i_2_n_0\,
      I1 => sw,
      I2 => s_axis_tdata(4),
      O => din(4)
    );
\dout_reg[5]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sync_reg1[23]_i_2_n_0\,
      I1 => sw,
      I2 => s_axis_tdata(5),
      O => din(5)
    );
\dout_reg[6]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sync_reg1[23]_i_2_n_0\,
      I1 => sw,
      I2 => s_axis_tdata(6),
      O => din(6)
    );
\dout_reg[7]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \sync_reg1[23]_i_2_n_0\,
      I1 => sw,
      I2 => s_axis_tdata(7),
      O => din(7)
    );
\o_R2__17_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_R2__17_carry_n_0\,
      CO(2) => \o_R2__17_carry_n_1\,
      CO(1) => \o_R2__17_carry_n_2\,
      CO(0) => \o_R2__17_carry_n_3\,
      CYINIT => '0',
      DI(3) => \o_R2__29_carry_i_1\(1),
      DI(2) => \o_R2__17_carry_i_2_n_0\,
      DI(1) => \o_R2__29_carry_i_1\(0),
      DI(0) => '0',
      O(3 downto 0) => \o_R2__17_carry_i_7_0\(3 downto 0),
      S(3) => \o_R2__17_carry_i_4_n_0\,
      S(2) => \o_R2__17_carry_i_5_n_0\,
      S(1) => \o_R2__17_carry_i_6_n_0\,
      S(0) => \o_R2__17_carry_i_7_n_0\
    );
\o_R2__17_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_R2__17_carry_n_0\,
      CO(3 downto 0) => \NLW_o_R2__17_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_o_R2__17_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \o_R2__17_carry__0_i_1\(0),
      S(3 downto 1) => B"000",
      S(0) => \o_R2__29_carry__0_i_1\(0)
    );
\o_R2__17_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^y_cnt_reg[8]\(0),
      O => \o_R2__17_carry_i_2_n_0\
    );
\o_R2__17_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^y_cnt_reg[8]\(0),
      I2 => \^o\(1),
      I3 => \^y_cnt_reg[8]\(1),
      O => \o_R2__17_carry_i_4_n_0\
    );
\o_R2__17_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^y_cnt_reg[8]\(0),
      I2 => \^o\(1),
      I3 => \^y_cnt_reg[8]\(1),
      O => \o_R2__17_carry_i_5_n_0\
    );
\o_R2__17_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^y_cnt_reg[8]\(0),
      I2 => \^o\(1),
      I3 => \^y_cnt_reg[8]\(1),
      O => \o_R2__17_carry_i_6_n_0\
    );
\o_R2__17_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^y_cnt_reg[8]\(0),
      I1 => \^o\(0),
      O => \o_R2__17_carry_i_7_n_0\
    );
\o_R2__29_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \o_R2__29_carry_n_0\,
      CO(2) => \o_R2__29_carry_n_1\,
      CO(1) => \o_R2__29_carry_n_2\,
      CO(0) => \o_R2__29_carry_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => Q(2 downto 0),
      DI(0) => DI(0),
      O(3) => \o_R2__29_carry_n_4\,
      O(2) => \o_R2__29_carry_n_5\,
      O(1) => \o_R2__29_carry_n_6\,
      O(0) => o_R2(0),
      S(3 downto 0) => \sync_reg1[23]_i_2_0\(3 downto 0)
    );
\o_R2__29_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_R2__29_carry_n_0\,
      CO(3) => \NLW_o_R2__29_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \o_R2__29_carry__0_n_1\,
      CO(1) => \o_R2__29_carry__0_n_2\,
      CO(0) => \o_R2__29_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(5 downto 3),
      O(3) => \o_R2__29_carry__0_n_4\,
      O(2) => \o_R2__29_carry__0_n_5\,
      O(1) => \o_R2__29_carry__0_n_6\,
      O(0) => \o_R2__29_carry__0_n_7\,
      S(3 downto 0) => \sync_reg1[23]_i_5_0\(3 downto 0)
    );
o_R2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_R2_carry_n_0,
      CO(2) => o_R2_carry_n_1,
      CO(1) => o_R2_carry_n_2,
      CO(0) => o_R2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1 downto 0) => B"01",
      O(3 downto 0) => NLW_o_R2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => DI(0)
    );
\o_R2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => o_R2_carry_n_0,
      CO(3) => \o_R2_carry__0_n_0\,
      CO(2) => \o_R2_carry__0_n_1\,
      CO(1) => \o_R2_carry__0_n_2\,
      CO(0) => \o_R2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \o_R2_carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_o_R2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \o_R2_carry__1_1\(3 downto 0)
    );
\o_R2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_R2_carry__0_n_0\,
      CO(3) => \o_R2_carry__1_n_0\,
      CO(2) => \o_R2_carry__1_n_1\,
      CO(1) => \o_R2_carry__1_n_2\,
      CO(0) => \o_R2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \o_R2__29_carry_i_3\(3 downto 0),
      O(3 downto 2) => \^o\(1 downto 0),
      O(1 downto 0) => \NLW_o_R2_carry__1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 0) => \o_R2__29_carry_i_3_0\(3 downto 0)
    );
\o_R2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_R2_carry__1_n_0\,
      CO(3 downto 1) => \NLW_o_R2_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \o_R2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(6),
      O(3 downto 2) => \NLW_o_R2_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^y_cnt_reg[8]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \o_R2__17_carry__0_i_1_0\(1 downto 0)
    );
\sync_reg1[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sw,
      I1 => \sync_reg1[23]_i_2_n_0\,
      O => sw_0
    );
\sync_reg1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455555454545454"
    )
        port map (
      I0 => p_1_in,
      I1 => \sync_reg1[23]_i_4_n_0\,
      I2 => \sync_reg1[23]_i_5_n_0\,
      I3 => \o_R2__29_carry_n_6\,
      I4 => \sync_reg1[23]_i_6_n_0\,
      I5 => o_R2(0),
      O => \sync_reg1[23]_i_2_n_0\
    );
\sync_reg1[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFF9FFCFF9FFFFC"
    )
        port map (
      I0 => \o_R2__29_carry_n_6\,
      I1 => \o_R2__29_carry_n_5\,
      I2 => \o_R2__29_carry_n_4\,
      I3 => \o_R2__29_carry__0_n_5\,
      I4 => \o_R2__29_carry__0_n_4\,
      I5 => \sync_reg1[23]_i_7_n_0\,
      O => \sync_reg1[23]_i_4_n_0\
    );
\sync_reg1[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEDEDEDEDEDE"
    )
        port map (
      I0 => \o_R2__29_carry__0_n_6\,
      I1 => \o_R2__29_carry__0_n_7\,
      I2 => \sync_reg1[23]_i_6_n_0\,
      I3 => \o_R2__29_carry_n_6\,
      I4 => \o_R2__29_carry_n_5\,
      I5 => \o_R2__29_carry_n_4\,
      O => \sync_reg1[23]_i_5_n_0\
    );
\sync_reg1[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \sync_reg1[23]_i_7_n_0\,
      I1 => \o_R2__29_carry__0_n_5\,
      I2 => \o_R2__29_carry__0_n_4\,
      O => \sync_reg1[23]_i_6_n_0\
    );
\sync_reg1[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA800"
    )
        port map (
      I0 => \o_R2__29_carry_n_4\,
      I1 => \o_R2__29_carry_n_5\,
      I2 => \o_R2__29_carry_n_6\,
      I3 => \o_R2__29_carry__0_n_7\,
      I4 => \o_R2__29_carry__0_n_6\,
      O => \sync_reg1[23]_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_AXI4_HandSignal_0_0_rgb_color_detect is
  port (
    is_color1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    is_color2 : out STD_LOGIC;
    max_zone_color1 : out STD_LOGIC;
    max_zone_color2 : out STD_LOGIC;
    pclk : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hist_blue_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hist_red_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hist_red_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid : in STD_LOGIC;
    \max_zone_color1_reg[0]_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \max_zone_color2_reg[0]_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_AXI4_HandSignal_0_0_rgb_color_detect : entity is "rgb_color_detect";
end system_AXI4_HandSignal_0_0_rgb_color_detect;

architecture STRUCTURE of system_AXI4_HandSignal_0_0_rgb_color_detect is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal hist_blue : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \hist_blue[0]_i_2_n_0\ : STD_LOGIC;
  signal \hist_blue__0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal hist_red : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \hist_red[0]_i_1_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_3_n_0\ : STD_LOGIC;
  signal \hist_red__0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal is_blue_i_1_n_0 : STD_LOGIC;
  signal is_blue_i_2_n_0 : STD_LOGIC;
  signal \^is_color1\ : STD_LOGIC;
  signal \^is_color2\ : STD_LOGIC;
  signal is_red_i_1_n_0 : STD_LOGIC;
  signal is_red_i_2_n_0 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \max_zone_color1[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \max_zone_color2[6]_i_1\ : label is "soft_lutpair58";
begin
  SR(0) <= \^sr\(0);
  is_color1 <= \^is_color1\;
  is_color2 <= \^is_color2\;
\blue_flag[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => \^sr\(0)
    );
\hist_blue[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80000"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => s_axis_tdata(1),
      I2 => \hist_blue[0]_i_2_n_0\,
      I3 => CO(0),
      I4 => \hist_blue_reg[0]_0\(0),
      O => p_2_out(0)
    );
\hist_blue[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axis_tdata(2),
      I1 => s_axis_tdata(0),
      I2 => s_axis_tdata(5),
      I3 => s_axis_tdata(4),
      I4 => s_axis_tdata(6),
      I5 => s_axis_tdata(3),
      O => \hist_blue[0]_i_2_n_0\
    );
\hist_blue_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => p_2_out(0),
      Q => hist_blue(0)
    );
\hist_blue_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => hist_blue(0),
      Q => hist_blue(1)
    );
\hist_blue_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => hist_blue(1),
      Q => hist_blue(2)
    );
\hist_blue_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => hist_blue(2),
      Q => hist_blue(3)
    );
\hist_blue_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => hist_blue(3),
      Q => hist_blue(4)
    );
\hist_blue_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => hist_blue(4),
      Q => hist_blue(5)
    );
\hist_blue_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => hist_blue(5),
      Q => hist_blue(6)
    );
\hist_blue_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => hist_blue(6),
      Q => \hist_blue__0\(7)
    );
\hist_red[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => \hist_red_reg[0]_0\(0),
      I1 => s_axis_tdata(9),
      I2 => \hist_red[0]_i_3_n_0\,
      I3 => s_axis_tdata(15),
      I4 => \hist_red_reg[0]_1\(0),
      O => \hist_red[0]_i_1_n_0\
    );
\hist_red[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axis_tdata(10),
      I1 => s_axis_tdata(13),
      I2 => s_axis_tdata(8),
      I3 => s_axis_tdata(14),
      I4 => s_axis_tdata(12),
      I5 => s_axis_tdata(11),
      O => \hist_red[0]_i_3_n_0\
    );
\hist_red_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => \hist_red[0]_i_1_n_0\,
      Q => hist_red(0)
    );
\hist_red_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => hist_red(0),
      Q => hist_red(1)
    );
\hist_red_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => hist_red(1),
      Q => hist_red(2)
    );
\hist_red_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => hist_red(2),
      Q => hist_red(3)
    );
\hist_red_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => hist_red(3),
      Q => hist_red(4)
    );
\hist_red_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => hist_red(4),
      Q => hist_red(5)
    );
\hist_red_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => hist_red(5),
      Q => hist_red(6)
    );
\hist_red_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => hist_red(6),
      Q => \hist_red__0\(7)
    );
is_blue_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => hist_blue(2),
      I1 => hist_blue(3),
      I2 => hist_blue(0),
      I3 => hist_blue(1),
      I4 => is_blue_i_2_n_0,
      O => is_blue_i_1_n_0
    );
is_blue_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => hist_blue(5),
      I1 => hist_blue(4),
      I2 => \hist_blue__0\(7),
      I3 => hist_blue(6),
      O => is_blue_i_2_n_0
    );
is_blue_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => is_blue_i_1_n_0,
      Q => \^is_color1\
    );
is_red_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => hist_red(2),
      I1 => hist_red(3),
      I2 => hist_red(0),
      I3 => hist_red(1),
      I4 => is_red_i_2_n_0,
      O => is_red_i_1_n_0
    );
is_red_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => hist_red(5),
      I1 => hist_red(4),
      I2 => \hist_red__0\(7),
      I3 => hist_red(6),
      O => is_red_i_2_n_0
    );
is_red_reg: unisim.vcomponents.FDCE
     port map (
      C => pclk,
      CE => '1',
      CLR => \^sr\(0),
      D => is_red_i_1_n_0,
      Q => \^is_color2\
    );
\max_zone_color1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \max_zone_color1_reg[0]_rep__1\(0),
      I2 => \^is_color1\,
      O => max_zone_color1
    );
\max_zone_color2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \max_zone_color2_reg[0]_rep__1\(0),
      I2 => \^is_color2\,
      O => max_zone_color2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_AXI4_HandSignal_0_0_hand_signal is
  port (
    is_color1 : out STD_LOGIC;
    is_color2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser_0 : out STD_LOGIC;
    o_color_spi_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pclk : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hist_blue_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hist_red_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hist_red_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tuser : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    zone_id : in STD_LOGIC_VECTOR ( 5 downto 0 );
    C : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[2][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[3][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[4][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[5][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[6][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[7][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[8][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[9][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[10][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[11][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[12][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[13][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[14][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[15][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[16][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[17][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[18][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[19][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[20][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[21][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[22][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[23][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[24][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[25][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[26][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[27][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[28][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[29][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[30][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[31][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[32][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[33][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[34][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[35][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[36][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[37][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[38][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[39][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[40][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[41][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[42][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[43][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[44][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[45][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[46][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[47][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[48][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[49][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[50][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[51][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[52][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[53][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[54][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[55][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[56][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[57][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[58][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[59][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[60][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[61][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[62][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[63][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[64][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[65][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[66][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[67][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[68][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[69][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[70][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[71][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[72][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[73][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[74][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[75][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[76][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[77][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[78][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[79][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color1_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[1][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[2][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[3][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[4][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[5][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[6][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[7][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[8][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[9][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[10][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[11][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[12][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[13][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[14][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[15][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[16][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[17][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[18][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[19][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[20][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[21][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[22][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[23][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[24][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[25][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[26][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[27][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[28][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[29][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[30][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[31][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[32][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[33][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[34][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[35][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[36][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[37][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[38][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[39][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[40][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[41][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[42][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[43][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[44][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[45][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[46][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[47][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[48][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[49][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[50][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[51][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[52][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[53][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[54][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[55][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[56][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[57][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[58][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[59][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[60][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[61][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[62][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[63][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[64][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[65][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[66][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[67][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[68][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[69][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[70][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[71][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[72][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[73][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[74][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[75][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[76][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[77][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[78][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[79][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zone_count_color2_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_AXI4_HandSignal_0_0_hand_signal : entity is "hand_signal";
end system_AXI4_HandSignal_0_0_hand_signal;

architecture STRUCTURE of system_AXI4_HandSignal_0_0_hand_signal is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal blue_flag : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \blue_flag[0]_i_2_n_0\ : STD_LOGIC;
  signal \blue_flag[0]_i_3_n_0\ : STD_LOGIC;
  signal \blue_flag[0]_i_4_n_0\ : STD_LOGIC;
  signal \blue_flag[0]_i_5_n_0\ : STD_LOGIC;
  signal max_zone_color1 : STD_LOGIC;
  signal max_zone_color11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \max_zone_color1[6]_i_1000_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1001_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1002_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1003_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1004_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1005_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1006_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1007_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1008_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1009_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1010_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1011_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1012_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1013_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1014_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1015_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1016_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1017_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1018_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1019_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_101_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1020_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1021_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1022_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1023_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1024_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1025_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1026_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1027_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1028_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1029_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1030_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1031_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1032_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1033_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1034_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1035_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1036_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1037_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1038_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1039_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1040_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1041_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1042_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1043_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1044_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1045_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1046_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1047_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1048_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1049_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_104_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1050_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1051_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1052_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1053_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1054_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1055_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1056_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1057_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1058_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1059_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1060_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1061_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1062_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1063_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1064_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1065_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1066_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1067_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1068_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1069_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1070_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1071_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1072_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1073_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1074_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1075_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1076_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1077_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1078_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1079_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_107_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1080_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1081_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1082_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1083_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1084_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1085_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1086_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1087_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1088_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1089_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1090_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1091_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1092_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1093_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1094_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1095_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1096_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1097_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1098_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1099_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_10_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1100_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1101_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1102_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1103_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1104_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1105_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1106_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1107_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1108_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1109_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_110_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1110_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1111_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1112_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1113_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1114_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1115_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1116_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1117_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1118_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1119_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1120_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1121_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1122_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1123_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1124_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1125_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1126_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1127_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1128_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1129_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1130_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1131_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1132_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1133_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1134_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1135_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1136_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1137_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1138_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1139_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_113_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1140_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1141_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1142_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1143_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1144_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1145_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1146_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1147_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1148_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1149_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1150_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1151_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1152_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1153_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1154_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1155_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1156_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1157_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1158_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1159_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1160_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1161_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1162_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1163_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1164_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1165_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1166_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1167_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1168_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1169_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_116_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1170_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1171_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1172_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1173_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1174_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1175_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1176_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1177_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1178_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1179_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_117_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1180_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1181_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1182_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1183_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1184_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1185_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1186_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1187_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1188_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1189_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_118_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1190_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1191_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1192_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1193_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1194_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1195_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1196_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_1197_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_119_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_11_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_120_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_125_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_126_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_127_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_128_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_12_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_133_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_134_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_135_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_136_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_13_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_141_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_142_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_143_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_144_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_149_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_14_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_150_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_151_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_152_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_157_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_158_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_159_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_15_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_160_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_165_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_166_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_167_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_168_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_16_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_173_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_174_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_175_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_176_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_17_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_181_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_182_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_183_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_184_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_185_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_186_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_187_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_189_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_192_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_195_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_198_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_201_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_204_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_207_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_20_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_210_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_213_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_214_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_215_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_216_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_217_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_21_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_222_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_223_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_224_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_225_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_22_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_230_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_231_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_232_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_233_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_238_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_239_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_23_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_240_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_241_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_246_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_247_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_248_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_249_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_24_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_254_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_255_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_256_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_257_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_25_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_262_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_263_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_264_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_265_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_26_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_270_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_271_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_272_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_273_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_27_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_28_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_29_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_30_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_31_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_32_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_33_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_344_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_347_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_34_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_350_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_353_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_356_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_359_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_35_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_362_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_365_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_366_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_367_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_368_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_369_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_374_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_375_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_376_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_377_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_37_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_382_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_383_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_384_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_385_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_38_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_390_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_391_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_392_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_393_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_398_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_399_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_39_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_400_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_401_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_406_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_407_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_408_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_409_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_40_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_414_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_415_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_416_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_417_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_41_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_422_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_423_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_424_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_425_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_42_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_43_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_44_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_45_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_46_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_47_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_48_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_494_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_495_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_496_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_497_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_498_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_499_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_49_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_500_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_501_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_502_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_503_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_504_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_505_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_506_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_507_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_508_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_509_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_50_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_510_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_511_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_512_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_513_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_514_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_515_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_516_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_517_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_518_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_519_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_51_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_520_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_521_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_522_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_523_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_524_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_525_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_526_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_527_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_528_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_529_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_52_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_530_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_531_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_532_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_533_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_534_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_535_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_536_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_537_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_538_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_539_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_540_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_541_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_542_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_543_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_544_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_545_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_546_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_547_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_548_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_549_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_550_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_551_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_552_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_553_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_554_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_555_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_556_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_557_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_558_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_559_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_55_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_560_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_561_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_562_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_563_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_564_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_565_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_566_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_567_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_568_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_569_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_570_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_571_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_572_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_573_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_574_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_575_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_576_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_577_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_578_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_579_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_580_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_581_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_582_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_583_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_584_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_585_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_586_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_587_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_588_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_589_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_58_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_590_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_591_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_592_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_593_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_594_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_595_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_596_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_597_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_598_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_599_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_600_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_601_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_602_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_603_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_604_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_605_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_606_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_607_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_608_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_609_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_610_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_611_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_612_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_613_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_614_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_615_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_616_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_617_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_618_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_619_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_61_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_620_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_621_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_622_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_623_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_624_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_625_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_630_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_631_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_632_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_633_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_638_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_639_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_640_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_641_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_646_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_647_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_648_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_649_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_64_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_654_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_655_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_656_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_657_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_662_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_663_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_664_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_665_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_670_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_671_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_672_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_673_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_678_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_679_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_67_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_680_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_681_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_70_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_73_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_750_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_751_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_752_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_753_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_754_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_755_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_756_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_757_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_758_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_759_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_760_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_761_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_762_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_763_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_764_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_765_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_766_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_767_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_768_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_769_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_76_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_770_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_771_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_772_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_773_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_774_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_775_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_776_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_777_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_778_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_779_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_77_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_780_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_781_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_782_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_783_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_784_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_785_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_786_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_787_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_788_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_789_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_78_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_790_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_791_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_792_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_793_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_794_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_795_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_796_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_797_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_798_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_799_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_79_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_800_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_801_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_802_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_803_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_804_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_805_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_806_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_807_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_808_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_809_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_80_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_810_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_811_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_812_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_813_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_814_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_815_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_816_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_817_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_818_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_819_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_81_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_820_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_821_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_822_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_823_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_824_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_825_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_826_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_827_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_828_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_829_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_82_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_830_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_831_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_832_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_833_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_834_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_835_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_836_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_837_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_838_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_839_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_83_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_840_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_841_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_842_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_843_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_844_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_845_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_846_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_847_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_848_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_849_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_84_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_850_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_851_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_852_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_853_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_854_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_855_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_856_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_857_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_858_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_859_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_85_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_860_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_861_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_862_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_863_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_864_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_865_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_866_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_867_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_868_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_869_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_86_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_870_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_871_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_872_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_873_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_874_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_875_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_876_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_877_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_87_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_88_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_89_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_90_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_91_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_92_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_942_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_943_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_944_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_945_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_946_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_947_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_948_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_949_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_950_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_951_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_952_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_953_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_954_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_955_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_956_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_957_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_958_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_959_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_95_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_960_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_961_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_962_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_963_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_964_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_965_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_966_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_967_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_968_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_969_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_970_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_971_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_972_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_973_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_974_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_975_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_976_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_977_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_978_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_979_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_980_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_981_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_982_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_983_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_984_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_985_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_986_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_987_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_988_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_989_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_98_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_990_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_991_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_992_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_993_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_994_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_995_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_996_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_997_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_998_n_0\ : STD_LOGIC;
  signal \max_zone_color1[6]_i_999_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_100_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_102_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_103_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_105_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_106_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_108_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_109_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_111_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_112_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_114_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_115_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_121_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_122_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_123_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_124_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_129_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_130_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_131_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_132_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_137_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_138_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_139_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_140_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_145_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_146_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_147_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_148_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_153_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_154_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_155_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_156_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_161_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_162_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_163_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_164_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_169_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_170_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_171_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_172_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_177_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_178_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_179_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_180_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_188_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_190_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_191_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_193_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_194_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_196_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_197_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_199_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_19_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_19_n_1\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_19_n_2\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_19_n_3\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_200_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_202_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_203_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_205_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_206_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_208_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_209_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_211_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_212_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_218_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_219_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_220_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_221_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_226_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_227_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_228_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_229_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_234_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_235_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_236_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_237_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_242_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_243_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_244_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_245_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_250_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_251_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_252_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_253_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_258_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_259_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_260_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_261_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_266_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_267_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_268_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_269_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_274_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_275_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_276_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_277_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_278_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_279_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_280_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_281_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_282_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_283_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_284_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_285_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_286_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_287_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_288_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_289_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_290_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_291_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_292_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_293_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_294_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_295_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_296_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_297_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_298_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_299_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_300_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_301_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_302_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_303_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_304_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_305_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_306_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_307_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_308_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_309_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_310_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_311_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_312_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_313_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_314_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_315_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_316_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_317_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_318_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_319_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_320_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_321_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_322_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_323_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_324_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_325_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_326_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_327_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_328_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_329_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_330_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_331_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_332_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_333_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_334_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_335_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_336_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_337_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_338_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_339_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_340_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_341_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_342_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_343_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_345_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_346_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_348_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_349_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_351_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_352_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_354_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_355_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_357_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_358_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_360_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_361_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_363_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_364_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_36_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_36_n_1\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_36_n_2\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_36_n_3\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_370_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_371_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_372_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_373_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_378_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_379_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_380_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_381_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_386_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_387_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_388_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_389_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_394_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_395_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_396_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_397_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_402_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_403_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_404_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_405_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_410_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_411_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_412_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_413_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_418_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_419_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_420_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_421_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_426_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_427_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_428_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_429_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_430_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_431_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_432_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_433_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_434_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_435_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_436_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_437_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_438_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_439_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_440_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_441_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_442_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_443_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_444_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_445_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_446_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_447_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_448_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_449_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_450_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_451_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_452_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_453_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_454_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_455_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_456_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_457_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_458_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_459_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_460_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_461_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_462_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_463_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_464_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_465_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_466_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_467_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_468_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_469_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_470_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_471_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_472_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_473_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_474_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_475_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_476_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_477_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_478_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_479_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_480_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_481_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_482_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_483_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_484_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_485_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_486_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_487_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_488_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_489_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_490_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_491_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_492_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_493_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_53_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_54_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_56_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_57_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_59_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_60_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_626_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_627_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_628_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_629_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_62_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_634_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_635_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_636_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_637_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_63_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_642_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_643_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_644_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_645_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_650_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_651_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_652_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_653_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_658_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_659_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_65_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_660_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_661_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_666_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_667_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_668_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_669_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_66_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_674_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_675_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_676_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_677_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_682_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_683_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_684_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_685_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_686_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_687_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_688_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_689_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_68_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_690_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_691_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_692_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_693_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_694_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_695_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_696_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_697_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_698_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_699_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_69_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_700_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_701_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_702_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_703_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_704_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_705_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_706_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_707_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_708_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_709_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_710_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_711_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_712_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_713_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_714_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_715_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_716_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_717_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_718_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_719_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_71_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_720_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_721_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_722_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_723_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_724_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_725_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_726_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_727_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_728_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_729_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_72_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_730_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_731_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_732_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_733_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_734_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_735_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_736_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_737_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_738_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_739_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_740_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_741_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_742_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_743_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_744_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_745_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_746_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_747_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_748_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_749_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_74_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_75_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_878_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_879_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_880_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_881_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_882_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_883_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_884_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_885_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_886_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_887_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_888_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_889_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_890_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_891_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_892_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_893_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_894_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_895_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_896_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_897_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_898_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_899_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_900_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_901_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_902_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_903_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_904_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_905_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_906_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_907_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_908_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_909_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_910_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_911_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_912_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_913_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_914_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_915_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_916_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_917_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_918_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_919_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_920_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_921_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_922_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_923_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_924_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_925_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_926_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_927_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_928_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_929_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_930_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_931_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_932_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_933_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_934_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_935_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_936_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_937_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_938_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_939_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_93_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_940_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_941_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_94_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_96_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_97_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_99_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_9_n_1\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_9_n_2\ : STD_LOGIC;
  signal \max_zone_color1_reg[6]_i_9_n_3\ : STD_LOGIC;
  signal \max_zone_color1_reg_n_0_[0]\ : STD_LOGIC;
  signal \max_zone_color1_reg_n_0_[1]\ : STD_LOGIC;
  signal \max_zone_color1_reg_n_0_[2]\ : STD_LOGIC;
  signal \max_zone_color1_reg_n_0_[3]\ : STD_LOGIC;
  signal \max_zone_color1_reg_n_0_[4]\ : STD_LOGIC;
  signal \max_zone_color1_reg_n_0_[5]\ : STD_LOGIC;
  signal \max_zone_color1_reg_n_0_[6]\ : STD_LOGIC;
  signal max_zone_color2 : STD_LOGIC;
  signal max_zone_color21 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \max_zone_color2[6]_i_1000_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1001_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1002_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1003_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1004_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1005_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1006_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1007_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1008_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1009_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_100_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1010_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1011_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1012_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1013_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1014_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1015_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1016_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1017_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1018_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1019_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1020_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1021_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1022_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1023_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1024_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1025_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1026_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1027_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1028_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1029_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1030_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1031_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1032_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1033_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1034_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1035_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1036_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1037_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1038_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1039_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_103_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1040_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1041_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1042_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1043_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1044_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1045_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1046_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1047_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1048_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1049_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1050_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1051_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1052_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1053_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1054_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1055_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1056_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1057_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1058_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1059_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1060_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1061_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1062_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1063_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1064_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1065_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1066_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1067_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1068_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1069_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_106_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1070_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1071_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1072_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1073_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1074_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1075_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1076_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1077_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1078_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1079_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1080_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1081_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1082_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1083_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1084_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1085_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1086_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1087_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1088_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1089_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1090_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1091_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1092_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1093_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1094_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1095_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1096_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1097_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1098_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1099_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_109_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_10_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1100_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1101_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1102_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1103_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1104_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1105_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1106_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1107_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1108_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1109_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_110_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1110_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1111_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1112_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1113_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1114_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1115_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1116_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1117_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1118_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1119_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_111_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1120_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1121_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1122_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1123_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1124_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1125_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1126_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1127_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1128_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1129_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_112_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1130_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1131_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1132_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1133_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1134_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1135_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1136_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1137_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1138_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1139_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_113_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1140_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1141_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1142_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1143_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1144_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1145_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1146_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1147_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1148_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1149_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1150_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1151_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1152_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1153_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1154_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1155_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1156_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1157_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1158_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1159_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1160_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1161_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1162_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1163_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1164_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1165_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1166_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1167_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1168_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1169_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1170_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1171_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1172_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1173_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1174_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1175_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1176_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1177_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1178_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1179_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1180_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1181_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1182_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1183_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1184_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1185_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1186_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1187_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1188_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1189_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_118_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_1190_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_119_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_11_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_120_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_121_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_126_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_127_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_128_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_129_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_134_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_135_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_136_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_137_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_13_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_142_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_143_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_144_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_145_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_14_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_150_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_151_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_152_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_153_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_158_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_159_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_15_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_160_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_161_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_166_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_167_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_168_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_169_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_16_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_174_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_175_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_176_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_177_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_178_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_179_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_17_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_180_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_182_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_185_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_188_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_18_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_191_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_194_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_197_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_19_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_200_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_203_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_206_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_207_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_208_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_209_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_20_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_210_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_215_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_216_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_217_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_218_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_21_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_223_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_224_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_225_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_226_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_22_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_231_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_232_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_233_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_234_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_239_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_23_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_240_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_241_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_242_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_247_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_248_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_249_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_24_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_250_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_255_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_256_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_257_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_258_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_25_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_263_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_264_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_265_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_266_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_26_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_27_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_28_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_30_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_31_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_32_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_337_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_33_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_340_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_343_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_346_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_349_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_34_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_352_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_355_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_358_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_359_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_35_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_360_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_361_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_362_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_367_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_368_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_369_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_36_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_370_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_375_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_376_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_377_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_378_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_37_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_383_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_384_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_385_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_386_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_38_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_391_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_392_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_393_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_394_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_399_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_39_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_400_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_401_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_402_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_407_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_408_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_409_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_40_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_410_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_415_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_416_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_417_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_418_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_41_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_42_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_43_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_44_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_45_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_487_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_488_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_489_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_48_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_490_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_491_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_492_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_493_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_494_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_495_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_496_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_497_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_498_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_499_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_4_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_500_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_501_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_502_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_503_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_504_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_505_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_506_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_507_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_508_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_509_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_510_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_511_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_512_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_513_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_514_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_515_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_516_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_517_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_518_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_519_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_51_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_520_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_521_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_522_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_523_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_524_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_525_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_526_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_527_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_528_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_529_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_530_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_531_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_532_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_533_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_534_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_535_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_536_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_537_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_538_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_539_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_540_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_541_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_542_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_543_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_544_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_545_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_546_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_547_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_548_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_549_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_54_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_550_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_551_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_552_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_553_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_554_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_555_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_556_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_557_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_558_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_559_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_560_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_561_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_562_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_563_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_564_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_565_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_566_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_567_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_568_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_569_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_570_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_571_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_572_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_573_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_574_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_575_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_576_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_577_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_578_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_579_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_57_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_580_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_581_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_582_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_583_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_584_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_585_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_586_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_587_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_588_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_589_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_590_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_591_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_592_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_593_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_594_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_595_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_596_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_597_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_598_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_599_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_5_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_600_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_601_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_602_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_603_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_604_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_605_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_606_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_607_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_608_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_609_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_60_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_610_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_611_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_612_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_613_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_614_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_615_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_616_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_617_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_618_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_623_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_624_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_625_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_626_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_631_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_632_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_633_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_634_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_639_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_63_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_640_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_641_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_642_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_647_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_648_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_649_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_650_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_655_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_656_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_657_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_658_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_663_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_664_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_665_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_666_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_66_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_671_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_672_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_673_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_674_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_69_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_6_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_70_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_71_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_72_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_73_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_743_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_744_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_745_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_746_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_747_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_748_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_749_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_74_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_750_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_751_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_752_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_753_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_754_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_755_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_756_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_757_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_758_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_759_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_75_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_760_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_761_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_762_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_763_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_764_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_765_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_766_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_767_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_768_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_769_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_76_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_770_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_771_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_772_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_773_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_774_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_775_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_776_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_777_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_778_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_779_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_77_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_780_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_781_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_782_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_783_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_784_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_785_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_786_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_787_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_788_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_789_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_78_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_790_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_791_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_792_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_793_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_794_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_795_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_796_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_797_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_798_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_799_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_79_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_7_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_800_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_801_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_802_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_803_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_804_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_805_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_806_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_807_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_808_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_809_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_80_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_810_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_811_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_812_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_813_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_814_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_815_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_816_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_817_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_818_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_819_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_81_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_820_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_821_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_822_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_823_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_824_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_825_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_826_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_827_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_828_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_829_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_82_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_830_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_831_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_832_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_833_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_834_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_835_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_836_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_837_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_838_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_839_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_83_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_840_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_841_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_842_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_843_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_844_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_845_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_846_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_847_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_848_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_849_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_84_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_850_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_851_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_852_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_853_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_854_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_855_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_856_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_857_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_858_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_859_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_85_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_860_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_861_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_862_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_863_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_864_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_865_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_866_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_867_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_868_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_869_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_870_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_88_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_8_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_91_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_935_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_936_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_937_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_938_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_939_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_940_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_941_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_942_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_943_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_944_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_945_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_946_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_947_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_948_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_949_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_94_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_950_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_951_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_952_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_953_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_954_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_955_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_956_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_957_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_958_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_959_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_960_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_961_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_962_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_963_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_964_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_965_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_966_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_967_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_968_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_969_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_970_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_971_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_972_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_973_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_974_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_975_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_976_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_977_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_978_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_979_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_97_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_980_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_981_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_982_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_983_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_984_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_985_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_986_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_987_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_988_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_989_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_990_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_991_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_992_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_993_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_994_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_995_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_996_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_997_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_998_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_999_n_0\ : STD_LOGIC;
  signal \max_zone_color2[6]_i_9_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_101_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_102_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_104_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_105_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_107_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_108_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_114_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_115_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_116_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_117_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_122_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_123_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_124_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_125_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_12_n_1\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_12_n_2\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_12_n_3\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_130_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_131_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_132_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_133_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_138_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_139_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_140_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_141_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_146_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_147_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_148_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_149_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_154_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_155_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_156_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_157_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_162_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_163_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_164_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_165_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_170_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_171_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_172_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_173_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_181_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_183_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_184_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_186_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_187_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_189_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_190_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_192_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_193_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_195_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_196_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_198_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_199_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_201_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_202_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_204_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_205_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_211_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_212_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_213_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_214_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_219_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_220_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_221_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_222_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_227_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_228_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_229_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_230_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_235_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_236_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_237_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_238_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_243_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_244_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_245_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_246_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_251_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_252_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_253_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_254_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_259_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_260_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_261_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_262_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_267_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_268_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_269_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_270_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_271_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_272_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_273_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_274_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_275_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_276_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_277_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_278_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_279_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_280_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_281_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_282_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_283_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_284_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_285_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_286_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_287_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_288_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_289_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_290_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_291_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_292_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_293_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_294_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_295_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_296_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_297_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_298_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_299_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_29_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_29_n_1\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_29_n_2\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_29_n_3\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_300_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_301_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_302_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_303_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_304_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_305_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_306_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_307_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_308_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_309_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_310_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_311_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_312_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_313_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_314_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_315_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_316_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_317_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_318_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_319_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_320_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_321_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_322_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_323_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_324_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_325_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_326_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_327_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_328_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_329_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_330_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_331_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_332_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_333_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_334_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_335_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_336_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_338_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_339_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_341_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_342_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_344_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_345_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_347_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_348_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_350_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_351_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_353_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_354_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_356_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_357_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_363_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_364_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_365_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_366_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_371_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_372_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_373_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_374_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_379_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_380_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_381_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_382_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_387_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_388_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_389_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_390_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_395_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_396_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_397_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_398_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_403_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_404_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_405_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_406_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_411_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_412_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_413_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_414_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_419_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_420_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_421_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_422_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_423_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_424_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_425_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_426_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_427_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_428_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_429_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_430_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_431_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_432_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_433_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_434_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_435_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_436_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_437_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_438_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_439_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_440_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_441_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_442_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_443_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_444_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_445_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_446_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_447_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_448_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_449_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_450_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_451_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_452_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_453_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_454_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_455_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_456_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_457_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_458_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_459_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_460_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_461_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_462_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_463_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_464_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_465_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_466_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_467_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_468_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_469_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_46_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_470_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_471_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_472_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_473_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_474_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_475_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_476_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_477_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_478_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_479_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_47_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_480_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_481_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_482_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_483_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_484_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_485_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_486_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_49_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_50_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_52_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_53_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_55_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_56_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_58_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_59_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_619_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_61_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_620_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_621_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_622_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_627_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_628_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_629_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_62_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_630_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_635_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_636_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_637_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_638_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_643_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_644_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_645_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_646_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_64_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_651_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_652_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_653_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_654_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_659_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_65_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_660_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_661_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_662_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_667_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_668_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_669_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_670_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_675_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_676_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_677_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_678_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_679_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_67_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_680_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_681_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_682_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_683_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_684_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_685_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_686_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_687_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_688_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_689_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_68_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_690_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_691_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_692_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_693_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_694_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_695_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_696_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_697_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_698_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_699_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_700_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_701_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_702_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_703_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_704_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_705_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_706_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_707_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_708_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_709_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_710_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_711_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_712_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_713_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_714_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_715_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_716_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_717_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_718_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_719_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_720_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_721_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_722_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_723_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_724_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_725_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_726_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_727_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_728_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_729_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_730_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_731_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_732_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_733_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_734_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_735_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_736_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_737_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_738_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_739_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_740_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_741_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_742_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_86_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_871_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_872_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_873_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_874_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_875_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_876_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_877_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_878_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_879_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_87_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_880_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_881_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_882_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_883_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_884_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_885_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_886_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_887_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_888_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_889_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_890_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_891_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_892_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_893_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_894_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_895_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_896_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_897_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_898_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_899_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_89_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_900_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_901_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_902_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_903_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_904_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_905_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_906_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_907_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_908_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_909_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_90_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_910_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_911_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_912_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_913_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_914_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_915_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_916_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_917_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_918_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_919_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_920_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_921_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_922_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_923_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_924_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_925_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_926_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_927_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_928_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_929_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_92_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_930_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_931_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_932_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_933_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_934_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_93_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_95_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_96_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_98_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg[6]_i_99_n_0\ : STD_LOGIC;
  signal \max_zone_color2_reg_n_0_[0]\ : STD_LOGIC;
  signal \max_zone_color2_reg_n_0_[1]\ : STD_LOGIC;
  signal \max_zone_color2_reg_n_0_[2]\ : STD_LOGIC;
  signal \max_zone_color2_reg_n_0_[3]\ : STD_LOGIC;
  signal \max_zone_color2_reg_n_0_[4]\ : STD_LOGIC;
  signal \max_zone_color2_reg_n_0_[5]\ : STD_LOGIC;
  signal \max_zone_color2_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal red_flag : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^s_axis_tuser_0\ : STD_LOGIC;
  signal u_color_detect_n_1 : STD_LOGIC;
  signal \v_cnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \v_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \v_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal v_cnt_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal zone_count_color1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color1[1][0]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_5_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_6_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][0]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_100_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_101_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_102_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_103_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_104_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_105_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_106_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_107_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_108_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_109_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_110_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_111_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_112_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_113_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_114_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_115_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_116_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_117_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_118_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_119_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_120_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_121_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_122_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_123_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_124_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_125_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_126_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_127_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_128_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_129_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_130_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_131_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_132_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_133_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_134_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_135_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_136_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_137_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_58_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_59_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_60_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_61_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_62_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_63_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_64_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_65_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_66_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_67_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_68_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_69_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_70_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_71_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_72_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_73_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_74_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_75_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_76_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_77_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_78_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_79_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_80_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_81_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_82_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_83_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_84_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_85_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_86_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_87_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_88_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_89_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_90_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_91_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_92_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_93_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_94_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_95_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_96_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_97_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_98_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][12]_i_99_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_100_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_101_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_102_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_103_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_104_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_105_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_106_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_107_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_108_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_109_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_110_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_111_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_112_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_113_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_114_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_115_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_116_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_117_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_118_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_119_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_120_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_121_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_122_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_123_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_124_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_125_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_126_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_127_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_128_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_129_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_130_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_131_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_132_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_133_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_134_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_135_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_136_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_137_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_58_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_59_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_60_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_61_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_62_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_63_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_64_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_65_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_66_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_67_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_68_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_69_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_70_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_71_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_72_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_73_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_74_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_75_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_76_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_77_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_78_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_79_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_80_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_81_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_82_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_83_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_84_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_85_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_86_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_87_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_88_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_89_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_90_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_91_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_92_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_93_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_94_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_95_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_96_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_97_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_98_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][16]_i_99_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_100_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_101_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_102_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_103_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_104_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_105_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_106_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_107_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_108_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_109_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_110_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_111_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_112_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_113_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_114_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_115_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_116_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_117_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_118_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_119_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_120_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_121_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_122_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_123_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_124_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_125_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_126_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_127_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_128_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_129_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_130_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_131_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_132_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_133_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_134_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_135_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_136_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_137_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_58_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_59_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_60_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_61_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_62_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_63_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_64_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_65_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_66_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_67_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_68_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_69_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_70_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_71_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_72_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_73_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_74_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_75_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_76_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_77_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_78_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_79_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_80_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_81_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_82_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_83_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_84_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_85_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_86_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_87_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_88_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_89_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_90_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_91_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_92_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_93_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_94_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_95_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_96_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_97_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_98_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][20]_i_99_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_100_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_101_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_102_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_103_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_104_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_105_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_106_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_107_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_108_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_109_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_110_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_111_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_112_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_113_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_114_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_115_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_116_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_117_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_118_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_119_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_120_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_121_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_122_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_123_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_124_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_125_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_126_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_127_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_128_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_129_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_130_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_131_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_132_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_133_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_134_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_135_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_136_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_137_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_58_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_59_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_60_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_61_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_62_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_63_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_64_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_65_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_66_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_67_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_68_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_69_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_70_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_71_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_72_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_73_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_74_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_75_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_76_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_77_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_78_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_79_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_80_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_81_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_82_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_83_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_84_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_85_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_86_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_87_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_88_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_89_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_90_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_91_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_92_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_93_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_94_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_95_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_96_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_97_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_98_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][24]_i_99_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_100_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_101_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_102_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_103_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_104_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_105_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_106_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_107_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_108_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_109_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_110_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_111_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_112_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_113_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_114_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_115_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_116_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_117_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_118_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_119_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_120_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_121_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_122_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_123_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_124_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_125_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_126_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_127_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_128_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_129_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_130_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_131_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_132_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_133_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_134_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_135_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_136_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_137_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_58_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_59_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_60_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_61_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_62_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_63_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_64_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_65_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_66_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_67_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_68_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_69_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_70_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_71_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_72_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_73_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_74_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_75_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_76_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_77_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_78_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_79_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_80_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_81_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_82_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_83_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_84_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_85_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_86_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_87_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_88_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_89_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_90_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_91_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_92_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_93_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_94_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_95_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_96_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_97_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_98_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][28]_i_99_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_100_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_101_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_102_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_103_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_104_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_105_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_106_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_107_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_48_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_49_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_50_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_51_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_52_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_53_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_54_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_55_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_56_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_57_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_58_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_59_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_60_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_61_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_62_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_63_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_64_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_65_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_66_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_67_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_68_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_69_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_70_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_71_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_72_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_73_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_74_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_75_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_76_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_77_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_78_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_79_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_80_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_81_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_82_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_83_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_84_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_85_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_86_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_87_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_88_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_89_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_90_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_91_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_92_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_93_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_94_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_95_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_96_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_97_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_98_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][31]_i_99_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_100_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_101_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_102_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_103_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_104_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_105_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_106_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_107_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_108_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_109_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_110_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_111_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_112_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_113_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_114_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_115_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_116_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_117_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_118_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_119_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_120_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_121_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_122_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_123_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_124_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_125_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_126_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_127_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_128_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_129_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_130_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_131_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_132_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_133_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_134_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_135_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_136_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_137_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_138_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_59_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_60_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_61_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_62_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_63_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_64_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_65_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_66_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_67_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_68_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_69_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_70_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_71_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_72_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_73_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_74_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_75_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_76_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_77_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_78_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_79_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_80_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_81_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_82_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_83_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_84_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_85_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_86_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_87_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_88_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_89_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_90_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_91_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_92_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_93_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_94_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_95_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_96_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_97_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_98_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_99_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][4]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_100_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_101_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_102_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_103_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_104_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_105_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_106_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_107_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_108_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_109_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_110_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_111_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_112_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_113_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_114_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_115_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_116_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_117_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_118_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_119_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_120_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_121_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_122_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_123_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_124_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_125_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_126_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_127_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_128_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_129_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_130_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_131_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_132_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_133_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_134_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_135_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_136_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_137_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_58_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_59_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_60_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_61_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_62_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_63_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_64_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_65_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_66_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_67_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_68_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_69_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_70_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_71_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_72_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_73_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_74_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_75_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_76_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_77_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_78_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_79_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_80_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_81_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_82_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_83_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_84_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_85_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_86_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_87_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_88_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_89_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_90_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_91_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_92_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_93_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_94_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_95_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_96_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_97_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_98_n_0\ : STD_LOGIC;
  signal \zone_count_color1[1][8]_i_99_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][0]_i_4_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_1_n_1\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_1_n_2\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_1_n_3\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_35_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_36_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_37_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_38_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_39_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_40_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_41_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_42_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_43_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_44_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_45_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_46_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_47_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_48_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_49_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_50_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_51_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_52_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_53_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_54_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_55_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_56_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_57_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_6_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][12]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_1_n_1\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_1_n_2\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_1_n_3\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_35_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_36_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_37_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_38_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_39_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_40_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_41_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_42_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_43_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_44_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_45_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_46_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_47_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_48_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_49_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_50_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_51_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_52_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_53_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_54_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_55_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_56_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_57_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_6_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][16]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_1_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_1_n_1\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_1_n_2\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_1_n_3\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_35_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_36_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_37_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_38_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_39_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_40_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_41_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_42_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_43_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_44_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_45_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_46_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_47_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_48_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_49_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_50_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_51_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_52_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_53_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_54_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_55_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_56_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_57_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_6_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][20]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_1_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_1_n_1\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_1_n_2\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_1_n_3\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_35_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_36_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_37_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_38_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_39_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_40_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_41_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_42_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_43_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_44_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_45_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_46_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_47_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_48_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_49_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_50_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_51_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_52_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_53_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_54_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_55_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_56_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_57_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_6_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][24]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_1_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_1_n_1\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_1_n_2\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_1_n_3\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_35_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_36_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_37_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_38_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_39_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_40_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_41_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_42_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_43_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_44_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_45_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_46_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_47_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_48_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_49_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_50_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_51_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_52_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_53_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_54_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_55_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_56_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_57_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_6_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][28]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_35_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_36_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_37_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_38_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_39_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_3_n_2\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_3_n_3\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_40_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_41_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_42_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_43_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_44_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_45_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_46_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_47_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][31]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_1_n_1\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_1_n_2\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_1_n_3\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_35_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_36_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_37_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_38_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_39_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_40_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_41_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_42_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_43_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_44_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_45_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_46_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_47_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_48_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_49_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_50_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_51_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_52_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_53_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_54_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_55_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_56_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_57_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_58_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][4]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_1_n_1\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_1_n_2\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_1_n_3\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_35_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_36_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_37_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_38_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_39_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_40_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_41_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_42_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_43_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_44_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_45_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_46_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_47_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_48_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_49_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_50_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_51_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_52_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_53_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_54_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_55_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_56_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_57_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_6_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg[1][8]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[10][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[11][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[12][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[13][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[14][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[15][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[16][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[17][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[18][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[19][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[20][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[21][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[22][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[23][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[24][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[25][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[26][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[27][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[28][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[29][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[30][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[31][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[32][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[33][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[34][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[35][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[36][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[37][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[38][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[39][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[40][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[41][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[42][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[43][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[44][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[45][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[46][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[47][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[48][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[49][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[4][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[50][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[51][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[52][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[53][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[54][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[55][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[56][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[57][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[58][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[59][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[5][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[60][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[61][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[62][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[63][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[64][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[65][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[66][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[67][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[68][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[69][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[6][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[70][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[71][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[72][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[73][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[74][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[75][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[76][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[77][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[78][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[79][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[7][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[8][9]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][0]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][10]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][11]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][12]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][13]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][14]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][15]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][16]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][17]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][18]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][19]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][1]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][20]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][21]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][22]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][23]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][24]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][25]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][26]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][27]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][28]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][29]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][2]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][30]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][31]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][3]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][4]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][5]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][6]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][7]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][8]\ : STD_LOGIC;
  signal \zone_count_color1_reg_n_0_[9][9]\ : STD_LOGIC;
  signal zone_count_color2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2[1][0]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_5_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_6_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][0]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_100_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_101_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_102_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_103_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_104_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_105_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_106_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_107_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_108_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_109_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_110_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_111_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_112_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_113_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_114_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_115_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_116_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_117_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_118_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_119_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_120_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_121_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_122_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_123_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_124_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_125_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_126_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_127_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_128_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_129_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_130_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_131_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_132_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_133_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_134_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_135_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_136_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_137_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_58_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_59_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_60_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_61_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_62_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_63_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_64_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_65_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_66_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_67_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_68_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_69_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_70_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_71_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_72_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_73_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_74_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_75_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_76_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_77_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_78_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_79_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_80_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_81_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_82_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_83_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_84_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_85_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_86_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_87_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_88_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_89_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_90_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_91_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_92_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_93_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_94_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_95_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_96_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_97_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_98_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][12]_i_99_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_100_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_101_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_102_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_103_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_104_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_105_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_106_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_107_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_108_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_109_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_110_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_111_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_112_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_113_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_114_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_115_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_116_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_117_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_118_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_119_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_120_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_121_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_122_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_123_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_124_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_125_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_126_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_127_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_128_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_129_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_130_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_131_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_132_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_133_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_134_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_135_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_136_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_137_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_58_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_59_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_60_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_61_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_62_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_63_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_64_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_65_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_66_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_67_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_68_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_69_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_70_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_71_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_72_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_73_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_74_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_75_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_76_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_77_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_78_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_79_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_80_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_81_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_82_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_83_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_84_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_85_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_86_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_87_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_88_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_89_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_90_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_91_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_92_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_93_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_94_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_95_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_96_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_97_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_98_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][16]_i_99_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_100_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_101_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_102_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_103_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_104_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_105_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_106_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_107_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_108_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_109_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_110_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_111_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_112_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_113_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_114_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_115_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_116_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_117_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_118_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_119_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_120_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_121_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_122_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_123_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_124_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_125_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_126_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_127_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_128_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_129_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_130_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_131_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_132_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_133_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_134_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_135_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_136_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_137_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_58_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_59_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_60_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_61_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_62_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_63_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_64_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_65_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_66_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_67_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_68_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_69_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_70_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_71_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_72_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_73_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_74_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_75_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_76_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_77_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_78_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_79_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_80_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_81_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_82_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_83_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_84_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_85_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_86_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_87_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_88_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_89_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_90_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_91_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_92_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_93_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_94_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_95_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_96_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_97_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_98_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][20]_i_99_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_100_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_101_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_102_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_103_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_104_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_105_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_106_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_107_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_108_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_109_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_110_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_111_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_112_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_113_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_114_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_115_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_116_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_117_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_118_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_119_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_120_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_121_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_122_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_123_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_124_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_125_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_126_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_127_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_128_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_129_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_130_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_131_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_132_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_133_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_134_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_135_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_136_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_137_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_58_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_59_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_60_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_61_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_62_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_63_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_64_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_65_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_66_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_67_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_68_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_69_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_70_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_71_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_72_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_73_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_74_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_75_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_76_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_77_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_78_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_79_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_80_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_81_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_82_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_83_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_84_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_85_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_86_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_87_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_88_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_89_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_90_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_91_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_92_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_93_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_94_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_95_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_96_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_97_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_98_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][24]_i_99_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_100_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_101_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_102_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_103_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_104_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_105_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_106_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_107_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_108_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_109_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_110_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_111_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_112_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_113_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_114_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_115_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_116_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_117_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_118_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_119_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_120_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_121_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_122_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_123_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_124_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_125_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_126_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_127_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_128_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_129_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_130_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_131_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_132_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_133_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_134_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_135_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_136_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_137_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_58_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_59_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_60_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_61_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_62_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_63_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_64_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_65_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_66_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_67_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_68_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_69_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_70_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_71_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_72_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_73_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_74_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_75_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_76_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_77_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_78_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_79_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_80_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_81_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_82_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_83_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_84_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_85_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_86_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_87_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_88_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_89_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_90_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_91_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_92_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_93_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_94_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_95_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_96_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_97_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_98_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][28]_i_99_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_100_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_101_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_102_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_103_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_104_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_45_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_46_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_47_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_48_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_49_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_50_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_51_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_52_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_53_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_54_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_55_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_56_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_57_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_58_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_59_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_60_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_61_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_62_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_63_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_64_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_65_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_66_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_67_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_68_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_69_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_70_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_71_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_72_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_73_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_74_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_75_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_76_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_77_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_78_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_79_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_80_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_81_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_82_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_83_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_84_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_85_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_86_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_87_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_88_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_89_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_90_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_91_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_92_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_93_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_94_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_95_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_96_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_97_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_98_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][31]_i_99_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_100_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_101_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_102_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_103_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_104_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_105_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_106_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_107_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_108_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_109_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_110_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_111_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_112_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_113_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_114_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_115_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_116_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_117_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_118_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_119_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_120_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_121_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_122_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_123_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_124_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_125_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_126_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_127_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_128_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_129_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_130_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_131_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_132_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_133_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_134_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_135_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_136_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_137_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_138_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_59_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_60_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_61_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_62_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_63_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_64_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_65_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_66_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_67_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_68_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_69_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_70_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_71_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_72_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_73_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_74_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_75_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_76_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_77_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_78_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_79_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_80_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_81_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_82_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_83_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_84_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_85_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_86_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_87_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_88_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_89_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_90_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_91_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_92_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_93_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_94_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_95_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_96_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_97_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_98_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_99_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][4]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_100_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_101_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_102_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_103_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_104_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_105_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_106_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_107_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_108_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_109_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_110_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_111_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_112_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_113_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_114_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_115_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_116_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_117_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_118_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_119_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_11_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_120_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_121_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_122_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_123_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_124_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_125_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_126_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_127_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_128_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_129_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_130_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_131_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_132_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_133_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_134_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_135_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_136_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_137_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_14_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_58_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_59_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_60_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_61_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_62_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_63_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_64_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_65_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_66_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_67_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_68_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_69_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_70_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_71_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_72_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_73_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_74_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_75_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_76_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_77_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_78_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_79_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_80_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_81_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_82_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_83_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_84_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_85_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_86_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_87_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_88_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_89_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_8_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_90_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_91_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_92_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_93_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_94_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_95_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_96_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_97_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_98_n_0\ : STD_LOGIC;
  signal \zone_count_color2[1][8]_i_99_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[0]_79\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[10]_9\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[11]_10\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[12]_11\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[13]_12\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[14]_13\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[15]_14\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[16]_15\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[17]_16\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[18]_17\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[19]_18\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][0]_i_4_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_1_n_1\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_1_n_2\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_1_n_3\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_35_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_36_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_37_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_38_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_39_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_40_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_41_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_42_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_43_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_44_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_45_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_46_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_47_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_48_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_49_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_50_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_51_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_52_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_53_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_54_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_55_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_56_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_57_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_6_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][12]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_1_n_1\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_1_n_2\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_1_n_3\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_35_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_36_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_37_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_38_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_39_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_40_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_41_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_42_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_43_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_44_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_45_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_46_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_47_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_48_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_49_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_50_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_51_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_52_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_53_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_54_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_55_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_56_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_57_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_6_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][16]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_1_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_1_n_1\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_1_n_2\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_1_n_3\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_35_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_36_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_37_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_38_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_39_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_40_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_41_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_42_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_43_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_44_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_45_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_46_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_47_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_48_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_49_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_50_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_51_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_52_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_53_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_54_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_55_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_56_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_57_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_6_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][20]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_1_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_1_n_1\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_1_n_2\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_1_n_3\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_35_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_36_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_37_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_38_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_39_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_40_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_41_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_42_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_43_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_44_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_45_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_46_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_47_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_48_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_49_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_50_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_51_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_52_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_53_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_54_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_55_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_56_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_57_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_6_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][24]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_1_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_1_n_1\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_1_n_2\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_1_n_3\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_35_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_36_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_37_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_38_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_39_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_40_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_41_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_42_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_43_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_44_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_45_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_46_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_47_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_48_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_49_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_50_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_51_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_52_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_53_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_54_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_55_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_56_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_57_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_6_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][28]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_17_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_2_n_2\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_2_n_3\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_35_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_36_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_37_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_38_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_39_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_40_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_41_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_42_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_43_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_44_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_6_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][31]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_10_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_13_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_16_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_1_n_1\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_1_n_2\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_1_n_3\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_35_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_36_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_37_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_38_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_39_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_40_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_41_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_42_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_43_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_44_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_45_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_46_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_47_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_48_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_49_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_50_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_51_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_52_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_53_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_54_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_55_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_56_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_57_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_58_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][4]_i_7_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_12_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_15_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_18_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_19_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_1_n_1\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_1_n_2\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_1_n_3\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_20_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_21_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_22_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_23_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_24_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_25_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_26_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_27_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_28_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_29_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_30_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_31_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_32_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_33_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_34_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_35_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_36_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_37_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_38_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_39_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_40_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_41_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_42_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_43_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_44_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_45_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_46_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_47_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_48_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_49_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_50_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_51_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_52_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_53_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_54_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_55_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_56_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_57_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_6_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1][8]_i_9_n_0\ : STD_LOGIC;
  signal \zone_count_color2_reg[1]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[20]_19\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[21]_20\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[22]_21\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[23]_22\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[24]_23\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[25]_24\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[26]_25\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[27]_26\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[28]_27\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[29]_28\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[2]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[30]_29\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[31]_30\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[32]_31\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[33]_32\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[34]_33\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[35]_34\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[36]_35\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[37]_36\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[38]_37\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[39]_38\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[3]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[40]_39\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[41]_40\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[42]_41\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[43]_42\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[44]_43\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[45]_44\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[46]_45\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[47]_46\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[48]_47\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[49]_48\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[4]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[50]_49\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[51]_50\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[52]_51\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[53]_52\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[54]_53\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[55]_54\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[56]_55\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[57]_56\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[58]_57\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[59]_58\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[5]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[60]_59\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[61]_60\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[62]_61\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[63]_62\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[64]_63\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[65]_64\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[66]_65\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[67]_66\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[68]_67\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[69]_68\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[6]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[70]_69\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[71]_70\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[72]_71\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[73]_72\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[74]_73\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[75]_74\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[76]_75\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[77]_76\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[78]_77\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[79]_78\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[7]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[8]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zone_count_color2_reg[9]_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_max_zone_color1_reg[6]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_max_zone_color1_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_max_zone_color1_reg[6]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_max_zone_color1_reg[6]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_max_zone_color2_reg[6]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_max_zone_color2_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_max_zone_color2_reg[6]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_max_zone_color2_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_zone_count_color1_reg[1][31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_zone_count_color1_reg[1][31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_zone_count_color2_reg[1][31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_zone_count_color2_reg[1][31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \blue_flag[0]_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \blue_flag[0]_i_5\ : label is "soft_lutpair64";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \max_zone_color1_reg[0]\ : label is "max_zone_color1_reg[0]";
  attribute ORIG_CELL_NAME of \max_zone_color1_reg[0]_rep\ : label is "max_zone_color1_reg[0]";
  attribute ORIG_CELL_NAME of \max_zone_color1_reg[0]_rep__0\ : label is "max_zone_color1_reg[0]";
  attribute ORIG_CELL_NAME of \max_zone_color1_reg[0]_rep__1\ : label is "max_zone_color1_reg[0]";
  attribute ORIG_CELL_NAME of \max_zone_color1_reg[1]\ : label is "max_zone_color1_reg[1]";
  attribute ORIG_CELL_NAME of \max_zone_color1_reg[1]_rep\ : label is "max_zone_color1_reg[1]";
  attribute ORIG_CELL_NAME of \max_zone_color1_reg[1]_rep__0\ : label is "max_zone_color1_reg[1]";
  attribute ORIG_CELL_NAME of \max_zone_color1_reg[1]_rep__1\ : label is "max_zone_color1_reg[1]";
  attribute ORIG_CELL_NAME of \max_zone_color1_reg[2]\ : label is "max_zone_color1_reg[2]";
  attribute ORIG_CELL_NAME of \max_zone_color1_reg[2]_rep\ : label is "max_zone_color1_reg[2]";
  attribute ORIG_CELL_NAME of \max_zone_color1_reg[2]_rep__0\ : label is "max_zone_color1_reg[2]";
  attribute ORIG_CELL_NAME of \max_zone_color1_reg[2]_rep__1\ : label is "max_zone_color1_reg[2]";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \max_zone_color1_reg[6]_i_19\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \max_zone_color1_reg[6]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \max_zone_color1_reg[6]_i_36\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \max_zone_color1_reg[6]_i_9\ : label is 11;
  attribute ORIG_CELL_NAME of \max_zone_color2_reg[0]\ : label is "max_zone_color2_reg[0]";
  attribute ORIG_CELL_NAME of \max_zone_color2_reg[0]_rep\ : label is "max_zone_color2_reg[0]";
  attribute ORIG_CELL_NAME of \max_zone_color2_reg[0]_rep__0\ : label is "max_zone_color2_reg[0]";
  attribute ORIG_CELL_NAME of \max_zone_color2_reg[0]_rep__1\ : label is "max_zone_color2_reg[0]";
  attribute ORIG_CELL_NAME of \max_zone_color2_reg[1]\ : label is "max_zone_color2_reg[1]";
  attribute ORIG_CELL_NAME of \max_zone_color2_reg[1]_rep\ : label is "max_zone_color2_reg[1]";
  attribute ORIG_CELL_NAME of \max_zone_color2_reg[1]_rep__0\ : label is "max_zone_color2_reg[1]";
  attribute ORIG_CELL_NAME of \max_zone_color2_reg[1]_rep__1\ : label is "max_zone_color2_reg[1]";
  attribute ORIG_CELL_NAME of \max_zone_color2_reg[2]\ : label is "max_zone_color2_reg[2]";
  attribute ORIG_CELL_NAME of \max_zone_color2_reg[2]_rep\ : label is "max_zone_color2_reg[2]";
  attribute ORIG_CELL_NAME of \max_zone_color2_reg[2]_rep__0\ : label is "max_zone_color2_reg[2]";
  attribute ORIG_CELL_NAME of \max_zone_color2_reg[2]_rep__1\ : label is "max_zone_color2_reg[2]";
  attribute COMPARATOR_THRESHOLD of \max_zone_color2_reg[6]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \max_zone_color2_reg[6]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \max_zone_color2_reg[6]_i_29\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \max_zone_color2_reg[6]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \o_color_spi_data[10]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \o_color_spi_data[25]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \o_color_spi_data[26]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \o_color_spi_data[9]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \v_cnt[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \v_cnt[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \v_cnt[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \v_cnt[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \v_cnt[6]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \v_cnt[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \v_cnt[8]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \v_cnt[9]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \zone_count_color1[1][0]_i_11\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \zone_count_color1[1][0]_i_12\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \zone_count_color1[1][0]_i_13\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \zone_count_color1[1][0]_i_14\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \zone_count_color1[1][0]_i_15\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \zone_count_color1[1][0]_i_16\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \zone_count_color1[1][0]_i_17\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \zone_count_color1[1][0]_i_18\ : label is "soft_lutpair67";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \zone_count_color1_reg[1][12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_count_color1_reg[1][16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_count_color1_reg[1][20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_count_color1_reg[1][24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_count_color1_reg[1][28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_count_color1_reg[1][31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_count_color1_reg[1][4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_count_color1_reg[1][8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \zone_count_color2[1][0]_i_11\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \zone_count_color2[1][0]_i_12\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \zone_count_color2[1][0]_i_13\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \zone_count_color2[1][0]_i_14\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \zone_count_color2[1][0]_i_15\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \zone_count_color2[1][0]_i_16\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \zone_count_color2[1][0]_i_17\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \zone_count_color2[1][0]_i_18\ : label is "soft_lutpair71";
  attribute ADDER_THRESHOLD of \zone_count_color2_reg[1][12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_count_color2_reg[1][16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_count_color2_reg[1][20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_count_color2_reg[1][24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_count_color2_reg[1][28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_count_color2_reg[1][31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_count_color2_reg[1][4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \zone_count_color2_reg[1][8]_i_1\ : label is 35;
begin
  E(0) <= \^e\(0);
  s_axis_tuser_0 <= \^s_axis_tuser_0\;
\blue_flag[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => s_axis_tuser,
      I2 => s_axis_tlast,
      I3 => \blue_flag[0]_i_3_n_0\,
      I4 => \blue_flag[0]_i_4_n_0\,
      I5 => \blue_flag[0]_i_5_n_0\,
      O => \blue_flag[0]_i_2_n_0\
    );
\blue_flag[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => v_cnt_reg(5),
      I1 => v_cnt_reg(8),
      I2 => v_cnt_reg(10),
      O => \blue_flag[0]_i_3_n_0\
    );
\blue_flag[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => v_cnt_reg(2),
      I1 => v_cnt_reg(3),
      I2 => v_cnt_reg(0),
      I3 => v_cnt_reg(1),
      O => \blue_flag[0]_i_4_n_0\
    );
\blue_flag[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => v_cnt_reg(9),
      I1 => v_cnt_reg(4),
      I2 => v_cnt_reg(7),
      I3 => v_cnt_reg(6),
      O => \blue_flag[0]_i_5_n_0\
    );
\blue_flag_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \blue_flag[0]_i_2_n_0\,
      D => \max_zone_color1_reg_n_0_[0]\,
      Q => o_color_spi_data(8),
      R => u_color_detect_n_1
    );
\blue_flag_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \blue_flag[0]_i_2_n_0\,
      D => \max_zone_color1_reg_n_0_[1]\,
      Q => blue_flag(1),
      R => u_color_detect_n_1
    );
\blue_flag_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \blue_flag[0]_i_2_n_0\,
      D => \max_zone_color1_reg_n_0_[2]\,
      Q => blue_flag(2),
      R => u_color_detect_n_1
    );
\blue_flag_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \blue_flag[0]_i_2_n_0\,
      D => \max_zone_color1_reg_n_0_[3]\,
      Q => blue_flag(3),
      R => u_color_detect_n_1
    );
\blue_flag_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \blue_flag[0]_i_2_n_0\,
      D => \max_zone_color1_reg_n_0_[4]\,
      Q => blue_flag(4),
      R => u_color_detect_n_1
    );
\blue_flag_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \blue_flag[0]_i_2_n_0\,
      D => \max_zone_color1_reg_n_0_[5]\,
      Q => blue_flag(5),
      R => u_color_detect_n_1
    );
\blue_flag_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \blue_flag[0]_i_2_n_0\,
      D => \max_zone_color1_reg_n_0_[6]\,
      Q => blue_flag(6),
      R => u_color_detect_n_1
    );
\max_zone_color1[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color11(30),
      I1 => \max_zone_color1[6]_i_28_n_0\,
      I2 => \max_zone_color1[6]_i_29_n_0\,
      I3 => max_zone_color11(31),
      O => \max_zone_color1[6]_i_10_n_0\
    );
\max_zone_color1[6]_i_1000\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][13]\,
      I1 => \zone_count_color1_reg_n_0_[26][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][13]\,
      O => \max_zone_color1[6]_i_1000_n_0\
    );
\max_zone_color1[6]_i_1001\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][13]\,
      I1 => \zone_count_color1_reg_n_0_[30][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][13]\,
      O => \max_zone_color1[6]_i_1001_n_0\
    );
\max_zone_color1[6]_i_1002\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][13]\,
      I1 => \zone_count_color1_reg_n_0_[2][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][13]\,
      O => \max_zone_color1[6]_i_1002_n_0\
    );
\max_zone_color1[6]_i_1003\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][13]\,
      I1 => \zone_count_color1_reg_n_0_[6][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][13]\,
      O => \max_zone_color1[6]_i_1003_n_0\
    );
\max_zone_color1[6]_i_1004\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][13]\,
      I1 => \zone_count_color1_reg_n_0_[10][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][13]\,
      O => \max_zone_color1[6]_i_1004_n_0\
    );
\max_zone_color1[6]_i_1005\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][13]\,
      I1 => \zone_count_color1_reg_n_0_[14][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][13]\,
      O => \max_zone_color1[6]_i_1005_n_0\
    );
\max_zone_color1[6]_i_1006\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][10]\,
      I1 => \zone_count_color1_reg_n_0_[50][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][10]\,
      O => \max_zone_color1[6]_i_1006_n_0\
    );
\max_zone_color1[6]_i_1007\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][10]\,
      I1 => \zone_count_color1_reg_n_0_[54][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][10]\,
      O => \max_zone_color1[6]_i_1007_n_0\
    );
\max_zone_color1[6]_i_1008\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][10]\,
      I1 => \zone_count_color1_reg_n_0_[58][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][10]\,
      O => \max_zone_color1[6]_i_1008_n_0\
    );
\max_zone_color1[6]_i_1009\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][10]\,
      I1 => \zone_count_color1_reg_n_0_[62][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][10]\,
      O => \max_zone_color1[6]_i_1009_n_0\
    );
\max_zone_color1[6]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_234_n_0\,
      I1 => \max_zone_color1_reg[6]_i_235_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_236_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_237_n_0\,
      O => \max_zone_color1[6]_i_101_n_0\
    );
\max_zone_color1[6]_i_1010\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][10]\,
      I1 => \zone_count_color1_reg_n_0_[34][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][10]\,
      O => \max_zone_color1[6]_i_1010_n_0\
    );
\max_zone_color1[6]_i_1011\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][10]\,
      I1 => \zone_count_color1_reg_n_0_[38][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][10]\,
      O => \max_zone_color1[6]_i_1011_n_0\
    );
\max_zone_color1[6]_i_1012\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][10]\,
      I1 => \zone_count_color1_reg_n_0_[42][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][10]\,
      O => \max_zone_color1[6]_i_1012_n_0\
    );
\max_zone_color1[6]_i_1013\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][10]\,
      I1 => \zone_count_color1_reg_n_0_[46][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][10]\,
      O => \max_zone_color1[6]_i_1013_n_0\
    );
\max_zone_color1[6]_i_1014\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][10]\,
      I1 => \zone_count_color1_reg_n_0_[18][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][10]\,
      O => \max_zone_color1[6]_i_1014_n_0\
    );
\max_zone_color1[6]_i_1015\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][10]\,
      I1 => \zone_count_color1_reg_n_0_[22][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][10]\,
      O => \max_zone_color1[6]_i_1015_n_0\
    );
\max_zone_color1[6]_i_1016\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][10]\,
      I1 => \zone_count_color1_reg_n_0_[26][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][10]\,
      O => \max_zone_color1[6]_i_1016_n_0\
    );
\max_zone_color1[6]_i_1017\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][10]\,
      I1 => \zone_count_color1_reg_n_0_[30][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][10]\,
      O => \max_zone_color1[6]_i_1017_n_0\
    );
\max_zone_color1[6]_i_1018\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][10]\,
      I1 => \zone_count_color1_reg_n_0_[2][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][10]\,
      O => \max_zone_color1[6]_i_1018_n_0\
    );
\max_zone_color1[6]_i_1019\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][10]\,
      I1 => \zone_count_color1_reg_n_0_[6][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][10]\,
      O => \max_zone_color1[6]_i_1019_n_0\
    );
\max_zone_color1[6]_i_1020\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][10]\,
      I1 => \zone_count_color1_reg_n_0_[10][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][10]\,
      O => \max_zone_color1[6]_i_1020_n_0\
    );
\max_zone_color1[6]_i_1021\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][10]\,
      I1 => \zone_count_color1_reg_n_0_[14][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][10]\,
      O => \max_zone_color1[6]_i_1021_n_0\
    );
\max_zone_color1[6]_i_1022\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][11]\,
      I1 => \zone_count_color1_reg_n_0_[50][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][11]\,
      O => \max_zone_color1[6]_i_1022_n_0\
    );
\max_zone_color1[6]_i_1023\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][11]\,
      I1 => \zone_count_color1_reg_n_0_[54][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][11]\,
      O => \max_zone_color1[6]_i_1023_n_0\
    );
\max_zone_color1[6]_i_1024\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][11]\,
      I1 => \zone_count_color1_reg_n_0_[58][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][11]\,
      O => \max_zone_color1[6]_i_1024_n_0\
    );
\max_zone_color1[6]_i_1025\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][11]\,
      I1 => \zone_count_color1_reg_n_0_[62][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][11]\,
      O => \max_zone_color1[6]_i_1025_n_0\
    );
\max_zone_color1[6]_i_1026\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][11]\,
      I1 => \zone_count_color1_reg_n_0_[34][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][11]\,
      O => \max_zone_color1[6]_i_1026_n_0\
    );
\max_zone_color1[6]_i_1027\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][11]\,
      I1 => \zone_count_color1_reg_n_0_[38][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][11]\,
      O => \max_zone_color1[6]_i_1027_n_0\
    );
\max_zone_color1[6]_i_1028\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][11]\,
      I1 => \zone_count_color1_reg_n_0_[42][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][11]\,
      O => \max_zone_color1[6]_i_1028_n_0\
    );
\max_zone_color1[6]_i_1029\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][11]\,
      I1 => \zone_count_color1_reg_n_0_[46][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][11]\,
      O => \max_zone_color1[6]_i_1029_n_0\
    );
\max_zone_color1[6]_i_1030\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][11]\,
      I1 => \zone_count_color1_reg_n_0_[18][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][11]\,
      O => \max_zone_color1[6]_i_1030_n_0\
    );
\max_zone_color1[6]_i_1031\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][11]\,
      I1 => \zone_count_color1_reg_n_0_[22][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][11]\,
      O => \max_zone_color1[6]_i_1031_n_0\
    );
\max_zone_color1[6]_i_1032\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][11]\,
      I1 => \zone_count_color1_reg_n_0_[26][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][11]\,
      O => \max_zone_color1[6]_i_1032_n_0\
    );
\max_zone_color1[6]_i_1033\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][11]\,
      I1 => \zone_count_color1_reg_n_0_[30][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][11]\,
      O => \max_zone_color1[6]_i_1033_n_0\
    );
\max_zone_color1[6]_i_1034\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][11]\,
      I1 => \zone_count_color1_reg_n_0_[2][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][11]\,
      O => \max_zone_color1[6]_i_1034_n_0\
    );
\max_zone_color1[6]_i_1035\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][11]\,
      I1 => \zone_count_color1_reg_n_0_[6][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][11]\,
      O => \max_zone_color1[6]_i_1035_n_0\
    );
\max_zone_color1[6]_i_1036\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][11]\,
      I1 => \zone_count_color1_reg_n_0_[10][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][11]\,
      O => \max_zone_color1[6]_i_1036_n_0\
    );
\max_zone_color1[6]_i_1037\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][11]\,
      I1 => \zone_count_color1_reg_n_0_[14][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][11]\,
      O => \max_zone_color1[6]_i_1037_n_0\
    );
\max_zone_color1[6]_i_1038\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][8]\,
      I1 => \zone_count_color1_reg_n_0_[50][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][8]\,
      O => \max_zone_color1[6]_i_1038_n_0\
    );
\max_zone_color1[6]_i_1039\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][8]\,
      I1 => \zone_count_color1_reg_n_0_[54][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][8]\,
      O => \max_zone_color1[6]_i_1039_n_0\
    );
\max_zone_color1[6]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_242_n_0\,
      I1 => \max_zone_color1_reg[6]_i_243_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_244_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_245_n_0\,
      O => \max_zone_color1[6]_i_104_n_0\
    );
\max_zone_color1[6]_i_1040\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][8]\,
      I1 => \zone_count_color1_reg_n_0_[58][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][8]\,
      O => \max_zone_color1[6]_i_1040_n_0\
    );
\max_zone_color1[6]_i_1041\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][8]\,
      I1 => \zone_count_color1_reg_n_0_[62][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][8]\,
      O => \max_zone_color1[6]_i_1041_n_0\
    );
\max_zone_color1[6]_i_1042\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][8]\,
      I1 => \zone_count_color1_reg_n_0_[34][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][8]\,
      O => \max_zone_color1[6]_i_1042_n_0\
    );
\max_zone_color1[6]_i_1043\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][8]\,
      I1 => \zone_count_color1_reg_n_0_[38][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][8]\,
      O => \max_zone_color1[6]_i_1043_n_0\
    );
\max_zone_color1[6]_i_1044\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][8]\,
      I1 => \zone_count_color1_reg_n_0_[42][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][8]\,
      O => \max_zone_color1[6]_i_1044_n_0\
    );
\max_zone_color1[6]_i_1045\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][8]\,
      I1 => \zone_count_color1_reg_n_0_[46][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][8]\,
      O => \max_zone_color1[6]_i_1045_n_0\
    );
\max_zone_color1[6]_i_1046\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][8]\,
      I1 => \zone_count_color1_reg_n_0_[18][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][8]\,
      O => \max_zone_color1[6]_i_1046_n_0\
    );
\max_zone_color1[6]_i_1047\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][8]\,
      I1 => \zone_count_color1_reg_n_0_[22][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][8]\,
      O => \max_zone_color1[6]_i_1047_n_0\
    );
\max_zone_color1[6]_i_1048\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][8]\,
      I1 => \zone_count_color1_reg_n_0_[26][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][8]\,
      O => \max_zone_color1[6]_i_1048_n_0\
    );
\max_zone_color1[6]_i_1049\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][8]\,
      I1 => \zone_count_color1_reg_n_0_[30][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][8]\,
      O => \max_zone_color1[6]_i_1049_n_0\
    );
\max_zone_color1[6]_i_1050\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][8]\,
      I1 => \zone_count_color1_reg_n_0_[2][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][8]\,
      O => \max_zone_color1[6]_i_1050_n_0\
    );
\max_zone_color1[6]_i_1051\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][8]\,
      I1 => \zone_count_color1_reg_n_0_[6][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][8]\,
      O => \max_zone_color1[6]_i_1051_n_0\
    );
\max_zone_color1[6]_i_1052\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][8]\,
      I1 => \zone_count_color1_reg_n_0_[10][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][8]\,
      O => \max_zone_color1[6]_i_1052_n_0\
    );
\max_zone_color1[6]_i_1053\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][8]\,
      I1 => \zone_count_color1_reg_n_0_[14][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][8]\,
      O => \max_zone_color1[6]_i_1053_n_0\
    );
\max_zone_color1[6]_i_1054\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][9]\,
      I1 => \zone_count_color1_reg_n_0_[50][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][9]\,
      O => \max_zone_color1[6]_i_1054_n_0\
    );
\max_zone_color1[6]_i_1055\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][9]\,
      I1 => \zone_count_color1_reg_n_0_[54][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][9]\,
      O => \max_zone_color1[6]_i_1055_n_0\
    );
\max_zone_color1[6]_i_1056\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][9]\,
      I1 => \zone_count_color1_reg_n_0_[58][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][9]\,
      O => \max_zone_color1[6]_i_1056_n_0\
    );
\max_zone_color1[6]_i_1057\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][9]\,
      I1 => \zone_count_color1_reg_n_0_[62][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][9]\,
      O => \max_zone_color1[6]_i_1057_n_0\
    );
\max_zone_color1[6]_i_1058\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][9]\,
      I1 => \zone_count_color1_reg_n_0_[34][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][9]\,
      O => \max_zone_color1[6]_i_1058_n_0\
    );
\max_zone_color1[6]_i_1059\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][9]\,
      I1 => \zone_count_color1_reg_n_0_[38][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][9]\,
      O => \max_zone_color1[6]_i_1059_n_0\
    );
\max_zone_color1[6]_i_1060\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][9]\,
      I1 => \zone_count_color1_reg_n_0_[42][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][9]\,
      O => \max_zone_color1[6]_i_1060_n_0\
    );
\max_zone_color1[6]_i_1061\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][9]\,
      I1 => \zone_count_color1_reg_n_0_[46][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][9]\,
      O => \max_zone_color1[6]_i_1061_n_0\
    );
\max_zone_color1[6]_i_1062\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][9]\,
      I1 => \zone_count_color1_reg_n_0_[18][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][9]\,
      O => \max_zone_color1[6]_i_1062_n_0\
    );
\max_zone_color1[6]_i_1063\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][9]\,
      I1 => \zone_count_color1_reg_n_0_[22][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][9]\,
      O => \max_zone_color1[6]_i_1063_n_0\
    );
\max_zone_color1[6]_i_1064\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][9]\,
      I1 => \zone_count_color1_reg_n_0_[26][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][9]\,
      O => \max_zone_color1[6]_i_1064_n_0\
    );
\max_zone_color1[6]_i_1065\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][9]\,
      I1 => \zone_count_color1_reg_n_0_[30][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][9]\,
      O => \max_zone_color1[6]_i_1065_n_0\
    );
\max_zone_color1[6]_i_1066\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][9]\,
      I1 => \zone_count_color1_reg_n_0_[2][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][9]\,
      O => \max_zone_color1[6]_i_1066_n_0\
    );
\max_zone_color1[6]_i_1067\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][9]\,
      I1 => \zone_count_color1_reg_n_0_[6][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][9]\,
      O => \max_zone_color1[6]_i_1067_n_0\
    );
\max_zone_color1[6]_i_1068\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][9]\,
      I1 => \zone_count_color1_reg_n_0_[10][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][9]\,
      O => \max_zone_color1[6]_i_1068_n_0\
    );
\max_zone_color1[6]_i_1069\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][9]\,
      I1 => \zone_count_color1_reg_n_0_[14][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][9]\,
      O => \max_zone_color1[6]_i_1069_n_0\
    );
\max_zone_color1[6]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_250_n_0\,
      I1 => \max_zone_color1_reg[6]_i_251_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_252_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_253_n_0\,
      O => \max_zone_color1[6]_i_107_n_0\
    );
\max_zone_color1[6]_i_1070\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][6]\,
      I1 => \zone_count_color1_reg_n_0_[50][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][6]\,
      O => \max_zone_color1[6]_i_1070_n_0\
    );
\max_zone_color1[6]_i_1071\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][6]\,
      I1 => \zone_count_color1_reg_n_0_[54][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][6]\,
      O => \max_zone_color1[6]_i_1071_n_0\
    );
\max_zone_color1[6]_i_1072\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][6]\,
      I1 => \zone_count_color1_reg_n_0_[58][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][6]\,
      O => \max_zone_color1[6]_i_1072_n_0\
    );
\max_zone_color1[6]_i_1073\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][6]\,
      I1 => \zone_count_color1_reg_n_0_[62][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][6]\,
      O => \max_zone_color1[6]_i_1073_n_0\
    );
\max_zone_color1[6]_i_1074\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][6]\,
      I1 => \zone_count_color1_reg_n_0_[34][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][6]\,
      O => \max_zone_color1[6]_i_1074_n_0\
    );
\max_zone_color1[6]_i_1075\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][6]\,
      I1 => \zone_count_color1_reg_n_0_[38][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][6]\,
      O => \max_zone_color1[6]_i_1075_n_0\
    );
\max_zone_color1[6]_i_1076\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][6]\,
      I1 => \zone_count_color1_reg_n_0_[42][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][6]\,
      O => \max_zone_color1[6]_i_1076_n_0\
    );
\max_zone_color1[6]_i_1077\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][6]\,
      I1 => \zone_count_color1_reg_n_0_[46][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][6]\,
      O => \max_zone_color1[6]_i_1077_n_0\
    );
\max_zone_color1[6]_i_1078\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][6]\,
      I1 => \zone_count_color1_reg_n_0_[18][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][6]\,
      O => \max_zone_color1[6]_i_1078_n_0\
    );
\max_zone_color1[6]_i_1079\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][6]\,
      I1 => \zone_count_color1_reg_n_0_[22][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][6]\,
      O => \max_zone_color1[6]_i_1079_n_0\
    );
\max_zone_color1[6]_i_1080\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][6]\,
      I1 => \zone_count_color1_reg_n_0_[26][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][6]\,
      O => \max_zone_color1[6]_i_1080_n_0\
    );
\max_zone_color1[6]_i_1081\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][6]\,
      I1 => \zone_count_color1_reg_n_0_[30][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][6]\,
      O => \max_zone_color1[6]_i_1081_n_0\
    );
\max_zone_color1[6]_i_1082\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][6]\,
      I1 => \zone_count_color1_reg_n_0_[2][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][6]\,
      O => \max_zone_color1[6]_i_1082_n_0\
    );
\max_zone_color1[6]_i_1083\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][6]\,
      I1 => \zone_count_color1_reg_n_0_[6][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][6]\,
      O => \max_zone_color1[6]_i_1083_n_0\
    );
\max_zone_color1[6]_i_1084\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][6]\,
      I1 => \zone_count_color1_reg_n_0_[10][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][6]\,
      O => \max_zone_color1[6]_i_1084_n_0\
    );
\max_zone_color1[6]_i_1085\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][6]\,
      I1 => \zone_count_color1_reg_n_0_[14][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][6]\,
      O => \max_zone_color1[6]_i_1085_n_0\
    );
\max_zone_color1[6]_i_1086\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][7]\,
      I1 => \zone_count_color1_reg_n_0_[50][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][7]\,
      O => \max_zone_color1[6]_i_1086_n_0\
    );
\max_zone_color1[6]_i_1087\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][7]\,
      I1 => \zone_count_color1_reg_n_0_[54][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][7]\,
      O => \max_zone_color1[6]_i_1087_n_0\
    );
\max_zone_color1[6]_i_1088\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][7]\,
      I1 => \zone_count_color1_reg_n_0_[58][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][7]\,
      O => \max_zone_color1[6]_i_1088_n_0\
    );
\max_zone_color1[6]_i_1089\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][7]\,
      I1 => \zone_count_color1_reg_n_0_[62][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][7]\,
      O => \max_zone_color1[6]_i_1089_n_0\
    );
\max_zone_color1[6]_i_1090\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][7]\,
      I1 => \zone_count_color1_reg_n_0_[34][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][7]\,
      O => \max_zone_color1[6]_i_1090_n_0\
    );
\max_zone_color1[6]_i_1091\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][7]\,
      I1 => \zone_count_color1_reg_n_0_[38][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][7]\,
      O => \max_zone_color1[6]_i_1091_n_0\
    );
\max_zone_color1[6]_i_1092\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][7]\,
      I1 => \zone_count_color1_reg_n_0_[42][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][7]\,
      O => \max_zone_color1[6]_i_1092_n_0\
    );
\max_zone_color1[6]_i_1093\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][7]\,
      I1 => \zone_count_color1_reg_n_0_[46][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][7]\,
      O => \max_zone_color1[6]_i_1093_n_0\
    );
\max_zone_color1[6]_i_1094\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][7]\,
      I1 => \zone_count_color1_reg_n_0_[18][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][7]\,
      O => \max_zone_color1[6]_i_1094_n_0\
    );
\max_zone_color1[6]_i_1095\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][7]\,
      I1 => \zone_count_color1_reg_n_0_[22][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][7]\,
      O => \max_zone_color1[6]_i_1095_n_0\
    );
\max_zone_color1[6]_i_1096\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][7]\,
      I1 => \zone_count_color1_reg_n_0_[26][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][7]\,
      O => \max_zone_color1[6]_i_1096_n_0\
    );
\max_zone_color1[6]_i_1097\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][7]\,
      I1 => \zone_count_color1_reg_n_0_[30][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][7]\,
      O => \max_zone_color1[6]_i_1097_n_0\
    );
\max_zone_color1[6]_i_1098\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][7]\,
      I1 => \zone_count_color1_reg_n_0_[2][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][7]\,
      O => \max_zone_color1[6]_i_1098_n_0\
    );
\max_zone_color1[6]_i_1099\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][7]\,
      I1 => \zone_count_color1_reg_n_0_[6][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][7]\,
      O => \max_zone_color1[6]_i_1099_n_0\
    );
\max_zone_color1[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color11(28),
      I1 => \max_zone_color1[6]_i_30_n_0\,
      I2 => \max_zone_color1[6]_i_31_n_0\,
      I3 => max_zone_color11(29),
      O => \max_zone_color1[6]_i_11_n_0\
    );
\max_zone_color1[6]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_258_n_0\,
      I1 => \max_zone_color1_reg[6]_i_259_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_260_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_261_n_0\,
      O => \max_zone_color1[6]_i_110_n_0\
    );
\max_zone_color1[6]_i_1100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][7]\,
      I1 => \zone_count_color1_reg_n_0_[10][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][7]\,
      O => \max_zone_color1[6]_i_1100_n_0\
    );
\max_zone_color1[6]_i_1101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][7]\,
      I1 => \zone_count_color1_reg_n_0_[14][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][7]\,
      O => \max_zone_color1[6]_i_1101_n_0\
    );
\max_zone_color1[6]_i_1102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][4]\,
      I1 => \zone_count_color1_reg_n_0_[50][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][4]\,
      O => \max_zone_color1[6]_i_1102_n_0\
    );
\max_zone_color1[6]_i_1103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][4]\,
      I1 => \zone_count_color1_reg_n_0_[54][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][4]\,
      O => \max_zone_color1[6]_i_1103_n_0\
    );
\max_zone_color1[6]_i_1104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][4]\,
      I1 => \zone_count_color1_reg_n_0_[58][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][4]\,
      O => \max_zone_color1[6]_i_1104_n_0\
    );
\max_zone_color1[6]_i_1105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][4]\,
      I1 => \zone_count_color1_reg_n_0_[62][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][4]\,
      O => \max_zone_color1[6]_i_1105_n_0\
    );
\max_zone_color1[6]_i_1106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][4]\,
      I1 => \zone_count_color1_reg_n_0_[34][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][4]\,
      O => \max_zone_color1[6]_i_1106_n_0\
    );
\max_zone_color1[6]_i_1107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][4]\,
      I1 => \zone_count_color1_reg_n_0_[38][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][4]\,
      O => \max_zone_color1[6]_i_1107_n_0\
    );
\max_zone_color1[6]_i_1108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][4]\,
      I1 => \zone_count_color1_reg_n_0_[42][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][4]\,
      O => \max_zone_color1[6]_i_1108_n_0\
    );
\max_zone_color1[6]_i_1109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][4]\,
      I1 => \zone_count_color1_reg_n_0_[46][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][4]\,
      O => \max_zone_color1[6]_i_1109_n_0\
    );
\max_zone_color1[6]_i_1110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][4]\,
      I1 => \zone_count_color1_reg_n_0_[18][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][4]\,
      O => \max_zone_color1[6]_i_1110_n_0\
    );
\max_zone_color1[6]_i_1111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][4]\,
      I1 => \zone_count_color1_reg_n_0_[22][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][4]\,
      O => \max_zone_color1[6]_i_1111_n_0\
    );
\max_zone_color1[6]_i_1112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][4]\,
      I1 => \zone_count_color1_reg_n_0_[26][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][4]\,
      O => \max_zone_color1[6]_i_1112_n_0\
    );
\max_zone_color1[6]_i_1113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][4]\,
      I1 => \zone_count_color1_reg_n_0_[30][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][4]\,
      O => \max_zone_color1[6]_i_1113_n_0\
    );
\max_zone_color1[6]_i_1114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][4]\,
      I1 => \zone_count_color1_reg_n_0_[2][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][4]\,
      O => \max_zone_color1[6]_i_1114_n_0\
    );
\max_zone_color1[6]_i_1115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][4]\,
      I1 => \zone_count_color1_reg_n_0_[6][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][4]\,
      O => \max_zone_color1[6]_i_1115_n_0\
    );
\max_zone_color1[6]_i_1116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][4]\,
      I1 => \zone_count_color1_reg_n_0_[10][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][4]\,
      O => \max_zone_color1[6]_i_1116_n_0\
    );
\max_zone_color1[6]_i_1117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][4]\,
      I1 => \zone_count_color1_reg_n_0_[14][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][4]\,
      O => \max_zone_color1[6]_i_1117_n_0\
    );
\max_zone_color1[6]_i_1118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][5]\,
      I1 => \zone_count_color1_reg_n_0_[50][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][5]\,
      O => \max_zone_color1[6]_i_1118_n_0\
    );
\max_zone_color1[6]_i_1119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][5]\,
      I1 => \zone_count_color1_reg_n_0_[54][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][5]\,
      O => \max_zone_color1[6]_i_1119_n_0\
    );
\max_zone_color1[6]_i_1120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][5]\,
      I1 => \zone_count_color1_reg_n_0_[58][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][5]\,
      O => \max_zone_color1[6]_i_1120_n_0\
    );
\max_zone_color1[6]_i_1121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][5]\,
      I1 => \zone_count_color1_reg_n_0_[62][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][5]\,
      O => \max_zone_color1[6]_i_1121_n_0\
    );
\max_zone_color1[6]_i_1122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][5]\,
      I1 => \zone_count_color1_reg_n_0_[34][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][5]\,
      O => \max_zone_color1[6]_i_1122_n_0\
    );
\max_zone_color1[6]_i_1123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][5]\,
      I1 => \zone_count_color1_reg_n_0_[38][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][5]\,
      O => \max_zone_color1[6]_i_1123_n_0\
    );
\max_zone_color1[6]_i_1124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][5]\,
      I1 => \zone_count_color1_reg_n_0_[42][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][5]\,
      O => \max_zone_color1[6]_i_1124_n_0\
    );
\max_zone_color1[6]_i_1125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][5]\,
      I1 => \zone_count_color1_reg_n_0_[46][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][5]\,
      O => \max_zone_color1[6]_i_1125_n_0\
    );
\max_zone_color1[6]_i_1126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][5]\,
      I1 => \zone_count_color1_reg_n_0_[18][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][5]\,
      O => \max_zone_color1[6]_i_1126_n_0\
    );
\max_zone_color1[6]_i_1127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][5]\,
      I1 => \zone_count_color1_reg_n_0_[22][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][5]\,
      O => \max_zone_color1[6]_i_1127_n_0\
    );
\max_zone_color1[6]_i_1128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][5]\,
      I1 => \zone_count_color1_reg_n_0_[26][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][5]\,
      O => \max_zone_color1[6]_i_1128_n_0\
    );
\max_zone_color1[6]_i_1129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][5]\,
      I1 => \zone_count_color1_reg_n_0_[30][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][5]\,
      O => \max_zone_color1[6]_i_1129_n_0\
    );
\max_zone_color1[6]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_266_n_0\,
      I1 => \max_zone_color1_reg[6]_i_267_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_268_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_269_n_0\,
      O => \max_zone_color1[6]_i_113_n_0\
    );
\max_zone_color1[6]_i_1130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][5]\,
      I1 => \zone_count_color1_reg_n_0_[2][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][5]\,
      O => \max_zone_color1[6]_i_1130_n_0\
    );
\max_zone_color1[6]_i_1131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][5]\,
      I1 => \zone_count_color1_reg_n_0_[6][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][5]\,
      O => \max_zone_color1[6]_i_1131_n_0\
    );
\max_zone_color1[6]_i_1132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][5]\,
      I1 => \zone_count_color1_reg_n_0_[10][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][5]\,
      O => \max_zone_color1[6]_i_1132_n_0\
    );
\max_zone_color1[6]_i_1133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][5]\,
      I1 => \zone_count_color1_reg_n_0_[14][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][5]\,
      O => \max_zone_color1[6]_i_1133_n_0\
    );
\max_zone_color1[6]_i_1134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][2]\,
      I1 => \zone_count_color1_reg_n_0_[50][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][2]\,
      O => \max_zone_color1[6]_i_1134_n_0\
    );
\max_zone_color1[6]_i_1135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][2]\,
      I1 => \zone_count_color1_reg_n_0_[54][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][2]\,
      O => \max_zone_color1[6]_i_1135_n_0\
    );
\max_zone_color1[6]_i_1136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][2]\,
      I1 => \zone_count_color1_reg_n_0_[58][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][2]\,
      O => \max_zone_color1[6]_i_1136_n_0\
    );
\max_zone_color1[6]_i_1137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][2]\,
      I1 => \zone_count_color1_reg_n_0_[62][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][2]\,
      O => \max_zone_color1[6]_i_1137_n_0\
    );
\max_zone_color1[6]_i_1138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][2]\,
      I1 => \zone_count_color1_reg_n_0_[34][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][2]\,
      O => \max_zone_color1[6]_i_1138_n_0\
    );
\max_zone_color1[6]_i_1139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][2]\,
      I1 => \zone_count_color1_reg_n_0_[38][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][2]\,
      O => \max_zone_color1[6]_i_1139_n_0\
    );
\max_zone_color1[6]_i_1140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][2]\,
      I1 => \zone_count_color1_reg_n_0_[42][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][2]\,
      O => \max_zone_color1[6]_i_1140_n_0\
    );
\max_zone_color1[6]_i_1141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][2]\,
      I1 => \zone_count_color1_reg_n_0_[46][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][2]\,
      O => \max_zone_color1[6]_i_1141_n_0\
    );
\max_zone_color1[6]_i_1142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][2]\,
      I1 => \zone_count_color1_reg_n_0_[18][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][2]\,
      O => \max_zone_color1[6]_i_1142_n_0\
    );
\max_zone_color1[6]_i_1143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][2]\,
      I1 => \zone_count_color1_reg_n_0_[22][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][2]\,
      O => \max_zone_color1[6]_i_1143_n_0\
    );
\max_zone_color1[6]_i_1144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][2]\,
      I1 => \zone_count_color1_reg_n_0_[26][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][2]\,
      O => \max_zone_color1[6]_i_1144_n_0\
    );
\max_zone_color1[6]_i_1145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][2]\,
      I1 => \zone_count_color1_reg_n_0_[30][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][2]\,
      O => \max_zone_color1[6]_i_1145_n_0\
    );
\max_zone_color1[6]_i_1146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][2]\,
      I1 => \zone_count_color1_reg_n_0_[2][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][2]\,
      O => \max_zone_color1[6]_i_1146_n_0\
    );
\max_zone_color1[6]_i_1147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][2]\,
      I1 => \zone_count_color1_reg_n_0_[6][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][2]\,
      O => \max_zone_color1[6]_i_1147_n_0\
    );
\max_zone_color1[6]_i_1148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][2]\,
      I1 => \zone_count_color1_reg_n_0_[10][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][2]\,
      O => \max_zone_color1[6]_i_1148_n_0\
    );
\max_zone_color1[6]_i_1149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][2]\,
      I1 => \zone_count_color1_reg_n_0_[14][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][2]\,
      O => \max_zone_color1[6]_i_1149_n_0\
    );
\max_zone_color1[6]_i_1150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][3]\,
      I1 => \zone_count_color1_reg_n_0_[50][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][3]\,
      O => \max_zone_color1[6]_i_1150_n_0\
    );
\max_zone_color1[6]_i_1151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][3]\,
      I1 => \zone_count_color1_reg_n_0_[54][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][3]\,
      O => \max_zone_color1[6]_i_1151_n_0\
    );
\max_zone_color1[6]_i_1152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][3]\,
      I1 => \zone_count_color1_reg_n_0_[58][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][3]\,
      O => \max_zone_color1[6]_i_1152_n_0\
    );
\max_zone_color1[6]_i_1153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][3]\,
      I1 => \zone_count_color1_reg_n_0_[62][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][3]\,
      O => \max_zone_color1[6]_i_1153_n_0\
    );
\max_zone_color1[6]_i_1154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][3]\,
      I1 => \zone_count_color1_reg_n_0_[34][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][3]\,
      O => \max_zone_color1[6]_i_1154_n_0\
    );
\max_zone_color1[6]_i_1155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][3]\,
      I1 => \zone_count_color1_reg_n_0_[38][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][3]\,
      O => \max_zone_color1[6]_i_1155_n_0\
    );
\max_zone_color1[6]_i_1156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][3]\,
      I1 => \zone_count_color1_reg_n_0_[42][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][3]\,
      O => \max_zone_color1[6]_i_1156_n_0\
    );
\max_zone_color1[6]_i_1157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][3]\,
      I1 => \zone_count_color1_reg_n_0_[46][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][3]\,
      O => \max_zone_color1[6]_i_1157_n_0\
    );
\max_zone_color1[6]_i_1158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][3]\,
      I1 => \zone_count_color1_reg_n_0_[18][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][3]\,
      O => \max_zone_color1[6]_i_1158_n_0\
    );
\max_zone_color1[6]_i_1159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][3]\,
      I1 => \zone_count_color1_reg_n_0_[22][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][3]\,
      O => \max_zone_color1[6]_i_1159_n_0\
    );
\max_zone_color1[6]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_274_n_0\,
      I1 => \max_zone_color1_reg[6]_i_275_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_276_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_277_n_0\,
      O => \max_zone_color1[6]_i_116_n_0\
    );
\max_zone_color1[6]_i_1160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][3]\,
      I1 => \zone_count_color1_reg_n_0_[26][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][3]\,
      O => \max_zone_color1[6]_i_1160_n_0\
    );
\max_zone_color1[6]_i_1161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][3]\,
      I1 => \zone_count_color1_reg_n_0_[30][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][3]\,
      O => \max_zone_color1[6]_i_1161_n_0\
    );
\max_zone_color1[6]_i_1162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][3]\,
      I1 => \zone_count_color1_reg_n_0_[2][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][3]\,
      O => \max_zone_color1[6]_i_1162_n_0\
    );
\max_zone_color1[6]_i_1163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][3]\,
      I1 => \zone_count_color1_reg_n_0_[6][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][3]\,
      O => \max_zone_color1[6]_i_1163_n_0\
    );
\max_zone_color1[6]_i_1164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][3]\,
      I1 => \zone_count_color1_reg_n_0_[10][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][3]\,
      O => \max_zone_color1[6]_i_1164_n_0\
    );
\max_zone_color1[6]_i_1165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][3]\,
      I1 => \zone_count_color1_reg_n_0_[14][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][3]\,
      O => \max_zone_color1[6]_i_1165_n_0\
    );
\max_zone_color1[6]_i_1166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][0]\,
      I1 => \zone_count_color1_reg_n_0_[50][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][0]\,
      O => \max_zone_color1[6]_i_1166_n_0\
    );
\max_zone_color1[6]_i_1167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][0]\,
      I1 => \zone_count_color1_reg_n_0_[54][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][0]\,
      O => \max_zone_color1[6]_i_1167_n_0\
    );
\max_zone_color1[6]_i_1168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][0]\,
      I1 => \zone_count_color1_reg_n_0_[58][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][0]\,
      O => \max_zone_color1[6]_i_1168_n_0\
    );
\max_zone_color1[6]_i_1169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][0]\,
      I1 => \zone_count_color1_reg_n_0_[62][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][0]\,
      O => \max_zone_color1[6]_i_1169_n_0\
    );
\max_zone_color1[6]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][30]\,
      I1 => \zone_count_color1_reg_n_0_[74][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[73][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[72][30]\,
      O => \max_zone_color1[6]_i_117_n_0\
    );
\max_zone_color1[6]_i_1170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][0]\,
      I1 => \zone_count_color1_reg_n_0_[34][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][0]\,
      O => \max_zone_color1[6]_i_1170_n_0\
    );
\max_zone_color1[6]_i_1171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][0]\,
      I1 => \zone_count_color1_reg_n_0_[38][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][0]\,
      O => \max_zone_color1[6]_i_1171_n_0\
    );
\max_zone_color1[6]_i_1172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][0]\,
      I1 => \zone_count_color1_reg_n_0_[42][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][0]\,
      O => \max_zone_color1[6]_i_1172_n_0\
    );
\max_zone_color1[6]_i_1173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][0]\,
      I1 => \zone_count_color1_reg_n_0_[46][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][0]\,
      O => \max_zone_color1[6]_i_1173_n_0\
    );
\max_zone_color1[6]_i_1174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][0]\,
      I1 => \zone_count_color1_reg_n_0_[18][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][0]\,
      O => \max_zone_color1[6]_i_1174_n_0\
    );
\max_zone_color1[6]_i_1175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][0]\,
      I1 => \zone_count_color1_reg_n_0_[22][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][0]\,
      O => \max_zone_color1[6]_i_1175_n_0\
    );
\max_zone_color1[6]_i_1176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][0]\,
      I1 => \zone_count_color1_reg_n_0_[26][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][0]\,
      O => \max_zone_color1[6]_i_1176_n_0\
    );
\max_zone_color1[6]_i_1177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][0]\,
      I1 => \zone_count_color1_reg_n_0_[30][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][0]\,
      O => \max_zone_color1[6]_i_1177_n_0\
    );
\max_zone_color1[6]_i_1178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][0]\,
      I1 => \zone_count_color1_reg_n_0_[2][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][0]\,
      O => \max_zone_color1[6]_i_1178_n_0\
    );
\max_zone_color1[6]_i_1179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][0]\,
      I1 => \zone_count_color1_reg_n_0_[6][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][0]\,
      O => \max_zone_color1[6]_i_1179_n_0\
    );
\max_zone_color1[6]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][30]\,
      I1 => \zone_count_color1_reg_n_0_[78][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[77][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[76][30]\,
      O => \max_zone_color1[6]_i_118_n_0\
    );
\max_zone_color1[6]_i_1180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][0]\,
      I1 => \zone_count_color1_reg_n_0_[10][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][0]\,
      O => \max_zone_color1[6]_i_1180_n_0\
    );
\max_zone_color1[6]_i_1181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][0]\,
      I1 => \zone_count_color1_reg_n_0_[14][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][0]\,
      O => \max_zone_color1[6]_i_1181_n_0\
    );
\max_zone_color1[6]_i_1182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][1]\,
      I1 => \zone_count_color1_reg_n_0_[50][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][1]\,
      O => \max_zone_color1[6]_i_1182_n_0\
    );
\max_zone_color1[6]_i_1183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][1]\,
      I1 => \zone_count_color1_reg_n_0_[54][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][1]\,
      O => \max_zone_color1[6]_i_1183_n_0\
    );
\max_zone_color1[6]_i_1184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][1]\,
      I1 => \zone_count_color1_reg_n_0_[58][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][1]\,
      O => \max_zone_color1[6]_i_1184_n_0\
    );
\max_zone_color1[6]_i_1185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][1]\,
      I1 => \zone_count_color1_reg_n_0_[62][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][1]\,
      O => \max_zone_color1[6]_i_1185_n_0\
    );
\max_zone_color1[6]_i_1186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][1]\,
      I1 => \zone_count_color1_reg_n_0_[34][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][1]\,
      O => \max_zone_color1[6]_i_1186_n_0\
    );
\max_zone_color1[6]_i_1187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][1]\,
      I1 => \zone_count_color1_reg_n_0_[38][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][1]\,
      O => \max_zone_color1[6]_i_1187_n_0\
    );
\max_zone_color1[6]_i_1188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][1]\,
      I1 => \zone_count_color1_reg_n_0_[42][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][1]\,
      O => \max_zone_color1[6]_i_1188_n_0\
    );
\max_zone_color1[6]_i_1189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][1]\,
      I1 => \zone_count_color1_reg_n_0_[46][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][1]\,
      O => \max_zone_color1[6]_i_1189_n_0\
    );
\max_zone_color1[6]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][30]\,
      I1 => \zone_count_color1_reg_n_0_[66][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[65][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[64][30]\,
      O => \max_zone_color1[6]_i_119_n_0\
    );
\max_zone_color1[6]_i_1190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][1]\,
      I1 => \zone_count_color1_reg_n_0_[18][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][1]\,
      O => \max_zone_color1[6]_i_1190_n_0\
    );
\max_zone_color1[6]_i_1191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][1]\,
      I1 => \zone_count_color1_reg_n_0_[22][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][1]\,
      O => \max_zone_color1[6]_i_1191_n_0\
    );
\max_zone_color1[6]_i_1192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][1]\,
      I1 => \zone_count_color1_reg_n_0_[26][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][1]\,
      O => \max_zone_color1[6]_i_1192_n_0\
    );
\max_zone_color1[6]_i_1193\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][1]\,
      I1 => \zone_count_color1_reg_n_0_[30][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][1]\,
      O => \max_zone_color1[6]_i_1193_n_0\
    );
\max_zone_color1[6]_i_1194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][1]\,
      I1 => \zone_count_color1_reg_n_0_[2][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][1]\,
      O => \max_zone_color1[6]_i_1194_n_0\
    );
\max_zone_color1[6]_i_1195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][1]\,
      I1 => \zone_count_color1_reg_n_0_[6][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][1]\,
      O => \max_zone_color1[6]_i_1195_n_0\
    );
\max_zone_color1[6]_i_1196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][1]\,
      I1 => \zone_count_color1_reg_n_0_[10][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][1]\,
      O => \max_zone_color1[6]_i_1196_n_0\
    );
\max_zone_color1[6]_i_1197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][1]\,
      I1 => \zone_count_color1_reg_n_0_[14][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][1]\,
      O => \max_zone_color1[6]_i_1197_n_0\
    );
\max_zone_color1[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color11(26),
      I1 => \max_zone_color1[6]_i_32_n_0\,
      I2 => \max_zone_color1[6]_i_33_n_0\,
      I3 => max_zone_color11(27),
      O => \max_zone_color1[6]_i_12_n_0\
    );
\max_zone_color1[6]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][30]\,
      I1 => \zone_count_color1_reg_n_0_[70][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[69][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[68][30]\,
      O => \max_zone_color1[6]_i_120_n_0\
    );
\max_zone_color1[6]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][31]\,
      I1 => \zone_count_color1_reg_n_0_[74][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[73][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[72][31]\,
      O => \max_zone_color1[6]_i_125_n_0\
    );
\max_zone_color1[6]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][31]\,
      I1 => \zone_count_color1_reg_n_0_[78][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[77][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[76][31]\,
      O => \max_zone_color1[6]_i_126_n_0\
    );
\max_zone_color1[6]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][31]\,
      I1 => \zone_count_color1_reg_n_0_[66][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[65][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[64][31]\,
      O => \max_zone_color1[6]_i_127_n_0\
    );
\max_zone_color1[6]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][31]\,
      I1 => \zone_count_color1_reg_n_0_[70][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[69][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[68][31]\,
      O => \max_zone_color1[6]_i_128_n_0\
    );
\max_zone_color1[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color11(24),
      I1 => \max_zone_color1[6]_i_34_n_0\,
      I2 => \max_zone_color1[6]_i_35_n_0\,
      I3 => max_zone_color11(25),
      O => \max_zone_color1[6]_i_13_n_0\
    );
\max_zone_color1[6]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][28]\,
      I1 => \zone_count_color1_reg_n_0_[74][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[73][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[72][28]\,
      O => \max_zone_color1[6]_i_133_n_0\
    );
\max_zone_color1[6]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][28]\,
      I1 => \zone_count_color1_reg_n_0_[78][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[77][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[76][28]\,
      O => \max_zone_color1[6]_i_134_n_0\
    );
\max_zone_color1[6]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][28]\,
      I1 => \zone_count_color1_reg_n_0_[66][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[65][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[64][28]\,
      O => \max_zone_color1[6]_i_135_n_0\
    );
\max_zone_color1[6]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][28]\,
      I1 => \zone_count_color1_reg_n_0_[70][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[69][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[68][28]\,
      O => \max_zone_color1[6]_i_136_n_0\
    );
\max_zone_color1[6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color1[6]_i_29_n_0\,
      I1 => max_zone_color11(31),
      I2 => max_zone_color11(30),
      I3 => \max_zone_color1[6]_i_28_n_0\,
      O => \max_zone_color1[6]_i_14_n_0\
    );
\max_zone_color1[6]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][29]\,
      I1 => \zone_count_color1_reg_n_0_[74][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[73][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[72][29]\,
      O => \max_zone_color1[6]_i_141_n_0\
    );
\max_zone_color1[6]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][29]\,
      I1 => \zone_count_color1_reg_n_0_[78][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[77][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[76][29]\,
      O => \max_zone_color1[6]_i_142_n_0\
    );
\max_zone_color1[6]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][29]\,
      I1 => \zone_count_color1_reg_n_0_[66][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[65][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[64][29]\,
      O => \max_zone_color1[6]_i_143_n_0\
    );
\max_zone_color1[6]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][29]\,
      I1 => \zone_count_color1_reg_n_0_[70][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[69][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[68][29]\,
      O => \max_zone_color1[6]_i_144_n_0\
    );
\max_zone_color1[6]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][26]\,
      I1 => \zone_count_color1_reg_n_0_[74][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[73][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[72][26]\,
      O => \max_zone_color1[6]_i_149_n_0\
    );
\max_zone_color1[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color1[6]_i_31_n_0\,
      I1 => max_zone_color11(29),
      I2 => max_zone_color11(28),
      I3 => \max_zone_color1[6]_i_30_n_0\,
      O => \max_zone_color1[6]_i_15_n_0\
    );
\max_zone_color1[6]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][26]\,
      I1 => \zone_count_color1_reg_n_0_[78][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[77][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[76][26]\,
      O => \max_zone_color1[6]_i_150_n_0\
    );
\max_zone_color1[6]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][26]\,
      I1 => \zone_count_color1_reg_n_0_[66][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[65][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[64][26]\,
      O => \max_zone_color1[6]_i_151_n_0\
    );
\max_zone_color1[6]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][26]\,
      I1 => \zone_count_color1_reg_n_0_[70][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[69][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[68][26]\,
      O => \max_zone_color1[6]_i_152_n_0\
    );
\max_zone_color1[6]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][27]\,
      I1 => \zone_count_color1_reg_n_0_[74][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[73][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[72][27]\,
      O => \max_zone_color1[6]_i_157_n_0\
    );
\max_zone_color1[6]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][27]\,
      I1 => \zone_count_color1_reg_n_0_[78][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[77][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[76][27]\,
      O => \max_zone_color1[6]_i_158_n_0\
    );
\max_zone_color1[6]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][27]\,
      I1 => \zone_count_color1_reg_n_0_[66][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[65][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[64][27]\,
      O => \max_zone_color1[6]_i_159_n_0\
    );
\max_zone_color1[6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color1[6]_i_33_n_0\,
      I1 => max_zone_color11(27),
      I2 => max_zone_color11(26),
      I3 => \max_zone_color1[6]_i_32_n_0\,
      O => \max_zone_color1[6]_i_16_n_0\
    );
\max_zone_color1[6]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][27]\,
      I1 => \zone_count_color1_reg_n_0_[70][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[69][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[68][27]\,
      O => \max_zone_color1[6]_i_160_n_0\
    );
\max_zone_color1[6]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][24]\,
      I1 => \zone_count_color1_reg_n_0_[74][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[73][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[72][24]\,
      O => \max_zone_color1[6]_i_165_n_0\
    );
\max_zone_color1[6]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][24]\,
      I1 => \zone_count_color1_reg_n_0_[78][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[77][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[76][24]\,
      O => \max_zone_color1[6]_i_166_n_0\
    );
\max_zone_color1[6]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][24]\,
      I1 => \zone_count_color1_reg_n_0_[66][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[65][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[64][24]\,
      O => \max_zone_color1[6]_i_167_n_0\
    );
\max_zone_color1[6]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][24]\,
      I1 => \zone_count_color1_reg_n_0_[70][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[69][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[68][24]\,
      O => \max_zone_color1[6]_i_168_n_0\
    );
\max_zone_color1[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color1[6]_i_35_n_0\,
      I1 => max_zone_color11(25),
      I2 => max_zone_color11(24),
      I3 => \max_zone_color1[6]_i_34_n_0\,
      O => \max_zone_color1[6]_i_17_n_0\
    );
\max_zone_color1[6]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][25]\,
      I1 => \zone_count_color1_reg_n_0_[74][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[73][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[72][25]\,
      O => \max_zone_color1[6]_i_173_n_0\
    );
\max_zone_color1[6]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][25]\,
      I1 => \zone_count_color1_reg_n_0_[78][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[77][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[76][25]\,
      O => \max_zone_color1[6]_i_174_n_0\
    );
\max_zone_color1[6]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][25]\,
      I1 => \zone_count_color1_reg_n_0_[66][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[65][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[64][25]\,
      O => \max_zone_color1[6]_i_175_n_0\
    );
\max_zone_color1[6]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][25]\,
      I1 => \zone_count_color1_reg_n_0_[70][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[69][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[68][25]\,
      O => \max_zone_color1[6]_i_176_n_0\
    );
\max_zone_color1[6]_i_181\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_342_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_343_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_344_n_0\,
      O => \max_zone_color1[6]_i_181_n_0\
    );
\max_zone_color1[6]_i_182\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_345_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_346_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_347_n_0\,
      O => \max_zone_color1[6]_i_182_n_0\
    );
\max_zone_color1[6]_i_183\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_348_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_349_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_350_n_0\,
      O => \max_zone_color1[6]_i_183_n_0\
    );
\max_zone_color1[6]_i_184\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_351_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_352_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_353_n_0\,
      O => \max_zone_color1[6]_i_184_n_0\
    );
\max_zone_color1[6]_i_185\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_354_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_355_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_356_n_0\,
      O => \max_zone_color1[6]_i_185_n_0\
    );
\max_zone_color1[6]_i_186\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_357_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_358_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_359_n_0\,
      O => \max_zone_color1[6]_i_186_n_0\
    );
\max_zone_color1[6]_i_187\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_360_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_361_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_362_n_0\,
      O => \max_zone_color1[6]_i_187_n_0\
    );
\max_zone_color1[6]_i_189\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_363_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_364_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_365_n_0\,
      O => \max_zone_color1[6]_i_189_n_0\
    );
\max_zone_color1[6]_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_370_n_0\,
      I1 => \max_zone_color1_reg[6]_i_371_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_372_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_373_n_0\,
      O => \max_zone_color1[6]_i_192_n_0\
    );
\max_zone_color1[6]_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_378_n_0\,
      I1 => \max_zone_color1_reg[6]_i_379_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_380_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_381_n_0\,
      O => \max_zone_color1[6]_i_195_n_0\
    );
\max_zone_color1[6]_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_386_n_0\,
      I1 => \max_zone_color1_reg[6]_i_387_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_388_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_389_n_0\,
      O => \max_zone_color1[6]_i_198_n_0\
    );
\max_zone_color1[6]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color11(22),
      I1 => \max_zone_color1[6]_i_45_n_0\,
      I2 => \max_zone_color1[6]_i_46_n_0\,
      I3 => max_zone_color11(23),
      O => \max_zone_color1[6]_i_20_n_0\
    );
\max_zone_color1[6]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_394_n_0\,
      I1 => \max_zone_color1_reg[6]_i_395_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_396_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_397_n_0\,
      O => \max_zone_color1[6]_i_201_n_0\
    );
\max_zone_color1[6]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_402_n_0\,
      I1 => \max_zone_color1_reg[6]_i_403_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_404_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_405_n_0\,
      O => \max_zone_color1[6]_i_204_n_0\
    );
\max_zone_color1[6]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_410_n_0\,
      I1 => \max_zone_color1_reg[6]_i_411_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_412_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_413_n_0\,
      O => \max_zone_color1[6]_i_207_n_0\
    );
\max_zone_color1[6]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color11(20),
      I1 => \max_zone_color1[6]_i_47_n_0\,
      I2 => \max_zone_color1[6]_i_48_n_0\,
      I3 => max_zone_color11(21),
      O => \max_zone_color1[6]_i_21_n_0\
    );
\max_zone_color1[6]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_418_n_0\,
      I1 => \max_zone_color1_reg[6]_i_419_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_420_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_421_n_0\,
      O => \max_zone_color1[6]_i_210_n_0\
    );
\max_zone_color1[6]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_426_n_0\,
      I1 => \max_zone_color1_reg[6]_i_427_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_428_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_429_n_0\,
      O => \max_zone_color1[6]_i_213_n_0\
    );
\max_zone_color1[6]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][22]\,
      I1 => \zone_count_color1_reg_n_0_[74][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][22]\,
      O => \max_zone_color1[6]_i_214_n_0\
    );
\max_zone_color1[6]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][22]\,
      I1 => \zone_count_color1_reg_n_0_[78][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][22]\,
      O => \max_zone_color1[6]_i_215_n_0\
    );
\max_zone_color1[6]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][22]\,
      I1 => \zone_count_color1_reg_n_0_[66][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][22]\,
      O => \max_zone_color1[6]_i_216_n_0\
    );
\max_zone_color1[6]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][22]\,
      I1 => \zone_count_color1_reg_n_0_[70][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][22]\,
      O => \max_zone_color1[6]_i_217_n_0\
    );
\max_zone_color1[6]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color11(18),
      I1 => \max_zone_color1[6]_i_49_n_0\,
      I2 => \max_zone_color1[6]_i_50_n_0\,
      I3 => max_zone_color11(19),
      O => \max_zone_color1[6]_i_22_n_0\
    );
\max_zone_color1[6]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][23]\,
      I1 => \zone_count_color1_reg_n_0_[74][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][23]\,
      O => \max_zone_color1[6]_i_222_n_0\
    );
\max_zone_color1[6]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][23]\,
      I1 => \zone_count_color1_reg_n_0_[78][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][23]\,
      O => \max_zone_color1[6]_i_223_n_0\
    );
\max_zone_color1[6]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][23]\,
      I1 => \zone_count_color1_reg_n_0_[66][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][23]\,
      O => \max_zone_color1[6]_i_224_n_0\
    );
\max_zone_color1[6]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][23]\,
      I1 => \zone_count_color1_reg_n_0_[70][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][23]\,
      O => \max_zone_color1[6]_i_225_n_0\
    );
\max_zone_color1[6]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color11(16),
      I1 => \max_zone_color1[6]_i_51_n_0\,
      I2 => \max_zone_color1[6]_i_52_n_0\,
      I3 => max_zone_color11(17),
      O => \max_zone_color1[6]_i_23_n_0\
    );
\max_zone_color1[6]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][20]\,
      I1 => \zone_count_color1_reg_n_0_[74][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][20]\,
      O => \max_zone_color1[6]_i_230_n_0\
    );
\max_zone_color1[6]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][20]\,
      I1 => \zone_count_color1_reg_n_0_[78][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][20]\,
      O => \max_zone_color1[6]_i_231_n_0\
    );
\max_zone_color1[6]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][20]\,
      I1 => \zone_count_color1_reg_n_0_[66][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][20]\,
      O => \max_zone_color1[6]_i_232_n_0\
    );
\max_zone_color1[6]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][20]\,
      I1 => \zone_count_color1_reg_n_0_[70][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][20]\,
      O => \max_zone_color1[6]_i_233_n_0\
    );
\max_zone_color1[6]_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][21]\,
      I1 => \zone_count_color1_reg_n_0_[74][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][21]\,
      O => \max_zone_color1[6]_i_238_n_0\
    );
\max_zone_color1[6]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][21]\,
      I1 => \zone_count_color1_reg_n_0_[78][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][21]\,
      O => \max_zone_color1[6]_i_239_n_0\
    );
\max_zone_color1[6]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color1[6]_i_46_n_0\,
      I1 => max_zone_color11(23),
      I2 => max_zone_color11(22),
      I3 => \max_zone_color1[6]_i_45_n_0\,
      O => \max_zone_color1[6]_i_24_n_0\
    );
\max_zone_color1[6]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][21]\,
      I1 => \zone_count_color1_reg_n_0_[66][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][21]\,
      O => \max_zone_color1[6]_i_240_n_0\
    );
\max_zone_color1[6]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][21]\,
      I1 => \zone_count_color1_reg_n_0_[70][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][21]\,
      O => \max_zone_color1[6]_i_241_n_0\
    );
\max_zone_color1[6]_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][18]\,
      I1 => \zone_count_color1_reg_n_0_[74][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][18]\,
      O => \max_zone_color1[6]_i_246_n_0\
    );
\max_zone_color1[6]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][18]\,
      I1 => \zone_count_color1_reg_n_0_[78][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][18]\,
      O => \max_zone_color1[6]_i_247_n_0\
    );
\max_zone_color1[6]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][18]\,
      I1 => \zone_count_color1_reg_n_0_[66][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][18]\,
      O => \max_zone_color1[6]_i_248_n_0\
    );
\max_zone_color1[6]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][18]\,
      I1 => \zone_count_color1_reg_n_0_[70][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][18]\,
      O => \max_zone_color1[6]_i_249_n_0\
    );
\max_zone_color1[6]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color1[6]_i_48_n_0\,
      I1 => max_zone_color11(21),
      I2 => max_zone_color11(20),
      I3 => \max_zone_color1[6]_i_47_n_0\,
      O => \max_zone_color1[6]_i_25_n_0\
    );
\max_zone_color1[6]_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][19]\,
      I1 => \zone_count_color1_reg_n_0_[74][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][19]\,
      O => \max_zone_color1[6]_i_254_n_0\
    );
\max_zone_color1[6]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][19]\,
      I1 => \zone_count_color1_reg_n_0_[78][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][19]\,
      O => \max_zone_color1[6]_i_255_n_0\
    );
\max_zone_color1[6]_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][19]\,
      I1 => \zone_count_color1_reg_n_0_[66][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][19]\,
      O => \max_zone_color1[6]_i_256_n_0\
    );
\max_zone_color1[6]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][19]\,
      I1 => \zone_count_color1_reg_n_0_[70][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][19]\,
      O => \max_zone_color1[6]_i_257_n_0\
    );
\max_zone_color1[6]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color1[6]_i_50_n_0\,
      I1 => max_zone_color11(19),
      I2 => max_zone_color11(18),
      I3 => \max_zone_color1[6]_i_49_n_0\,
      O => \max_zone_color1[6]_i_26_n_0\
    );
\max_zone_color1[6]_i_262\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][16]\,
      I1 => \zone_count_color1_reg_n_0_[74][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][16]\,
      O => \max_zone_color1[6]_i_262_n_0\
    );
\max_zone_color1[6]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][16]\,
      I1 => \zone_count_color1_reg_n_0_[78][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][16]\,
      O => \max_zone_color1[6]_i_263_n_0\
    );
\max_zone_color1[6]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][16]\,
      I1 => \zone_count_color1_reg_n_0_[66][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][16]\,
      O => \max_zone_color1[6]_i_264_n_0\
    );
\max_zone_color1[6]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][16]\,
      I1 => \zone_count_color1_reg_n_0_[70][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][16]\,
      O => \max_zone_color1[6]_i_265_n_0\
    );
\max_zone_color1[6]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color1[6]_i_52_n_0\,
      I1 => max_zone_color11(17),
      I2 => max_zone_color11(16),
      I3 => \max_zone_color1[6]_i_51_n_0\,
      O => \max_zone_color1[6]_i_27_n_0\
    );
\max_zone_color1[6]_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][17]\,
      I1 => \zone_count_color1_reg_n_0_[74][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][17]\,
      O => \max_zone_color1[6]_i_270_n_0\
    );
\max_zone_color1[6]_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][17]\,
      I1 => \zone_count_color1_reg_n_0_[78][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][17]\,
      O => \max_zone_color1[6]_i_271_n_0\
    );
\max_zone_color1[6]_i_272\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][17]\,
      I1 => \zone_count_color1_reg_n_0_[66][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][17]\,
      O => \max_zone_color1[6]_i_272_n_0\
    );
\max_zone_color1[6]_i_273\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][17]\,
      I1 => \zone_count_color1_reg_n_0_[70][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][17]\,
      O => \max_zone_color1[6]_i_273_n_0\
    );
\max_zone_color1[6]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_53_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_54_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_55_n_0\,
      O => \max_zone_color1[6]_i_28_n_0\
    );
\max_zone_color1[6]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_56_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_57_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_58_n_0\,
      O => \max_zone_color1[6]_i_29_n_0\
    );
\max_zone_color1[6]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_59_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_60_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_61_n_0\,
      O => \max_zone_color1[6]_i_30_n_0\
    );
\max_zone_color1[6]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_62_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_63_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_64_n_0\,
      O => \max_zone_color1[6]_i_31_n_0\
    );
\max_zone_color1[6]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_65_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_66_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_67_n_0\,
      O => \max_zone_color1[6]_i_32_n_0\
    );
\max_zone_color1[6]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_68_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_69_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_70_n_0\,
      O => \max_zone_color1[6]_i_33_n_0\
    );
\max_zone_color1[6]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_71_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_72_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_73_n_0\,
      O => \max_zone_color1[6]_i_34_n_0\
    );
\max_zone_color1[6]_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_626_n_0\,
      I1 => \max_zone_color1_reg[6]_i_627_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_628_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_629_n_0\,
      O => \max_zone_color1[6]_i_344_n_0\
    );
\max_zone_color1[6]_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_634_n_0\,
      I1 => \max_zone_color1_reg[6]_i_635_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_636_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_637_n_0\,
      O => \max_zone_color1[6]_i_347_n_0\
    );
\max_zone_color1[6]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_74_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_75_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_76_n_0\,
      O => \max_zone_color1[6]_i_35_n_0\
    );
\max_zone_color1[6]_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_642_n_0\,
      I1 => \max_zone_color1_reg[6]_i_643_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_644_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_645_n_0\,
      O => \max_zone_color1[6]_i_350_n_0\
    );
\max_zone_color1[6]_i_353\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_650_n_0\,
      I1 => \max_zone_color1_reg[6]_i_651_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_652_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_653_n_0\,
      O => \max_zone_color1[6]_i_353_n_0\
    );
\max_zone_color1[6]_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_658_n_0\,
      I1 => \max_zone_color1_reg[6]_i_659_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_660_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_661_n_0\,
      O => \max_zone_color1[6]_i_356_n_0\
    );
\max_zone_color1[6]_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_666_n_0\,
      I1 => \max_zone_color1_reg[6]_i_667_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_668_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_669_n_0\,
      O => \max_zone_color1[6]_i_359_n_0\
    );
\max_zone_color1[6]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_674_n_0\,
      I1 => \max_zone_color1_reg[6]_i_675_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_676_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_677_n_0\,
      O => \max_zone_color1[6]_i_362_n_0\
    );
\max_zone_color1[6]_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_682_n_0\,
      I1 => \max_zone_color1_reg[6]_i_683_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_684_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_685_n_0\,
      O => \max_zone_color1[6]_i_365_n_0\
    );
\max_zone_color1[6]_i_366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][14]\,
      I1 => \zone_count_color1_reg_n_0_[74][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][14]\,
      O => \max_zone_color1[6]_i_366_n_0\
    );
\max_zone_color1[6]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][14]\,
      I1 => \zone_count_color1_reg_n_0_[78][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][14]\,
      O => \max_zone_color1[6]_i_367_n_0\
    );
\max_zone_color1[6]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][14]\,
      I1 => \zone_count_color1_reg_n_0_[66][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][14]\,
      O => \max_zone_color1[6]_i_368_n_0\
    );
\max_zone_color1[6]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][14]\,
      I1 => \zone_count_color1_reg_n_0_[70][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][14]\,
      O => \max_zone_color1[6]_i_369_n_0\
    );
\max_zone_color1[6]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color11(14),
      I1 => \max_zone_color1[6]_i_85_n_0\,
      I2 => \max_zone_color1[6]_i_86_n_0\,
      I3 => max_zone_color11(15),
      O => \max_zone_color1[6]_i_37_n_0\
    );
\max_zone_color1[6]_i_374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][15]\,
      I1 => \zone_count_color1_reg_n_0_[74][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][15]\,
      O => \max_zone_color1[6]_i_374_n_0\
    );
\max_zone_color1[6]_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][15]\,
      I1 => \zone_count_color1_reg_n_0_[78][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][15]\,
      O => \max_zone_color1[6]_i_375_n_0\
    );
\max_zone_color1[6]_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][15]\,
      I1 => \zone_count_color1_reg_n_0_[66][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][15]\,
      O => \max_zone_color1[6]_i_376_n_0\
    );
\max_zone_color1[6]_i_377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][15]\,
      I1 => \zone_count_color1_reg_n_0_[70][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][15]\,
      O => \max_zone_color1[6]_i_377_n_0\
    );
\max_zone_color1[6]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color11(12),
      I1 => \max_zone_color1[6]_i_87_n_0\,
      I2 => \max_zone_color1[6]_i_88_n_0\,
      I3 => max_zone_color11(13),
      O => \max_zone_color1[6]_i_38_n_0\
    );
\max_zone_color1[6]_i_382\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][12]\,
      I1 => \zone_count_color1_reg_n_0_[74][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][12]\,
      O => \max_zone_color1[6]_i_382_n_0\
    );
\max_zone_color1[6]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][12]\,
      I1 => \zone_count_color1_reg_n_0_[78][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][12]\,
      O => \max_zone_color1[6]_i_383_n_0\
    );
\max_zone_color1[6]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][12]\,
      I1 => \zone_count_color1_reg_n_0_[66][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][12]\,
      O => \max_zone_color1[6]_i_384_n_0\
    );
\max_zone_color1[6]_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][12]\,
      I1 => \zone_count_color1_reg_n_0_[70][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][12]\,
      O => \max_zone_color1[6]_i_385_n_0\
    );
\max_zone_color1[6]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color11(10),
      I1 => \max_zone_color1[6]_i_89_n_0\,
      I2 => \max_zone_color1[6]_i_90_n_0\,
      I3 => max_zone_color11(11),
      O => \max_zone_color1[6]_i_39_n_0\
    );
\max_zone_color1[6]_i_390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][13]\,
      I1 => \zone_count_color1_reg_n_0_[74][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][13]\,
      O => \max_zone_color1[6]_i_390_n_0\
    );
\max_zone_color1[6]_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][13]\,
      I1 => \zone_count_color1_reg_n_0_[78][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][13]\,
      O => \max_zone_color1[6]_i_391_n_0\
    );
\max_zone_color1[6]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][13]\,
      I1 => \zone_count_color1_reg_n_0_[66][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][13]\,
      O => \max_zone_color1[6]_i_392_n_0\
    );
\max_zone_color1[6]_i_393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][13]\,
      I1 => \zone_count_color1_reg_n_0_[70][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][13]\,
      O => \max_zone_color1[6]_i_393_n_0\
    );
\max_zone_color1[6]_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][10]\,
      I1 => \zone_count_color1_reg_n_0_[74][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][10]\,
      O => \max_zone_color1[6]_i_398_n_0\
    );
\max_zone_color1[6]_i_399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][10]\,
      I1 => \zone_count_color1_reg_n_0_[78][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][10]\,
      O => \max_zone_color1[6]_i_399_n_0\
    );
\max_zone_color1[6]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color11(8),
      I1 => \max_zone_color1[6]_i_91_n_0\,
      I2 => \max_zone_color1[6]_i_92_n_0\,
      I3 => max_zone_color11(9),
      O => \max_zone_color1[6]_i_40_n_0\
    );
\max_zone_color1[6]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][10]\,
      I1 => \zone_count_color1_reg_n_0_[66][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][10]\,
      O => \max_zone_color1[6]_i_400_n_0\
    );
\max_zone_color1[6]_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][10]\,
      I1 => \zone_count_color1_reg_n_0_[70][10]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][10]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][10]\,
      O => \max_zone_color1[6]_i_401_n_0\
    );
\max_zone_color1[6]_i_406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][11]\,
      I1 => \zone_count_color1_reg_n_0_[74][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][11]\,
      O => \max_zone_color1[6]_i_406_n_0\
    );
\max_zone_color1[6]_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][11]\,
      I1 => \zone_count_color1_reg_n_0_[78][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][11]\,
      O => \max_zone_color1[6]_i_407_n_0\
    );
\max_zone_color1[6]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][11]\,
      I1 => \zone_count_color1_reg_n_0_[66][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][11]\,
      O => \max_zone_color1[6]_i_408_n_0\
    );
\max_zone_color1[6]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][11]\,
      I1 => \zone_count_color1_reg_n_0_[70][11]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][11]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][11]\,
      O => \max_zone_color1[6]_i_409_n_0\
    );
\max_zone_color1[6]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color1[6]_i_86_n_0\,
      I1 => max_zone_color11(15),
      I2 => max_zone_color11(14),
      I3 => \max_zone_color1[6]_i_85_n_0\,
      O => \max_zone_color1[6]_i_41_n_0\
    );
\max_zone_color1[6]_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][8]\,
      I1 => \zone_count_color1_reg_n_0_[74][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][8]\,
      O => \max_zone_color1[6]_i_414_n_0\
    );
\max_zone_color1[6]_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][8]\,
      I1 => \zone_count_color1_reg_n_0_[78][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][8]\,
      O => \max_zone_color1[6]_i_415_n_0\
    );
\max_zone_color1[6]_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][8]\,
      I1 => \zone_count_color1_reg_n_0_[66][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][8]\,
      O => \max_zone_color1[6]_i_416_n_0\
    );
\max_zone_color1[6]_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][8]\,
      I1 => \zone_count_color1_reg_n_0_[70][8]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][8]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][8]\,
      O => \max_zone_color1[6]_i_417_n_0\
    );
\max_zone_color1[6]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color1[6]_i_88_n_0\,
      I1 => max_zone_color11(13),
      I2 => max_zone_color11(12),
      I3 => \max_zone_color1[6]_i_87_n_0\,
      O => \max_zone_color1[6]_i_42_n_0\
    );
\max_zone_color1[6]_i_422\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][9]\,
      I1 => \zone_count_color1_reg_n_0_[74][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][9]\,
      O => \max_zone_color1[6]_i_422_n_0\
    );
\max_zone_color1[6]_i_423\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][9]\,
      I1 => \zone_count_color1_reg_n_0_[78][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][9]\,
      O => \max_zone_color1[6]_i_423_n_0\
    );
\max_zone_color1[6]_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][9]\,
      I1 => \zone_count_color1_reg_n_0_[66][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][9]\,
      O => \max_zone_color1[6]_i_424_n_0\
    );
\max_zone_color1[6]_i_425\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][9]\,
      I1 => \zone_count_color1_reg_n_0_[70][9]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][9]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][9]\,
      O => \max_zone_color1[6]_i_425_n_0\
    );
\max_zone_color1[6]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color1[6]_i_90_n_0\,
      I1 => max_zone_color11(11),
      I2 => max_zone_color11(10),
      I3 => \max_zone_color1[6]_i_89_n_0\,
      O => \max_zone_color1[6]_i_43_n_0\
    );
\max_zone_color1[6]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color1[6]_i_92_n_0\,
      I1 => max_zone_color11(9),
      I2 => max_zone_color11(8),
      I3 => \max_zone_color1[6]_i_91_n_0\,
      O => \max_zone_color1[6]_i_44_n_0\
    );
\max_zone_color1[6]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_93_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_94_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_95_n_0\,
      O => \max_zone_color1[6]_i_45_n_0\
    );
\max_zone_color1[6]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_96_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_97_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_98_n_0\,
      O => \max_zone_color1[6]_i_46_n_0\
    );
\max_zone_color1[6]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_99_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_100_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_101_n_0\,
      O => \max_zone_color1[6]_i_47_n_0\
    );
\max_zone_color1[6]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_102_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_103_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_104_n_0\,
      O => \max_zone_color1[6]_i_48_n_0\
    );
\max_zone_color1[6]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_105_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_106_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_107_n_0\,
      O => \max_zone_color1[6]_i_49_n_0\
    );
\max_zone_color1[6]_i_494\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][30]\,
      I1 => \zone_count_color1_reg_n_0_[50][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[49][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[48][30]\,
      O => \max_zone_color1[6]_i_494_n_0\
    );
\max_zone_color1[6]_i_495\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][30]\,
      I1 => \zone_count_color1_reg_n_0_[54][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[53][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[52][30]\,
      O => \max_zone_color1[6]_i_495_n_0\
    );
\max_zone_color1[6]_i_496\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][30]\,
      I1 => \zone_count_color1_reg_n_0_[58][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[57][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[56][30]\,
      O => \max_zone_color1[6]_i_496_n_0\
    );
\max_zone_color1[6]_i_497\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][30]\,
      I1 => \zone_count_color1_reg_n_0_[62][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[61][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[60][30]\,
      O => \max_zone_color1[6]_i_497_n_0\
    );
\max_zone_color1[6]_i_498\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][30]\,
      I1 => \zone_count_color1_reg_n_0_[34][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[33][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[32][30]\,
      O => \max_zone_color1[6]_i_498_n_0\
    );
\max_zone_color1[6]_i_499\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][30]\,
      I1 => \zone_count_color1_reg_n_0_[38][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[37][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[36][30]\,
      O => \max_zone_color1[6]_i_499_n_0\
    );
\max_zone_color1[6]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_108_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_109_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_110_n_0\,
      O => \max_zone_color1[6]_i_50_n_0\
    );
\max_zone_color1[6]_i_500\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][30]\,
      I1 => \zone_count_color1_reg_n_0_[42][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[41][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[40][30]\,
      O => \max_zone_color1[6]_i_500_n_0\
    );
\max_zone_color1[6]_i_501\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][30]\,
      I1 => \zone_count_color1_reg_n_0_[46][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[45][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[44][30]\,
      O => \max_zone_color1[6]_i_501_n_0\
    );
\max_zone_color1[6]_i_502\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][30]\,
      I1 => \zone_count_color1_reg_n_0_[18][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[17][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[16][30]\,
      O => \max_zone_color1[6]_i_502_n_0\
    );
\max_zone_color1[6]_i_503\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][30]\,
      I1 => \zone_count_color1_reg_n_0_[22][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[21][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[20][30]\,
      O => \max_zone_color1[6]_i_503_n_0\
    );
\max_zone_color1[6]_i_504\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][30]\,
      I1 => \zone_count_color1_reg_n_0_[26][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[25][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[24][30]\,
      O => \max_zone_color1[6]_i_504_n_0\
    );
\max_zone_color1[6]_i_505\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][30]\,
      I1 => \zone_count_color1_reg_n_0_[30][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[29][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[28][30]\,
      O => \max_zone_color1[6]_i_505_n_0\
    );
\max_zone_color1[6]_i_506\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][30]\,
      I1 => \zone_count_color1_reg_n_0_[2][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[1][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[0][30]\,
      O => \max_zone_color1[6]_i_506_n_0\
    );
\max_zone_color1[6]_i_507\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][30]\,
      I1 => \zone_count_color1_reg_n_0_[6][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[5][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[4][30]\,
      O => \max_zone_color1[6]_i_507_n_0\
    );
\max_zone_color1[6]_i_508\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][30]\,
      I1 => \zone_count_color1_reg_n_0_[10][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[9][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[8][30]\,
      O => \max_zone_color1[6]_i_508_n_0\
    );
\max_zone_color1[6]_i_509\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][30]\,
      I1 => \zone_count_color1_reg_n_0_[14][30]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[13][30]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[12][30]\,
      O => \max_zone_color1[6]_i_509_n_0\
    );
\max_zone_color1[6]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_111_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_112_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_113_n_0\,
      O => \max_zone_color1[6]_i_51_n_0\
    );
\max_zone_color1[6]_i_510\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][31]\,
      I1 => \zone_count_color1_reg_n_0_[50][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[49][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[48][31]\,
      O => \max_zone_color1[6]_i_510_n_0\
    );
\max_zone_color1[6]_i_511\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][31]\,
      I1 => \zone_count_color1_reg_n_0_[54][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[53][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[52][31]\,
      O => \max_zone_color1[6]_i_511_n_0\
    );
\max_zone_color1[6]_i_512\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][31]\,
      I1 => \zone_count_color1_reg_n_0_[58][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[57][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[56][31]\,
      O => \max_zone_color1[6]_i_512_n_0\
    );
\max_zone_color1[6]_i_513\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][31]\,
      I1 => \zone_count_color1_reg_n_0_[62][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[61][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[60][31]\,
      O => \max_zone_color1[6]_i_513_n_0\
    );
\max_zone_color1[6]_i_514\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][31]\,
      I1 => \zone_count_color1_reg_n_0_[34][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[33][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[32][31]\,
      O => \max_zone_color1[6]_i_514_n_0\
    );
\max_zone_color1[6]_i_515\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][31]\,
      I1 => \zone_count_color1_reg_n_0_[38][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[37][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[36][31]\,
      O => \max_zone_color1[6]_i_515_n_0\
    );
\max_zone_color1[6]_i_516\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][31]\,
      I1 => \zone_count_color1_reg_n_0_[42][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[41][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[40][31]\,
      O => \max_zone_color1[6]_i_516_n_0\
    );
\max_zone_color1[6]_i_517\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][31]\,
      I1 => \zone_count_color1_reg_n_0_[46][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[45][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[44][31]\,
      O => \max_zone_color1[6]_i_517_n_0\
    );
\max_zone_color1[6]_i_518\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][31]\,
      I1 => \zone_count_color1_reg_n_0_[18][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[17][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[16][31]\,
      O => \max_zone_color1[6]_i_518_n_0\
    );
\max_zone_color1[6]_i_519\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][31]\,
      I1 => \zone_count_color1_reg_n_0_[22][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[21][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[20][31]\,
      O => \max_zone_color1[6]_i_519_n_0\
    );
\max_zone_color1[6]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_114_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_115_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_116_n_0\,
      O => \max_zone_color1[6]_i_52_n_0\
    );
\max_zone_color1[6]_i_520\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][31]\,
      I1 => \zone_count_color1_reg_n_0_[26][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[25][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[24][31]\,
      O => \max_zone_color1[6]_i_520_n_0\
    );
\max_zone_color1[6]_i_521\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][31]\,
      I1 => \zone_count_color1_reg_n_0_[30][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[29][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[28][31]\,
      O => \max_zone_color1[6]_i_521_n_0\
    );
\max_zone_color1[6]_i_522\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][31]\,
      I1 => \zone_count_color1_reg_n_0_[2][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[1][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[0][31]\,
      O => \max_zone_color1[6]_i_522_n_0\
    );
\max_zone_color1[6]_i_523\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][31]\,
      I1 => \zone_count_color1_reg_n_0_[6][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[5][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[4][31]\,
      O => \max_zone_color1[6]_i_523_n_0\
    );
\max_zone_color1[6]_i_524\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][31]\,
      I1 => \zone_count_color1_reg_n_0_[10][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[9][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[8][31]\,
      O => \max_zone_color1[6]_i_524_n_0\
    );
\max_zone_color1[6]_i_525\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][31]\,
      I1 => \zone_count_color1_reg_n_0_[14][31]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[13][31]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[12][31]\,
      O => \max_zone_color1[6]_i_525_n_0\
    );
\max_zone_color1[6]_i_526\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][28]\,
      I1 => \zone_count_color1_reg_n_0_[50][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[49][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[48][28]\,
      O => \max_zone_color1[6]_i_526_n_0\
    );
\max_zone_color1[6]_i_527\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][28]\,
      I1 => \zone_count_color1_reg_n_0_[54][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[53][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[52][28]\,
      O => \max_zone_color1[6]_i_527_n_0\
    );
\max_zone_color1[6]_i_528\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][28]\,
      I1 => \zone_count_color1_reg_n_0_[58][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[57][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[56][28]\,
      O => \max_zone_color1[6]_i_528_n_0\
    );
\max_zone_color1[6]_i_529\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][28]\,
      I1 => \zone_count_color1_reg_n_0_[62][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[61][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[60][28]\,
      O => \max_zone_color1[6]_i_529_n_0\
    );
\max_zone_color1[6]_i_530\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][28]\,
      I1 => \zone_count_color1_reg_n_0_[34][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[33][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[32][28]\,
      O => \max_zone_color1[6]_i_530_n_0\
    );
\max_zone_color1[6]_i_531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][28]\,
      I1 => \zone_count_color1_reg_n_0_[38][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[37][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[36][28]\,
      O => \max_zone_color1[6]_i_531_n_0\
    );
\max_zone_color1[6]_i_532\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][28]\,
      I1 => \zone_count_color1_reg_n_0_[42][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[41][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[40][28]\,
      O => \max_zone_color1[6]_i_532_n_0\
    );
\max_zone_color1[6]_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][28]\,
      I1 => \zone_count_color1_reg_n_0_[46][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[45][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[44][28]\,
      O => \max_zone_color1[6]_i_533_n_0\
    );
\max_zone_color1[6]_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][28]\,
      I1 => \zone_count_color1_reg_n_0_[18][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[17][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[16][28]\,
      O => \max_zone_color1[6]_i_534_n_0\
    );
\max_zone_color1[6]_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][28]\,
      I1 => \zone_count_color1_reg_n_0_[22][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[21][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[20][28]\,
      O => \max_zone_color1[6]_i_535_n_0\
    );
\max_zone_color1[6]_i_536\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][28]\,
      I1 => \zone_count_color1_reg_n_0_[26][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[25][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[24][28]\,
      O => \max_zone_color1[6]_i_536_n_0\
    );
\max_zone_color1[6]_i_537\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][28]\,
      I1 => \zone_count_color1_reg_n_0_[30][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[29][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[28][28]\,
      O => \max_zone_color1[6]_i_537_n_0\
    );
\max_zone_color1[6]_i_538\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][28]\,
      I1 => \zone_count_color1_reg_n_0_[2][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[1][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[0][28]\,
      O => \max_zone_color1[6]_i_538_n_0\
    );
\max_zone_color1[6]_i_539\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][28]\,
      I1 => \zone_count_color1_reg_n_0_[6][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[5][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[4][28]\,
      O => \max_zone_color1[6]_i_539_n_0\
    );
\max_zone_color1[6]_i_540\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][28]\,
      I1 => \zone_count_color1_reg_n_0_[10][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[9][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[8][28]\,
      O => \max_zone_color1[6]_i_540_n_0\
    );
\max_zone_color1[6]_i_541\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][28]\,
      I1 => \zone_count_color1_reg_n_0_[14][28]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[13][28]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[12][28]\,
      O => \max_zone_color1[6]_i_541_n_0\
    );
\max_zone_color1[6]_i_542\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][29]\,
      I1 => \zone_count_color1_reg_n_0_[50][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[49][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[48][29]\,
      O => \max_zone_color1[6]_i_542_n_0\
    );
\max_zone_color1[6]_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][29]\,
      I1 => \zone_count_color1_reg_n_0_[54][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[53][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[52][29]\,
      O => \max_zone_color1[6]_i_543_n_0\
    );
\max_zone_color1[6]_i_544\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][29]\,
      I1 => \zone_count_color1_reg_n_0_[58][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[57][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[56][29]\,
      O => \max_zone_color1[6]_i_544_n_0\
    );
\max_zone_color1[6]_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][29]\,
      I1 => \zone_count_color1_reg_n_0_[62][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[61][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[60][29]\,
      O => \max_zone_color1[6]_i_545_n_0\
    );
\max_zone_color1[6]_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][29]\,
      I1 => \zone_count_color1_reg_n_0_[34][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[33][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[32][29]\,
      O => \max_zone_color1[6]_i_546_n_0\
    );
\max_zone_color1[6]_i_547\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][29]\,
      I1 => \zone_count_color1_reg_n_0_[38][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[37][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[36][29]\,
      O => \max_zone_color1[6]_i_547_n_0\
    );
\max_zone_color1[6]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][29]\,
      I1 => \zone_count_color1_reg_n_0_[42][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[41][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[40][29]\,
      O => \max_zone_color1[6]_i_548_n_0\
    );
\max_zone_color1[6]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][29]\,
      I1 => \zone_count_color1_reg_n_0_[46][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[45][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[44][29]\,
      O => \max_zone_color1[6]_i_549_n_0\
    );
\max_zone_color1[6]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_121_n_0\,
      I1 => \max_zone_color1_reg[6]_i_122_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_123_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_124_n_0\,
      O => \max_zone_color1[6]_i_55_n_0\
    );
\max_zone_color1[6]_i_550\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][29]\,
      I1 => \zone_count_color1_reg_n_0_[18][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[17][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[16][29]\,
      O => \max_zone_color1[6]_i_550_n_0\
    );
\max_zone_color1[6]_i_551\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][29]\,
      I1 => \zone_count_color1_reg_n_0_[22][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[21][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[20][29]\,
      O => \max_zone_color1[6]_i_551_n_0\
    );
\max_zone_color1[6]_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][29]\,
      I1 => \zone_count_color1_reg_n_0_[26][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[25][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[24][29]\,
      O => \max_zone_color1[6]_i_552_n_0\
    );
\max_zone_color1[6]_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][29]\,
      I1 => \zone_count_color1_reg_n_0_[30][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[29][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[28][29]\,
      O => \max_zone_color1[6]_i_553_n_0\
    );
\max_zone_color1[6]_i_554\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][29]\,
      I1 => \zone_count_color1_reg_n_0_[2][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[1][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[0][29]\,
      O => \max_zone_color1[6]_i_554_n_0\
    );
\max_zone_color1[6]_i_555\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][29]\,
      I1 => \zone_count_color1_reg_n_0_[6][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[5][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[4][29]\,
      O => \max_zone_color1[6]_i_555_n_0\
    );
\max_zone_color1[6]_i_556\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][29]\,
      I1 => \zone_count_color1_reg_n_0_[10][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[9][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[8][29]\,
      O => \max_zone_color1[6]_i_556_n_0\
    );
\max_zone_color1[6]_i_557\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][29]\,
      I1 => \zone_count_color1_reg_n_0_[14][29]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[13][29]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[12][29]\,
      O => \max_zone_color1[6]_i_557_n_0\
    );
\max_zone_color1[6]_i_558\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][26]\,
      I1 => \zone_count_color1_reg_n_0_[50][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[49][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[48][26]\,
      O => \max_zone_color1[6]_i_558_n_0\
    );
\max_zone_color1[6]_i_559\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][26]\,
      I1 => \zone_count_color1_reg_n_0_[54][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[53][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[52][26]\,
      O => \max_zone_color1[6]_i_559_n_0\
    );
\max_zone_color1[6]_i_560\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][26]\,
      I1 => \zone_count_color1_reg_n_0_[58][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[57][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[56][26]\,
      O => \max_zone_color1[6]_i_560_n_0\
    );
\max_zone_color1[6]_i_561\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][26]\,
      I1 => \zone_count_color1_reg_n_0_[62][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[61][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[60][26]\,
      O => \max_zone_color1[6]_i_561_n_0\
    );
\max_zone_color1[6]_i_562\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][26]\,
      I1 => \zone_count_color1_reg_n_0_[34][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[33][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[32][26]\,
      O => \max_zone_color1[6]_i_562_n_0\
    );
\max_zone_color1[6]_i_563\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][26]\,
      I1 => \zone_count_color1_reg_n_0_[38][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[37][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[36][26]\,
      O => \max_zone_color1[6]_i_563_n_0\
    );
\max_zone_color1[6]_i_564\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][26]\,
      I1 => \zone_count_color1_reg_n_0_[42][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[41][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[40][26]\,
      O => \max_zone_color1[6]_i_564_n_0\
    );
\max_zone_color1[6]_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][26]\,
      I1 => \zone_count_color1_reg_n_0_[46][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[45][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[44][26]\,
      O => \max_zone_color1[6]_i_565_n_0\
    );
\max_zone_color1[6]_i_566\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][26]\,
      I1 => \zone_count_color1_reg_n_0_[18][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[17][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[16][26]\,
      O => \max_zone_color1[6]_i_566_n_0\
    );
\max_zone_color1[6]_i_567\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][26]\,
      I1 => \zone_count_color1_reg_n_0_[22][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[21][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[20][26]\,
      O => \max_zone_color1[6]_i_567_n_0\
    );
\max_zone_color1[6]_i_568\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][26]\,
      I1 => \zone_count_color1_reg_n_0_[26][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[25][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[24][26]\,
      O => \max_zone_color1[6]_i_568_n_0\
    );
\max_zone_color1[6]_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][26]\,
      I1 => \zone_count_color1_reg_n_0_[30][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[29][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[28][26]\,
      O => \max_zone_color1[6]_i_569_n_0\
    );
\max_zone_color1[6]_i_570\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][26]\,
      I1 => \zone_count_color1_reg_n_0_[2][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[1][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[0][26]\,
      O => \max_zone_color1[6]_i_570_n_0\
    );
\max_zone_color1[6]_i_571\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][26]\,
      I1 => \zone_count_color1_reg_n_0_[6][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[5][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[4][26]\,
      O => \max_zone_color1[6]_i_571_n_0\
    );
\max_zone_color1[6]_i_572\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][26]\,
      I1 => \zone_count_color1_reg_n_0_[10][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[9][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[8][26]\,
      O => \max_zone_color1[6]_i_572_n_0\
    );
\max_zone_color1[6]_i_573\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][26]\,
      I1 => \zone_count_color1_reg_n_0_[14][26]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[13][26]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[12][26]\,
      O => \max_zone_color1[6]_i_573_n_0\
    );
\max_zone_color1[6]_i_574\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][27]\,
      I1 => \zone_count_color1_reg_n_0_[50][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[49][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[48][27]\,
      O => \max_zone_color1[6]_i_574_n_0\
    );
\max_zone_color1[6]_i_575\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][27]\,
      I1 => \zone_count_color1_reg_n_0_[54][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[53][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[52][27]\,
      O => \max_zone_color1[6]_i_575_n_0\
    );
\max_zone_color1[6]_i_576\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][27]\,
      I1 => \zone_count_color1_reg_n_0_[58][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[57][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[56][27]\,
      O => \max_zone_color1[6]_i_576_n_0\
    );
\max_zone_color1[6]_i_577\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][27]\,
      I1 => \zone_count_color1_reg_n_0_[62][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[61][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[60][27]\,
      O => \max_zone_color1[6]_i_577_n_0\
    );
\max_zone_color1[6]_i_578\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][27]\,
      I1 => \zone_count_color1_reg_n_0_[34][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[33][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[32][27]\,
      O => \max_zone_color1[6]_i_578_n_0\
    );
\max_zone_color1[6]_i_579\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][27]\,
      I1 => \zone_count_color1_reg_n_0_[38][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[37][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[36][27]\,
      O => \max_zone_color1[6]_i_579_n_0\
    );
\max_zone_color1[6]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_129_n_0\,
      I1 => \max_zone_color1_reg[6]_i_130_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_131_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_132_n_0\,
      O => \max_zone_color1[6]_i_58_n_0\
    );
\max_zone_color1[6]_i_580\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][27]\,
      I1 => \zone_count_color1_reg_n_0_[42][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[41][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[40][27]\,
      O => \max_zone_color1[6]_i_580_n_0\
    );
\max_zone_color1[6]_i_581\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][27]\,
      I1 => \zone_count_color1_reg_n_0_[46][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[45][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[44][27]\,
      O => \max_zone_color1[6]_i_581_n_0\
    );
\max_zone_color1[6]_i_582\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][27]\,
      I1 => \zone_count_color1_reg_n_0_[18][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[17][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[16][27]\,
      O => \max_zone_color1[6]_i_582_n_0\
    );
\max_zone_color1[6]_i_583\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][27]\,
      I1 => \zone_count_color1_reg_n_0_[22][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[21][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[20][27]\,
      O => \max_zone_color1[6]_i_583_n_0\
    );
\max_zone_color1[6]_i_584\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][27]\,
      I1 => \zone_count_color1_reg_n_0_[26][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[25][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[24][27]\,
      O => \max_zone_color1[6]_i_584_n_0\
    );
\max_zone_color1[6]_i_585\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][27]\,
      I1 => \zone_count_color1_reg_n_0_[30][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[29][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[28][27]\,
      O => \max_zone_color1[6]_i_585_n_0\
    );
\max_zone_color1[6]_i_586\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][27]\,
      I1 => \zone_count_color1_reg_n_0_[2][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[1][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[0][27]\,
      O => \max_zone_color1[6]_i_586_n_0\
    );
\max_zone_color1[6]_i_587\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][27]\,
      I1 => \zone_count_color1_reg_n_0_[6][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[5][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[4][27]\,
      O => \max_zone_color1[6]_i_587_n_0\
    );
\max_zone_color1[6]_i_588\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][27]\,
      I1 => \zone_count_color1_reg_n_0_[10][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[9][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[8][27]\,
      O => \max_zone_color1[6]_i_588_n_0\
    );
\max_zone_color1[6]_i_589\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][27]\,
      I1 => \zone_count_color1_reg_n_0_[14][27]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[13][27]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[12][27]\,
      O => \max_zone_color1[6]_i_589_n_0\
    );
\max_zone_color1[6]_i_590\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][24]\,
      I1 => \zone_count_color1_reg_n_0_[50][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[49][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[48][24]\,
      O => \max_zone_color1[6]_i_590_n_0\
    );
\max_zone_color1[6]_i_591\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][24]\,
      I1 => \zone_count_color1_reg_n_0_[54][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[53][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[52][24]\,
      O => \max_zone_color1[6]_i_591_n_0\
    );
\max_zone_color1[6]_i_592\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][24]\,
      I1 => \zone_count_color1_reg_n_0_[58][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[57][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[56][24]\,
      O => \max_zone_color1[6]_i_592_n_0\
    );
\max_zone_color1[6]_i_593\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][24]\,
      I1 => \zone_count_color1_reg_n_0_[62][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[61][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[60][24]\,
      O => \max_zone_color1[6]_i_593_n_0\
    );
\max_zone_color1[6]_i_594\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][24]\,
      I1 => \zone_count_color1_reg_n_0_[34][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[33][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[32][24]\,
      O => \max_zone_color1[6]_i_594_n_0\
    );
\max_zone_color1[6]_i_595\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][24]\,
      I1 => \zone_count_color1_reg_n_0_[38][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[37][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[36][24]\,
      O => \max_zone_color1[6]_i_595_n_0\
    );
\max_zone_color1[6]_i_596\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][24]\,
      I1 => \zone_count_color1_reg_n_0_[42][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[41][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[40][24]\,
      O => \max_zone_color1[6]_i_596_n_0\
    );
\max_zone_color1[6]_i_597\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][24]\,
      I1 => \zone_count_color1_reg_n_0_[46][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[45][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[44][24]\,
      O => \max_zone_color1[6]_i_597_n_0\
    );
\max_zone_color1[6]_i_598\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][24]\,
      I1 => \zone_count_color1_reg_n_0_[18][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[17][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[16][24]\,
      O => \max_zone_color1[6]_i_598_n_0\
    );
\max_zone_color1[6]_i_599\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][24]\,
      I1 => \zone_count_color1_reg_n_0_[22][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[21][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[20][24]\,
      O => \max_zone_color1[6]_i_599_n_0\
    );
\max_zone_color1[6]_i_600\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][24]\,
      I1 => \zone_count_color1_reg_n_0_[26][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[25][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[24][24]\,
      O => \max_zone_color1[6]_i_600_n_0\
    );
\max_zone_color1[6]_i_601\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][24]\,
      I1 => \zone_count_color1_reg_n_0_[30][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[29][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[28][24]\,
      O => \max_zone_color1[6]_i_601_n_0\
    );
\max_zone_color1[6]_i_602\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][24]\,
      I1 => \zone_count_color1_reg_n_0_[2][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[1][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[0][24]\,
      O => \max_zone_color1[6]_i_602_n_0\
    );
\max_zone_color1[6]_i_603\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][24]\,
      I1 => \zone_count_color1_reg_n_0_[6][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[5][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[4][24]\,
      O => \max_zone_color1[6]_i_603_n_0\
    );
\max_zone_color1[6]_i_604\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][24]\,
      I1 => \zone_count_color1_reg_n_0_[10][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[9][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[8][24]\,
      O => \max_zone_color1[6]_i_604_n_0\
    );
\max_zone_color1[6]_i_605\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][24]\,
      I1 => \zone_count_color1_reg_n_0_[14][24]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[13][24]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[12][24]\,
      O => \max_zone_color1[6]_i_605_n_0\
    );
\max_zone_color1[6]_i_606\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][25]\,
      I1 => \zone_count_color1_reg_n_0_[50][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[49][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[48][25]\,
      O => \max_zone_color1[6]_i_606_n_0\
    );
\max_zone_color1[6]_i_607\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][25]\,
      I1 => \zone_count_color1_reg_n_0_[54][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[53][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[52][25]\,
      O => \max_zone_color1[6]_i_607_n_0\
    );
\max_zone_color1[6]_i_608\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][25]\,
      I1 => \zone_count_color1_reg_n_0_[58][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[57][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[56][25]\,
      O => \max_zone_color1[6]_i_608_n_0\
    );
\max_zone_color1[6]_i_609\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][25]\,
      I1 => \zone_count_color1_reg_n_0_[62][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[61][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[60][25]\,
      O => \max_zone_color1[6]_i_609_n_0\
    );
\max_zone_color1[6]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_137_n_0\,
      I1 => \max_zone_color1_reg[6]_i_138_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_139_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_140_n_0\,
      O => \max_zone_color1[6]_i_61_n_0\
    );
\max_zone_color1[6]_i_610\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][25]\,
      I1 => \zone_count_color1_reg_n_0_[34][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[33][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[32][25]\,
      O => \max_zone_color1[6]_i_610_n_0\
    );
\max_zone_color1[6]_i_611\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][25]\,
      I1 => \zone_count_color1_reg_n_0_[38][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[37][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[36][25]\,
      O => \max_zone_color1[6]_i_611_n_0\
    );
\max_zone_color1[6]_i_612\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][25]\,
      I1 => \zone_count_color1_reg_n_0_[42][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[41][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[40][25]\,
      O => \max_zone_color1[6]_i_612_n_0\
    );
\max_zone_color1[6]_i_613\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][25]\,
      I1 => \zone_count_color1_reg_n_0_[46][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[45][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[44][25]\,
      O => \max_zone_color1[6]_i_613_n_0\
    );
\max_zone_color1[6]_i_614\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][25]\,
      I1 => \zone_count_color1_reg_n_0_[18][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[17][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[16][25]\,
      O => \max_zone_color1[6]_i_614_n_0\
    );
\max_zone_color1[6]_i_615\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][25]\,
      I1 => \zone_count_color1_reg_n_0_[22][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[21][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[20][25]\,
      O => \max_zone_color1[6]_i_615_n_0\
    );
\max_zone_color1[6]_i_616\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][25]\,
      I1 => \zone_count_color1_reg_n_0_[26][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[25][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[24][25]\,
      O => \max_zone_color1[6]_i_616_n_0\
    );
\max_zone_color1[6]_i_617\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][25]\,
      I1 => \zone_count_color1_reg_n_0_[30][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[29][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[28][25]\,
      O => \max_zone_color1[6]_i_617_n_0\
    );
\max_zone_color1[6]_i_618\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][25]\,
      I1 => \zone_count_color1_reg_n_0_[2][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[1][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[0][25]\,
      O => \max_zone_color1[6]_i_618_n_0\
    );
\max_zone_color1[6]_i_619\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][25]\,
      I1 => \zone_count_color1_reg_n_0_[6][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[5][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[4][25]\,
      O => \max_zone_color1[6]_i_619_n_0\
    );
\max_zone_color1[6]_i_620\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][25]\,
      I1 => \zone_count_color1_reg_n_0_[10][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[9][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[8][25]\,
      O => \max_zone_color1[6]_i_620_n_0\
    );
\max_zone_color1[6]_i_621\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][25]\,
      I1 => \zone_count_color1_reg_n_0_[14][25]\,
      I2 => \max_zone_color1_reg_n_0_[1]\,
      I3 => \zone_count_color1_reg_n_0_[13][25]\,
      I4 => \max_zone_color1_reg_n_0_[0]\,
      I5 => \zone_count_color1_reg_n_0_[12][25]\,
      O => \max_zone_color1[6]_i_621_n_0\
    );
\max_zone_color1[6]_i_622\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][6]\,
      I1 => \zone_count_color1_reg_n_0_[74][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][6]\,
      O => \max_zone_color1[6]_i_622_n_0\
    );
\max_zone_color1[6]_i_623\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][6]\,
      I1 => \zone_count_color1_reg_n_0_[78][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][6]\,
      O => \max_zone_color1[6]_i_623_n_0\
    );
\max_zone_color1[6]_i_624\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][6]\,
      I1 => \zone_count_color1_reg_n_0_[66][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][6]\,
      O => \max_zone_color1[6]_i_624_n_0\
    );
\max_zone_color1[6]_i_625\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][6]\,
      I1 => \zone_count_color1_reg_n_0_[70][6]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][6]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][6]\,
      O => \max_zone_color1[6]_i_625_n_0\
    );
\max_zone_color1[6]_i_630\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][7]\,
      I1 => \zone_count_color1_reg_n_0_[74][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][7]\,
      O => \max_zone_color1[6]_i_630_n_0\
    );
\max_zone_color1[6]_i_631\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][7]\,
      I1 => \zone_count_color1_reg_n_0_[78][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][7]\,
      O => \max_zone_color1[6]_i_631_n_0\
    );
\max_zone_color1[6]_i_632\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][7]\,
      I1 => \zone_count_color1_reg_n_0_[66][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][7]\,
      O => \max_zone_color1[6]_i_632_n_0\
    );
\max_zone_color1[6]_i_633\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][7]\,
      I1 => \zone_count_color1_reg_n_0_[70][7]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][7]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][7]\,
      O => \max_zone_color1[6]_i_633_n_0\
    );
\max_zone_color1[6]_i_638\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][4]\,
      I1 => \zone_count_color1_reg_n_0_[74][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][4]\,
      O => \max_zone_color1[6]_i_638_n_0\
    );
\max_zone_color1[6]_i_639\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][4]\,
      I1 => \zone_count_color1_reg_n_0_[78][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][4]\,
      O => \max_zone_color1[6]_i_639_n_0\
    );
\max_zone_color1[6]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_145_n_0\,
      I1 => \max_zone_color1_reg[6]_i_146_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_147_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_148_n_0\,
      O => \max_zone_color1[6]_i_64_n_0\
    );
\max_zone_color1[6]_i_640\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][4]\,
      I1 => \zone_count_color1_reg_n_0_[66][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][4]\,
      O => \max_zone_color1[6]_i_640_n_0\
    );
\max_zone_color1[6]_i_641\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][4]\,
      I1 => \zone_count_color1_reg_n_0_[70][4]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][4]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][4]\,
      O => \max_zone_color1[6]_i_641_n_0\
    );
\max_zone_color1[6]_i_646\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][5]\,
      I1 => \zone_count_color1_reg_n_0_[74][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][5]\,
      O => \max_zone_color1[6]_i_646_n_0\
    );
\max_zone_color1[6]_i_647\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][5]\,
      I1 => \zone_count_color1_reg_n_0_[78][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][5]\,
      O => \max_zone_color1[6]_i_647_n_0\
    );
\max_zone_color1[6]_i_648\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][5]\,
      I1 => \zone_count_color1_reg_n_0_[66][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][5]\,
      O => \max_zone_color1[6]_i_648_n_0\
    );
\max_zone_color1[6]_i_649\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][5]\,
      I1 => \zone_count_color1_reg_n_0_[70][5]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][5]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][5]\,
      O => \max_zone_color1[6]_i_649_n_0\
    );
\max_zone_color1[6]_i_654\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][2]\,
      I1 => \zone_count_color1_reg_n_0_[74][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][2]\,
      O => \max_zone_color1[6]_i_654_n_0\
    );
\max_zone_color1[6]_i_655\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][2]\,
      I1 => \zone_count_color1_reg_n_0_[78][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][2]\,
      O => \max_zone_color1[6]_i_655_n_0\
    );
\max_zone_color1[6]_i_656\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][2]\,
      I1 => \zone_count_color1_reg_n_0_[66][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][2]\,
      O => \max_zone_color1[6]_i_656_n_0\
    );
\max_zone_color1[6]_i_657\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][2]\,
      I1 => \zone_count_color1_reg_n_0_[70][2]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][2]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][2]\,
      O => \max_zone_color1[6]_i_657_n_0\
    );
\max_zone_color1[6]_i_662\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][3]\,
      I1 => \zone_count_color1_reg_n_0_[74][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][3]\,
      O => \max_zone_color1[6]_i_662_n_0\
    );
\max_zone_color1[6]_i_663\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][3]\,
      I1 => \zone_count_color1_reg_n_0_[78][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][3]\,
      O => \max_zone_color1[6]_i_663_n_0\
    );
\max_zone_color1[6]_i_664\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][3]\,
      I1 => \zone_count_color1_reg_n_0_[66][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][3]\,
      O => \max_zone_color1[6]_i_664_n_0\
    );
\max_zone_color1[6]_i_665\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][3]\,
      I1 => \zone_count_color1_reg_n_0_[70][3]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][3]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][3]\,
      O => \max_zone_color1[6]_i_665_n_0\
    );
\max_zone_color1[6]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_153_n_0\,
      I1 => \max_zone_color1_reg[6]_i_154_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_155_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_156_n_0\,
      O => \max_zone_color1[6]_i_67_n_0\
    );
\max_zone_color1[6]_i_670\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][0]\,
      I1 => \zone_count_color1_reg_n_0_[74][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][0]\,
      O => \max_zone_color1[6]_i_670_n_0\
    );
\max_zone_color1[6]_i_671\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][0]\,
      I1 => \zone_count_color1_reg_n_0_[78][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][0]\,
      O => \max_zone_color1[6]_i_671_n_0\
    );
\max_zone_color1[6]_i_672\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][0]\,
      I1 => \zone_count_color1_reg_n_0_[66][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][0]\,
      O => \max_zone_color1[6]_i_672_n_0\
    );
\max_zone_color1[6]_i_673\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][0]\,
      I1 => \zone_count_color1_reg_n_0_[70][0]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][0]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][0]\,
      O => \max_zone_color1[6]_i_673_n_0\
    );
\max_zone_color1[6]_i_678\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][1]\,
      I1 => \zone_count_color1_reg_n_0_[74][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[73][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[72][1]\,
      O => \max_zone_color1[6]_i_678_n_0\
    );
\max_zone_color1[6]_i_679\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][1]\,
      I1 => \zone_count_color1_reg_n_0_[78][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[77][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[76][1]\,
      O => \max_zone_color1[6]_i_679_n_0\
    );
\max_zone_color1[6]_i_680\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][1]\,
      I1 => \zone_count_color1_reg_n_0_[66][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[65][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[64][1]\,
      O => \max_zone_color1[6]_i_680_n_0\
    );
\max_zone_color1[6]_i_681\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][1]\,
      I1 => \zone_count_color1_reg_n_0_[70][1]\,
      I2 => \max_zone_color1_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color1_reg_n_0_[69][1]\,
      I4 => \max_zone_color1_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color1_reg_n_0_[68][1]\,
      O => \max_zone_color1[6]_i_681_n_0\
    );
\max_zone_color1[6]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_161_n_0\,
      I1 => \max_zone_color1_reg[6]_i_162_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_163_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_164_n_0\,
      O => \max_zone_color1[6]_i_70_n_0\
    );
\max_zone_color1[6]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_169_n_0\,
      I1 => \max_zone_color1_reg[6]_i_170_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_171_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_172_n_0\,
      O => \max_zone_color1[6]_i_73_n_0\
    );
\max_zone_color1[6]_i_750\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][22]\,
      I1 => \zone_count_color1_reg_n_0_[50][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][22]\,
      O => \max_zone_color1[6]_i_750_n_0\
    );
\max_zone_color1[6]_i_751\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][22]\,
      I1 => \zone_count_color1_reg_n_0_[54][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][22]\,
      O => \max_zone_color1[6]_i_751_n_0\
    );
\max_zone_color1[6]_i_752\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][22]\,
      I1 => \zone_count_color1_reg_n_0_[58][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][22]\,
      O => \max_zone_color1[6]_i_752_n_0\
    );
\max_zone_color1[6]_i_753\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][22]\,
      I1 => \zone_count_color1_reg_n_0_[62][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][22]\,
      O => \max_zone_color1[6]_i_753_n_0\
    );
\max_zone_color1[6]_i_754\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][22]\,
      I1 => \zone_count_color1_reg_n_0_[34][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][22]\,
      O => \max_zone_color1[6]_i_754_n_0\
    );
\max_zone_color1[6]_i_755\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][22]\,
      I1 => \zone_count_color1_reg_n_0_[38][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][22]\,
      O => \max_zone_color1[6]_i_755_n_0\
    );
\max_zone_color1[6]_i_756\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][22]\,
      I1 => \zone_count_color1_reg_n_0_[42][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][22]\,
      O => \max_zone_color1[6]_i_756_n_0\
    );
\max_zone_color1[6]_i_757\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][22]\,
      I1 => \zone_count_color1_reg_n_0_[46][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][22]\,
      O => \max_zone_color1[6]_i_757_n_0\
    );
\max_zone_color1[6]_i_758\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][22]\,
      I1 => \zone_count_color1_reg_n_0_[18][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][22]\,
      O => \max_zone_color1[6]_i_758_n_0\
    );
\max_zone_color1[6]_i_759\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][22]\,
      I1 => \zone_count_color1_reg_n_0_[22][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][22]\,
      O => \max_zone_color1[6]_i_759_n_0\
    );
\max_zone_color1[6]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_177_n_0\,
      I1 => \max_zone_color1_reg[6]_i_178_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_179_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_180_n_0\,
      O => \max_zone_color1[6]_i_76_n_0\
    );
\max_zone_color1[6]_i_760\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][22]\,
      I1 => \zone_count_color1_reg_n_0_[26][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][22]\,
      O => \max_zone_color1[6]_i_760_n_0\
    );
\max_zone_color1[6]_i_761\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][22]\,
      I1 => \zone_count_color1_reg_n_0_[30][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][22]\,
      O => \max_zone_color1[6]_i_761_n_0\
    );
\max_zone_color1[6]_i_762\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][22]\,
      I1 => \zone_count_color1_reg_n_0_[2][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][22]\,
      O => \max_zone_color1[6]_i_762_n_0\
    );
\max_zone_color1[6]_i_763\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][22]\,
      I1 => \zone_count_color1_reg_n_0_[6][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][22]\,
      O => \max_zone_color1[6]_i_763_n_0\
    );
\max_zone_color1[6]_i_764\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][22]\,
      I1 => \zone_count_color1_reg_n_0_[10][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][22]\,
      O => \max_zone_color1[6]_i_764_n_0\
    );
\max_zone_color1[6]_i_765\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][22]\,
      I1 => \zone_count_color1_reg_n_0_[14][22]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][22]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][22]\,
      O => \max_zone_color1[6]_i_765_n_0\
    );
\max_zone_color1[6]_i_766\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][23]\,
      I1 => \zone_count_color1_reg_n_0_[50][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][23]\,
      O => \max_zone_color1[6]_i_766_n_0\
    );
\max_zone_color1[6]_i_767\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][23]\,
      I1 => \zone_count_color1_reg_n_0_[54][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][23]\,
      O => \max_zone_color1[6]_i_767_n_0\
    );
\max_zone_color1[6]_i_768\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][23]\,
      I1 => \zone_count_color1_reg_n_0_[58][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][23]\,
      O => \max_zone_color1[6]_i_768_n_0\
    );
\max_zone_color1[6]_i_769\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][23]\,
      I1 => \zone_count_color1_reg_n_0_[62][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][23]\,
      O => \max_zone_color1[6]_i_769_n_0\
    );
\max_zone_color1[6]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color11(6),
      I1 => \max_zone_color1[6]_i_181_n_0\,
      I2 => \max_zone_color1[6]_i_182_n_0\,
      I3 => max_zone_color11(7),
      O => \max_zone_color1[6]_i_77_n_0\
    );
\max_zone_color1[6]_i_770\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][23]\,
      I1 => \zone_count_color1_reg_n_0_[34][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][23]\,
      O => \max_zone_color1[6]_i_770_n_0\
    );
\max_zone_color1[6]_i_771\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][23]\,
      I1 => \zone_count_color1_reg_n_0_[38][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][23]\,
      O => \max_zone_color1[6]_i_771_n_0\
    );
\max_zone_color1[6]_i_772\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][23]\,
      I1 => \zone_count_color1_reg_n_0_[42][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][23]\,
      O => \max_zone_color1[6]_i_772_n_0\
    );
\max_zone_color1[6]_i_773\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][23]\,
      I1 => \zone_count_color1_reg_n_0_[46][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][23]\,
      O => \max_zone_color1[6]_i_773_n_0\
    );
\max_zone_color1[6]_i_774\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][23]\,
      I1 => \zone_count_color1_reg_n_0_[18][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][23]\,
      O => \max_zone_color1[6]_i_774_n_0\
    );
\max_zone_color1[6]_i_775\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][23]\,
      I1 => \zone_count_color1_reg_n_0_[22][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][23]\,
      O => \max_zone_color1[6]_i_775_n_0\
    );
\max_zone_color1[6]_i_776\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][23]\,
      I1 => \zone_count_color1_reg_n_0_[26][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][23]\,
      O => \max_zone_color1[6]_i_776_n_0\
    );
\max_zone_color1[6]_i_777\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][23]\,
      I1 => \zone_count_color1_reg_n_0_[30][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][23]\,
      O => \max_zone_color1[6]_i_777_n_0\
    );
\max_zone_color1[6]_i_778\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][23]\,
      I1 => \zone_count_color1_reg_n_0_[2][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][23]\,
      O => \max_zone_color1[6]_i_778_n_0\
    );
\max_zone_color1[6]_i_779\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][23]\,
      I1 => \zone_count_color1_reg_n_0_[6][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][23]\,
      O => \max_zone_color1[6]_i_779_n_0\
    );
\max_zone_color1[6]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color11(4),
      I1 => \max_zone_color1[6]_i_183_n_0\,
      I2 => \max_zone_color1[6]_i_184_n_0\,
      I3 => max_zone_color11(5),
      O => \max_zone_color1[6]_i_78_n_0\
    );
\max_zone_color1[6]_i_780\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][23]\,
      I1 => \zone_count_color1_reg_n_0_[10][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][23]\,
      O => \max_zone_color1[6]_i_780_n_0\
    );
\max_zone_color1[6]_i_781\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][23]\,
      I1 => \zone_count_color1_reg_n_0_[14][23]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][23]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][23]\,
      O => \max_zone_color1[6]_i_781_n_0\
    );
\max_zone_color1[6]_i_782\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][20]\,
      I1 => \zone_count_color1_reg_n_0_[50][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][20]\,
      O => \max_zone_color1[6]_i_782_n_0\
    );
\max_zone_color1[6]_i_783\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][20]\,
      I1 => \zone_count_color1_reg_n_0_[54][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][20]\,
      O => \max_zone_color1[6]_i_783_n_0\
    );
\max_zone_color1[6]_i_784\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][20]\,
      I1 => \zone_count_color1_reg_n_0_[58][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][20]\,
      O => \max_zone_color1[6]_i_784_n_0\
    );
\max_zone_color1[6]_i_785\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][20]\,
      I1 => \zone_count_color1_reg_n_0_[62][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][20]\,
      O => \max_zone_color1[6]_i_785_n_0\
    );
\max_zone_color1[6]_i_786\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][20]\,
      I1 => \zone_count_color1_reg_n_0_[34][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][20]\,
      O => \max_zone_color1[6]_i_786_n_0\
    );
\max_zone_color1[6]_i_787\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][20]\,
      I1 => \zone_count_color1_reg_n_0_[38][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][20]\,
      O => \max_zone_color1[6]_i_787_n_0\
    );
\max_zone_color1[6]_i_788\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][20]\,
      I1 => \zone_count_color1_reg_n_0_[42][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][20]\,
      O => \max_zone_color1[6]_i_788_n_0\
    );
\max_zone_color1[6]_i_789\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][20]\,
      I1 => \zone_count_color1_reg_n_0_[46][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][20]\,
      O => \max_zone_color1[6]_i_789_n_0\
    );
\max_zone_color1[6]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color11(2),
      I1 => \max_zone_color1[6]_i_185_n_0\,
      I2 => \max_zone_color1[6]_i_186_n_0\,
      I3 => max_zone_color11(3),
      O => \max_zone_color1[6]_i_79_n_0\
    );
\max_zone_color1[6]_i_790\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][20]\,
      I1 => \zone_count_color1_reg_n_0_[18][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][20]\,
      O => \max_zone_color1[6]_i_790_n_0\
    );
\max_zone_color1[6]_i_791\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][20]\,
      I1 => \zone_count_color1_reg_n_0_[22][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][20]\,
      O => \max_zone_color1[6]_i_791_n_0\
    );
\max_zone_color1[6]_i_792\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][20]\,
      I1 => \zone_count_color1_reg_n_0_[26][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][20]\,
      O => \max_zone_color1[6]_i_792_n_0\
    );
\max_zone_color1[6]_i_793\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][20]\,
      I1 => \zone_count_color1_reg_n_0_[30][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][20]\,
      O => \max_zone_color1[6]_i_793_n_0\
    );
\max_zone_color1[6]_i_794\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][20]\,
      I1 => \zone_count_color1_reg_n_0_[2][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][20]\,
      O => \max_zone_color1[6]_i_794_n_0\
    );
\max_zone_color1[6]_i_795\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][20]\,
      I1 => \zone_count_color1_reg_n_0_[6][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][20]\,
      O => \max_zone_color1[6]_i_795_n_0\
    );
\max_zone_color1[6]_i_796\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][20]\,
      I1 => \zone_count_color1_reg_n_0_[10][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][20]\,
      O => \max_zone_color1[6]_i_796_n_0\
    );
\max_zone_color1[6]_i_797\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][20]\,
      I1 => \zone_count_color1_reg_n_0_[14][20]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][20]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][20]\,
      O => \max_zone_color1[6]_i_797_n_0\
    );
\max_zone_color1[6]_i_798\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][21]\,
      I1 => \zone_count_color1_reg_n_0_[50][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][21]\,
      O => \max_zone_color1[6]_i_798_n_0\
    );
\max_zone_color1[6]_i_799\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][21]\,
      I1 => \zone_count_color1_reg_n_0_[54][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][21]\,
      O => \max_zone_color1[6]_i_799_n_0\
    );
\max_zone_color1[6]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151FFFF00000151"
    )
        port map (
      I0 => \max_zone_color1[6]_i_187_n_0\,
      I1 => \zone_count_color1_reg[1][0]_i_2_n_0\,
      I2 => zone_id(5),
      I3 => \max_zone_color1_reg[6]_i_188_n_0\,
      I4 => \max_zone_color1[6]_i_189_n_0\,
      I5 => max_zone_color11(1),
      O => \max_zone_color1[6]_i_80_n_0\
    );
\max_zone_color1[6]_i_800\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][21]\,
      I1 => \zone_count_color1_reg_n_0_[58][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][21]\,
      O => \max_zone_color1[6]_i_800_n_0\
    );
\max_zone_color1[6]_i_801\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][21]\,
      I1 => \zone_count_color1_reg_n_0_[62][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][21]\,
      O => \max_zone_color1[6]_i_801_n_0\
    );
\max_zone_color1[6]_i_802\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][21]\,
      I1 => \zone_count_color1_reg_n_0_[34][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][21]\,
      O => \max_zone_color1[6]_i_802_n_0\
    );
\max_zone_color1[6]_i_803\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][21]\,
      I1 => \zone_count_color1_reg_n_0_[38][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][21]\,
      O => \max_zone_color1[6]_i_803_n_0\
    );
\max_zone_color1[6]_i_804\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][21]\,
      I1 => \zone_count_color1_reg_n_0_[42][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][21]\,
      O => \max_zone_color1[6]_i_804_n_0\
    );
\max_zone_color1[6]_i_805\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][21]\,
      I1 => \zone_count_color1_reg_n_0_[46][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][21]\,
      O => \max_zone_color1[6]_i_805_n_0\
    );
\max_zone_color1[6]_i_806\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][21]\,
      I1 => \zone_count_color1_reg_n_0_[18][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][21]\,
      O => \max_zone_color1[6]_i_806_n_0\
    );
\max_zone_color1[6]_i_807\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][21]\,
      I1 => \zone_count_color1_reg_n_0_[22][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][21]\,
      O => \max_zone_color1[6]_i_807_n_0\
    );
\max_zone_color1[6]_i_808\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][21]\,
      I1 => \zone_count_color1_reg_n_0_[26][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][21]\,
      O => \max_zone_color1[6]_i_808_n_0\
    );
\max_zone_color1[6]_i_809\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][21]\,
      I1 => \zone_count_color1_reg_n_0_[30][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][21]\,
      O => \max_zone_color1[6]_i_809_n_0\
    );
\max_zone_color1[6]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color1[6]_i_182_n_0\,
      I1 => max_zone_color11(7),
      I2 => max_zone_color11(6),
      I3 => \max_zone_color1[6]_i_181_n_0\,
      O => \max_zone_color1[6]_i_81_n_0\
    );
\max_zone_color1[6]_i_810\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][21]\,
      I1 => \zone_count_color1_reg_n_0_[2][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][21]\,
      O => \max_zone_color1[6]_i_810_n_0\
    );
\max_zone_color1[6]_i_811\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][21]\,
      I1 => \zone_count_color1_reg_n_0_[6][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][21]\,
      O => \max_zone_color1[6]_i_811_n_0\
    );
\max_zone_color1[6]_i_812\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][21]\,
      I1 => \zone_count_color1_reg_n_0_[10][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][21]\,
      O => \max_zone_color1[6]_i_812_n_0\
    );
\max_zone_color1[6]_i_813\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][21]\,
      I1 => \zone_count_color1_reg_n_0_[14][21]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][21]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][21]\,
      O => \max_zone_color1[6]_i_813_n_0\
    );
\max_zone_color1[6]_i_814\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][18]\,
      I1 => \zone_count_color1_reg_n_0_[50][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][18]\,
      O => \max_zone_color1[6]_i_814_n_0\
    );
\max_zone_color1[6]_i_815\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][18]\,
      I1 => \zone_count_color1_reg_n_0_[54][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][18]\,
      O => \max_zone_color1[6]_i_815_n_0\
    );
\max_zone_color1[6]_i_816\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][18]\,
      I1 => \zone_count_color1_reg_n_0_[58][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][18]\,
      O => \max_zone_color1[6]_i_816_n_0\
    );
\max_zone_color1[6]_i_817\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][18]\,
      I1 => \zone_count_color1_reg_n_0_[62][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][18]\,
      O => \max_zone_color1[6]_i_817_n_0\
    );
\max_zone_color1[6]_i_818\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][18]\,
      I1 => \zone_count_color1_reg_n_0_[34][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][18]\,
      O => \max_zone_color1[6]_i_818_n_0\
    );
\max_zone_color1[6]_i_819\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][18]\,
      I1 => \zone_count_color1_reg_n_0_[38][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][18]\,
      O => \max_zone_color1[6]_i_819_n_0\
    );
\max_zone_color1[6]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color1[6]_i_184_n_0\,
      I1 => max_zone_color11(5),
      I2 => max_zone_color11(4),
      I3 => \max_zone_color1[6]_i_183_n_0\,
      O => \max_zone_color1[6]_i_82_n_0\
    );
\max_zone_color1[6]_i_820\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][18]\,
      I1 => \zone_count_color1_reg_n_0_[42][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][18]\,
      O => \max_zone_color1[6]_i_820_n_0\
    );
\max_zone_color1[6]_i_821\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][18]\,
      I1 => \zone_count_color1_reg_n_0_[46][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][18]\,
      O => \max_zone_color1[6]_i_821_n_0\
    );
\max_zone_color1[6]_i_822\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][18]\,
      I1 => \zone_count_color1_reg_n_0_[18][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][18]\,
      O => \max_zone_color1[6]_i_822_n_0\
    );
\max_zone_color1[6]_i_823\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][18]\,
      I1 => \zone_count_color1_reg_n_0_[22][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][18]\,
      O => \max_zone_color1[6]_i_823_n_0\
    );
\max_zone_color1[6]_i_824\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][18]\,
      I1 => \zone_count_color1_reg_n_0_[26][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][18]\,
      O => \max_zone_color1[6]_i_824_n_0\
    );
\max_zone_color1[6]_i_825\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][18]\,
      I1 => \zone_count_color1_reg_n_0_[30][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][18]\,
      O => \max_zone_color1[6]_i_825_n_0\
    );
\max_zone_color1[6]_i_826\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][18]\,
      I1 => \zone_count_color1_reg_n_0_[2][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][18]\,
      O => \max_zone_color1[6]_i_826_n_0\
    );
\max_zone_color1[6]_i_827\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][18]\,
      I1 => \zone_count_color1_reg_n_0_[6][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][18]\,
      O => \max_zone_color1[6]_i_827_n_0\
    );
\max_zone_color1[6]_i_828\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][18]\,
      I1 => \zone_count_color1_reg_n_0_[10][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][18]\,
      O => \max_zone_color1[6]_i_828_n_0\
    );
\max_zone_color1[6]_i_829\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][18]\,
      I1 => \zone_count_color1_reg_n_0_[14][18]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][18]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][18]\,
      O => \max_zone_color1[6]_i_829_n_0\
    );
\max_zone_color1[6]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color1[6]_i_186_n_0\,
      I1 => max_zone_color11(3),
      I2 => max_zone_color11(2),
      I3 => \max_zone_color1[6]_i_185_n_0\,
      O => \max_zone_color1[6]_i_83_n_0\
    );
\max_zone_color1[6]_i_830\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][19]\,
      I1 => \zone_count_color1_reg_n_0_[50][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][19]\,
      O => \max_zone_color1[6]_i_830_n_0\
    );
\max_zone_color1[6]_i_831\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][19]\,
      I1 => \zone_count_color1_reg_n_0_[54][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][19]\,
      O => \max_zone_color1[6]_i_831_n_0\
    );
\max_zone_color1[6]_i_832\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][19]\,
      I1 => \zone_count_color1_reg_n_0_[58][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][19]\,
      O => \max_zone_color1[6]_i_832_n_0\
    );
\max_zone_color1[6]_i_833\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][19]\,
      I1 => \zone_count_color1_reg_n_0_[62][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][19]\,
      O => \max_zone_color1[6]_i_833_n_0\
    );
\max_zone_color1[6]_i_834\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][19]\,
      I1 => \zone_count_color1_reg_n_0_[34][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][19]\,
      O => \max_zone_color1[6]_i_834_n_0\
    );
\max_zone_color1[6]_i_835\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][19]\,
      I1 => \zone_count_color1_reg_n_0_[38][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][19]\,
      O => \max_zone_color1[6]_i_835_n_0\
    );
\max_zone_color1[6]_i_836\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][19]\,
      I1 => \zone_count_color1_reg_n_0_[42][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][19]\,
      O => \max_zone_color1[6]_i_836_n_0\
    );
\max_zone_color1[6]_i_837\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][19]\,
      I1 => \zone_count_color1_reg_n_0_[46][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][19]\,
      O => \max_zone_color1[6]_i_837_n_0\
    );
\max_zone_color1[6]_i_838\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][19]\,
      I1 => \zone_count_color1_reg_n_0_[18][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][19]\,
      O => \max_zone_color1[6]_i_838_n_0\
    );
\max_zone_color1[6]_i_839\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][19]\,
      I1 => \zone_count_color1_reg_n_0_[22][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][19]\,
      O => \max_zone_color1[6]_i_839_n_0\
    );
\max_zone_color1[6]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900099990999000"
    )
        port map (
      I0 => \max_zone_color1[6]_i_189_n_0\,
      I1 => max_zone_color11(1),
      I2 => \max_zone_color1_reg[6]_i_188_n_0\,
      I3 => zone_id(5),
      I4 => \zone_count_color1_reg[1][0]_i_2_n_0\,
      I5 => \max_zone_color1[6]_i_187_n_0\,
      O => \max_zone_color1[6]_i_84_n_0\
    );
\max_zone_color1[6]_i_840\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][19]\,
      I1 => \zone_count_color1_reg_n_0_[26][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][19]\,
      O => \max_zone_color1[6]_i_840_n_0\
    );
\max_zone_color1[6]_i_841\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][19]\,
      I1 => \zone_count_color1_reg_n_0_[30][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][19]\,
      O => \max_zone_color1[6]_i_841_n_0\
    );
\max_zone_color1[6]_i_842\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][19]\,
      I1 => \zone_count_color1_reg_n_0_[2][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][19]\,
      O => \max_zone_color1[6]_i_842_n_0\
    );
\max_zone_color1[6]_i_843\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][19]\,
      I1 => \zone_count_color1_reg_n_0_[6][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][19]\,
      O => \max_zone_color1[6]_i_843_n_0\
    );
\max_zone_color1[6]_i_844\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][19]\,
      I1 => \zone_count_color1_reg_n_0_[10][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][19]\,
      O => \max_zone_color1[6]_i_844_n_0\
    );
\max_zone_color1[6]_i_845\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][19]\,
      I1 => \zone_count_color1_reg_n_0_[14][19]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][19]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][19]\,
      O => \max_zone_color1[6]_i_845_n_0\
    );
\max_zone_color1[6]_i_846\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][16]\,
      I1 => \zone_count_color1_reg_n_0_[50][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][16]\,
      O => \max_zone_color1[6]_i_846_n_0\
    );
\max_zone_color1[6]_i_847\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][16]\,
      I1 => \zone_count_color1_reg_n_0_[54][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][16]\,
      O => \max_zone_color1[6]_i_847_n_0\
    );
\max_zone_color1[6]_i_848\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][16]\,
      I1 => \zone_count_color1_reg_n_0_[58][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][16]\,
      O => \max_zone_color1[6]_i_848_n_0\
    );
\max_zone_color1[6]_i_849\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][16]\,
      I1 => \zone_count_color1_reg_n_0_[62][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][16]\,
      O => \max_zone_color1[6]_i_849_n_0\
    );
\max_zone_color1[6]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_190_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_191_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_192_n_0\,
      O => \max_zone_color1[6]_i_85_n_0\
    );
\max_zone_color1[6]_i_850\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][16]\,
      I1 => \zone_count_color1_reg_n_0_[34][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][16]\,
      O => \max_zone_color1[6]_i_850_n_0\
    );
\max_zone_color1[6]_i_851\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][16]\,
      I1 => \zone_count_color1_reg_n_0_[38][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][16]\,
      O => \max_zone_color1[6]_i_851_n_0\
    );
\max_zone_color1[6]_i_852\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][16]\,
      I1 => \zone_count_color1_reg_n_0_[42][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][16]\,
      O => \max_zone_color1[6]_i_852_n_0\
    );
\max_zone_color1[6]_i_853\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][16]\,
      I1 => \zone_count_color1_reg_n_0_[46][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][16]\,
      O => \max_zone_color1[6]_i_853_n_0\
    );
\max_zone_color1[6]_i_854\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][16]\,
      I1 => \zone_count_color1_reg_n_0_[18][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][16]\,
      O => \max_zone_color1[6]_i_854_n_0\
    );
\max_zone_color1[6]_i_855\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][16]\,
      I1 => \zone_count_color1_reg_n_0_[22][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][16]\,
      O => \max_zone_color1[6]_i_855_n_0\
    );
\max_zone_color1[6]_i_856\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][16]\,
      I1 => \zone_count_color1_reg_n_0_[26][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][16]\,
      O => \max_zone_color1[6]_i_856_n_0\
    );
\max_zone_color1[6]_i_857\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][16]\,
      I1 => \zone_count_color1_reg_n_0_[30][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][16]\,
      O => \max_zone_color1[6]_i_857_n_0\
    );
\max_zone_color1[6]_i_858\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][16]\,
      I1 => \zone_count_color1_reg_n_0_[2][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][16]\,
      O => \max_zone_color1[6]_i_858_n_0\
    );
\max_zone_color1[6]_i_859\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][16]\,
      I1 => \zone_count_color1_reg_n_0_[6][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][16]\,
      O => \max_zone_color1[6]_i_859_n_0\
    );
\max_zone_color1[6]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_193_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_194_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_195_n_0\,
      O => \max_zone_color1[6]_i_86_n_0\
    );
\max_zone_color1[6]_i_860\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][16]\,
      I1 => \zone_count_color1_reg_n_0_[10][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][16]\,
      O => \max_zone_color1[6]_i_860_n_0\
    );
\max_zone_color1[6]_i_861\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][16]\,
      I1 => \zone_count_color1_reg_n_0_[14][16]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][16]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][16]\,
      O => \max_zone_color1[6]_i_861_n_0\
    );
\max_zone_color1[6]_i_862\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][17]\,
      I1 => \zone_count_color1_reg_n_0_[50][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][17]\,
      O => \max_zone_color1[6]_i_862_n_0\
    );
\max_zone_color1[6]_i_863\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][17]\,
      I1 => \zone_count_color1_reg_n_0_[54][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][17]\,
      O => \max_zone_color1[6]_i_863_n_0\
    );
\max_zone_color1[6]_i_864\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][17]\,
      I1 => \zone_count_color1_reg_n_0_[58][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][17]\,
      O => \max_zone_color1[6]_i_864_n_0\
    );
\max_zone_color1[6]_i_865\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][17]\,
      I1 => \zone_count_color1_reg_n_0_[62][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][17]\,
      O => \max_zone_color1[6]_i_865_n_0\
    );
\max_zone_color1[6]_i_866\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][17]\,
      I1 => \zone_count_color1_reg_n_0_[34][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][17]\,
      O => \max_zone_color1[6]_i_866_n_0\
    );
\max_zone_color1[6]_i_867\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][17]\,
      I1 => \zone_count_color1_reg_n_0_[38][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][17]\,
      O => \max_zone_color1[6]_i_867_n_0\
    );
\max_zone_color1[6]_i_868\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][17]\,
      I1 => \zone_count_color1_reg_n_0_[42][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][17]\,
      O => \max_zone_color1[6]_i_868_n_0\
    );
\max_zone_color1[6]_i_869\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][17]\,
      I1 => \zone_count_color1_reg_n_0_[46][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][17]\,
      O => \max_zone_color1[6]_i_869_n_0\
    );
\max_zone_color1[6]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_196_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_197_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_198_n_0\,
      O => \max_zone_color1[6]_i_87_n_0\
    );
\max_zone_color1[6]_i_870\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][17]\,
      I1 => \zone_count_color1_reg_n_0_[18][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][17]\,
      O => \max_zone_color1[6]_i_870_n_0\
    );
\max_zone_color1[6]_i_871\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][17]\,
      I1 => \zone_count_color1_reg_n_0_[22][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][17]\,
      O => \max_zone_color1[6]_i_871_n_0\
    );
\max_zone_color1[6]_i_872\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][17]\,
      I1 => \zone_count_color1_reg_n_0_[26][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][17]\,
      O => \max_zone_color1[6]_i_872_n_0\
    );
\max_zone_color1[6]_i_873\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][17]\,
      I1 => \zone_count_color1_reg_n_0_[30][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][17]\,
      O => \max_zone_color1[6]_i_873_n_0\
    );
\max_zone_color1[6]_i_874\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][17]\,
      I1 => \zone_count_color1_reg_n_0_[2][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][17]\,
      O => \max_zone_color1[6]_i_874_n_0\
    );
\max_zone_color1[6]_i_875\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][17]\,
      I1 => \zone_count_color1_reg_n_0_[6][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][17]\,
      O => \max_zone_color1[6]_i_875_n_0\
    );
\max_zone_color1[6]_i_876\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][17]\,
      I1 => \zone_count_color1_reg_n_0_[10][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][17]\,
      O => \max_zone_color1[6]_i_876_n_0\
    );
\max_zone_color1[6]_i_877\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][17]\,
      I1 => \zone_count_color1_reg_n_0_[14][17]\,
      I2 => \max_zone_color1_reg[1]_rep_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][17]\,
      I4 => \max_zone_color1_reg[0]_rep_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][17]\,
      O => \max_zone_color1[6]_i_877_n_0\
    );
\max_zone_color1[6]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_199_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_200_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_201_n_0\,
      O => \max_zone_color1[6]_i_88_n_0\
    );
\max_zone_color1[6]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_202_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_203_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_204_n_0\,
      O => \max_zone_color1[6]_i_89_n_0\
    );
\max_zone_color1[6]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_205_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_206_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_207_n_0\,
      O => \max_zone_color1[6]_i_90_n_0\
    );
\max_zone_color1[6]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_208_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_209_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_210_n_0\,
      O => \max_zone_color1[6]_i_91_n_0\
    );
\max_zone_color1[6]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_211_n_0\,
      I1 => \max_zone_color1_reg_n_0_[3]\,
      I2 => \max_zone_color1_reg[6]_i_212_n_0\,
      I3 => \max_zone_color1_reg_n_0_[6]\,
      I4 => \max_zone_color1[6]_i_213_n_0\,
      O => \max_zone_color1[6]_i_92_n_0\
    );
\max_zone_color1[6]_i_942\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][14]\,
      I1 => \zone_count_color1_reg_n_0_[50][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][14]\,
      O => \max_zone_color1[6]_i_942_n_0\
    );
\max_zone_color1[6]_i_943\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][14]\,
      I1 => \zone_count_color1_reg_n_0_[54][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][14]\,
      O => \max_zone_color1[6]_i_943_n_0\
    );
\max_zone_color1[6]_i_944\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][14]\,
      I1 => \zone_count_color1_reg_n_0_[58][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][14]\,
      O => \max_zone_color1[6]_i_944_n_0\
    );
\max_zone_color1[6]_i_945\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][14]\,
      I1 => \zone_count_color1_reg_n_0_[62][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][14]\,
      O => \max_zone_color1[6]_i_945_n_0\
    );
\max_zone_color1[6]_i_946\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][14]\,
      I1 => \zone_count_color1_reg_n_0_[34][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][14]\,
      O => \max_zone_color1[6]_i_946_n_0\
    );
\max_zone_color1[6]_i_947\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][14]\,
      I1 => \zone_count_color1_reg_n_0_[38][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][14]\,
      O => \max_zone_color1[6]_i_947_n_0\
    );
\max_zone_color1[6]_i_948\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][14]\,
      I1 => \zone_count_color1_reg_n_0_[42][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][14]\,
      O => \max_zone_color1[6]_i_948_n_0\
    );
\max_zone_color1[6]_i_949\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][14]\,
      I1 => \zone_count_color1_reg_n_0_[46][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][14]\,
      O => \max_zone_color1[6]_i_949_n_0\
    );
\max_zone_color1[6]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_218_n_0\,
      I1 => \max_zone_color1_reg[6]_i_219_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_220_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_221_n_0\,
      O => \max_zone_color1[6]_i_95_n_0\
    );
\max_zone_color1[6]_i_950\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][14]\,
      I1 => \zone_count_color1_reg_n_0_[18][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][14]\,
      O => \max_zone_color1[6]_i_950_n_0\
    );
\max_zone_color1[6]_i_951\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][14]\,
      I1 => \zone_count_color1_reg_n_0_[22][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][14]\,
      O => \max_zone_color1[6]_i_951_n_0\
    );
\max_zone_color1[6]_i_952\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][14]\,
      I1 => \zone_count_color1_reg_n_0_[26][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][14]\,
      O => \max_zone_color1[6]_i_952_n_0\
    );
\max_zone_color1[6]_i_953\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][14]\,
      I1 => \zone_count_color1_reg_n_0_[30][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][14]\,
      O => \max_zone_color1[6]_i_953_n_0\
    );
\max_zone_color1[6]_i_954\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][14]\,
      I1 => \zone_count_color1_reg_n_0_[2][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][14]\,
      O => \max_zone_color1[6]_i_954_n_0\
    );
\max_zone_color1[6]_i_955\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][14]\,
      I1 => \zone_count_color1_reg_n_0_[6][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][14]\,
      O => \max_zone_color1[6]_i_955_n_0\
    );
\max_zone_color1[6]_i_956\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][14]\,
      I1 => \zone_count_color1_reg_n_0_[10][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][14]\,
      O => \max_zone_color1[6]_i_956_n_0\
    );
\max_zone_color1[6]_i_957\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][14]\,
      I1 => \zone_count_color1_reg_n_0_[14][14]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][14]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][14]\,
      O => \max_zone_color1[6]_i_957_n_0\
    );
\max_zone_color1[6]_i_958\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][15]\,
      I1 => \zone_count_color1_reg_n_0_[50][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][15]\,
      O => \max_zone_color1[6]_i_958_n_0\
    );
\max_zone_color1[6]_i_959\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][15]\,
      I1 => \zone_count_color1_reg_n_0_[54][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][15]\,
      O => \max_zone_color1[6]_i_959_n_0\
    );
\max_zone_color1[6]_i_960\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][15]\,
      I1 => \zone_count_color1_reg_n_0_[58][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][15]\,
      O => \max_zone_color1[6]_i_960_n_0\
    );
\max_zone_color1[6]_i_961\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][15]\,
      I1 => \zone_count_color1_reg_n_0_[62][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][15]\,
      O => \max_zone_color1[6]_i_961_n_0\
    );
\max_zone_color1[6]_i_962\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][15]\,
      I1 => \zone_count_color1_reg_n_0_[34][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][15]\,
      O => \max_zone_color1[6]_i_962_n_0\
    );
\max_zone_color1[6]_i_963\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][15]\,
      I1 => \zone_count_color1_reg_n_0_[38][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][15]\,
      O => \max_zone_color1[6]_i_963_n_0\
    );
\max_zone_color1[6]_i_964\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][15]\,
      I1 => \zone_count_color1_reg_n_0_[42][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][15]\,
      O => \max_zone_color1[6]_i_964_n_0\
    );
\max_zone_color1[6]_i_965\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][15]\,
      I1 => \zone_count_color1_reg_n_0_[46][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][15]\,
      O => \max_zone_color1[6]_i_965_n_0\
    );
\max_zone_color1[6]_i_966\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][15]\,
      I1 => \zone_count_color1_reg_n_0_[18][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][15]\,
      O => \max_zone_color1[6]_i_966_n_0\
    );
\max_zone_color1[6]_i_967\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][15]\,
      I1 => \zone_count_color1_reg_n_0_[22][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][15]\,
      O => \max_zone_color1[6]_i_967_n_0\
    );
\max_zone_color1[6]_i_968\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][15]\,
      I1 => \zone_count_color1_reg_n_0_[26][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][15]\,
      O => \max_zone_color1[6]_i_968_n_0\
    );
\max_zone_color1[6]_i_969\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][15]\,
      I1 => \zone_count_color1_reg_n_0_[30][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][15]\,
      O => \max_zone_color1[6]_i_969_n_0\
    );
\max_zone_color1[6]_i_970\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][15]\,
      I1 => \zone_count_color1_reg_n_0_[2][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][15]\,
      O => \max_zone_color1[6]_i_970_n_0\
    );
\max_zone_color1[6]_i_971\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][15]\,
      I1 => \zone_count_color1_reg_n_0_[6][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][15]\,
      O => \max_zone_color1[6]_i_971_n_0\
    );
\max_zone_color1[6]_i_972\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][15]\,
      I1 => \zone_count_color1_reg_n_0_[10][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][15]\,
      O => \max_zone_color1[6]_i_972_n_0\
    );
\max_zone_color1[6]_i_973\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][15]\,
      I1 => \zone_count_color1_reg_n_0_[14][15]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][15]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][15]\,
      O => \max_zone_color1[6]_i_973_n_0\
    );
\max_zone_color1[6]_i_974\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][12]\,
      I1 => \zone_count_color1_reg_n_0_[50][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][12]\,
      O => \max_zone_color1[6]_i_974_n_0\
    );
\max_zone_color1[6]_i_975\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][12]\,
      I1 => \zone_count_color1_reg_n_0_[54][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][12]\,
      O => \max_zone_color1[6]_i_975_n_0\
    );
\max_zone_color1[6]_i_976\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][12]\,
      I1 => \zone_count_color1_reg_n_0_[58][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][12]\,
      O => \max_zone_color1[6]_i_976_n_0\
    );
\max_zone_color1[6]_i_977\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][12]\,
      I1 => \zone_count_color1_reg_n_0_[62][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][12]\,
      O => \max_zone_color1[6]_i_977_n_0\
    );
\max_zone_color1[6]_i_978\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][12]\,
      I1 => \zone_count_color1_reg_n_0_[34][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][12]\,
      O => \max_zone_color1[6]_i_978_n_0\
    );
\max_zone_color1[6]_i_979\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][12]\,
      I1 => \zone_count_color1_reg_n_0_[38][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][12]\,
      O => \max_zone_color1[6]_i_979_n_0\
    );
\max_zone_color1[6]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color1_reg[6]_i_226_n_0\,
      I1 => \max_zone_color1_reg[6]_i_227_n_0\,
      I2 => \max_zone_color1_reg_n_0_[5]\,
      I3 => \max_zone_color1_reg[6]_i_228_n_0\,
      I4 => \max_zone_color1_reg_n_0_[4]\,
      I5 => \max_zone_color1_reg[6]_i_229_n_0\,
      O => \max_zone_color1[6]_i_98_n_0\
    );
\max_zone_color1[6]_i_980\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][12]\,
      I1 => \zone_count_color1_reg_n_0_[42][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][12]\,
      O => \max_zone_color1[6]_i_980_n_0\
    );
\max_zone_color1[6]_i_981\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][12]\,
      I1 => \zone_count_color1_reg_n_0_[46][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][12]\,
      O => \max_zone_color1[6]_i_981_n_0\
    );
\max_zone_color1[6]_i_982\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][12]\,
      I1 => \zone_count_color1_reg_n_0_[18][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][12]\,
      O => \max_zone_color1[6]_i_982_n_0\
    );
\max_zone_color1[6]_i_983\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][12]\,
      I1 => \zone_count_color1_reg_n_0_[22][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][12]\,
      O => \max_zone_color1[6]_i_983_n_0\
    );
\max_zone_color1[6]_i_984\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][12]\,
      I1 => \zone_count_color1_reg_n_0_[26][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[25][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[24][12]\,
      O => \max_zone_color1[6]_i_984_n_0\
    );
\max_zone_color1[6]_i_985\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][12]\,
      I1 => \zone_count_color1_reg_n_0_[30][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[29][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[28][12]\,
      O => \max_zone_color1[6]_i_985_n_0\
    );
\max_zone_color1[6]_i_986\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][12]\,
      I1 => \zone_count_color1_reg_n_0_[2][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[1][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[0][12]\,
      O => \max_zone_color1[6]_i_986_n_0\
    );
\max_zone_color1[6]_i_987\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][12]\,
      I1 => \zone_count_color1_reg_n_0_[6][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[5][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[4][12]\,
      O => \max_zone_color1[6]_i_987_n_0\
    );
\max_zone_color1[6]_i_988\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][12]\,
      I1 => \zone_count_color1_reg_n_0_[10][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[9][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[8][12]\,
      O => \max_zone_color1[6]_i_988_n_0\
    );
\max_zone_color1[6]_i_989\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][12]\,
      I1 => \zone_count_color1_reg_n_0_[14][12]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[13][12]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[12][12]\,
      O => \max_zone_color1[6]_i_989_n_0\
    );
\max_zone_color1[6]_i_990\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][13]\,
      I1 => \zone_count_color1_reg_n_0_[50][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[49][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[48][13]\,
      O => \max_zone_color1[6]_i_990_n_0\
    );
\max_zone_color1[6]_i_991\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][13]\,
      I1 => \zone_count_color1_reg_n_0_[54][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[53][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[52][13]\,
      O => \max_zone_color1[6]_i_991_n_0\
    );
\max_zone_color1[6]_i_992\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][13]\,
      I1 => \zone_count_color1_reg_n_0_[58][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[57][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[56][13]\,
      O => \max_zone_color1[6]_i_992_n_0\
    );
\max_zone_color1[6]_i_993\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][13]\,
      I1 => \zone_count_color1_reg_n_0_[62][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[61][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[60][13]\,
      O => \max_zone_color1[6]_i_993_n_0\
    );
\max_zone_color1[6]_i_994\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][13]\,
      I1 => \zone_count_color1_reg_n_0_[34][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[33][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[32][13]\,
      O => \max_zone_color1[6]_i_994_n_0\
    );
\max_zone_color1[6]_i_995\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][13]\,
      I1 => \zone_count_color1_reg_n_0_[38][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[37][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[36][13]\,
      O => \max_zone_color1[6]_i_995_n_0\
    );
\max_zone_color1[6]_i_996\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][13]\,
      I1 => \zone_count_color1_reg_n_0_[42][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[41][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[40][13]\,
      O => \max_zone_color1[6]_i_996_n_0\
    );
\max_zone_color1[6]_i_997\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][13]\,
      I1 => \zone_count_color1_reg_n_0_[46][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[45][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[44][13]\,
      O => \max_zone_color1[6]_i_997_n_0\
    );
\max_zone_color1[6]_i_998\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][13]\,
      I1 => \zone_count_color1_reg_n_0_[18][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[17][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[16][13]\,
      O => \max_zone_color1[6]_i_998_n_0\
    );
\max_zone_color1[6]_i_999\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][13]\,
      I1 => \zone_count_color1_reg_n_0_[22][13]\,
      I2 => \max_zone_color1_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color1_reg_n_0_[21][13]\,
      I4 => \max_zone_color1_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color1_reg_n_0_[20][13]\,
      O => \max_zone_color1[6]_i_999_n_0\
    );
\max_zone_color1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color1,
      D => C(0),
      Q => \max_zone_color1_reg_n_0_[0]\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color1_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color1,
      D => C(0),
      Q => \max_zone_color1_reg[0]_rep_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color1_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color1,
      D => C(0),
      Q => \max_zone_color1_reg[0]_rep__0_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color1_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color1,
      D => C(0),
      Q => \max_zone_color1_reg[0]_rep__1_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color1,
      D => zone_id(0),
      Q => \max_zone_color1_reg_n_0_[1]\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color1_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color1,
      D => zone_id(0),
      Q => \max_zone_color1_reg[1]_rep_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color1_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color1,
      D => zone_id(0),
      Q => \max_zone_color1_reg[1]_rep__0_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color1_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color1,
      D => zone_id(0),
      Q => \max_zone_color1_reg[1]_rep__1_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color1,
      D => zone_id(1),
      Q => \max_zone_color1_reg_n_0_[2]\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color1_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color1,
      D => zone_id(1),
      Q => \max_zone_color1_reg[2]_rep_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color1_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color1,
      D => zone_id(1),
      Q => \max_zone_color1_reg[2]_rep__0_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color1_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color1,
      D => zone_id(1),
      Q => \max_zone_color1_reg[2]_rep__1_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color1,
      D => zone_id(2),
      Q => \max_zone_color1_reg_n_0_[3]\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color1,
      D => zone_id(3),
      Q => \max_zone_color1_reg_n_0_[4]\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color1,
      D => zone_id(4),
      Q => \max_zone_color1_reg_n_0_[5]\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color1,
      D => zone_id(5),
      Q => \max_zone_color1_reg_n_0_[6]\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color1_reg[6]_i_100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_232_n_0\,
      I1 => \max_zone_color1[6]_i_233_n_0\,
      O => \max_zone_color1_reg[6]_i_100_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_238_n_0\,
      I1 => \max_zone_color1[6]_i_239_n_0\,
      O => \max_zone_color1_reg[6]_i_102_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_240_n_0\,
      I1 => \max_zone_color1[6]_i_241_n_0\,
      O => \max_zone_color1_reg[6]_i_103_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_246_n_0\,
      I1 => \max_zone_color1[6]_i_247_n_0\,
      O => \max_zone_color1_reg[6]_i_105_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_248_n_0\,
      I1 => \max_zone_color1[6]_i_249_n_0\,
      O => \max_zone_color1_reg[6]_i_106_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_254_n_0\,
      I1 => \max_zone_color1[6]_i_255_n_0\,
      O => \max_zone_color1_reg[6]_i_108_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_109\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_256_n_0\,
      I1 => \max_zone_color1[6]_i_257_n_0\,
      O => \max_zone_color1_reg[6]_i_109_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_111\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_262_n_0\,
      I1 => \max_zone_color1[6]_i_263_n_0\,
      O => \max_zone_color1_reg[6]_i_111_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_112\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_264_n_0\,
      I1 => \max_zone_color1[6]_i_265_n_0\,
      O => \max_zone_color1_reg[6]_i_112_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_114\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_270_n_0\,
      I1 => \max_zone_color1[6]_i_271_n_0\,
      O => \max_zone_color1_reg[6]_i_114_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_115\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_272_n_0\,
      I1 => \max_zone_color1[6]_i_273_n_0\,
      O => \max_zone_color1_reg[6]_i_115_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_121\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_278_n_0\,
      I1 => \max_zone_color1_reg[6]_i_279_n_0\,
      O => \max_zone_color1_reg[6]_i_121_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_122\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_280_n_0\,
      I1 => \max_zone_color1_reg[6]_i_281_n_0\,
      O => \max_zone_color1_reg[6]_i_122_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_123\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_282_n_0\,
      I1 => \max_zone_color1_reg[6]_i_283_n_0\,
      O => \max_zone_color1_reg[6]_i_123_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_124\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_284_n_0\,
      I1 => \max_zone_color1_reg[6]_i_285_n_0\,
      O => \max_zone_color1_reg[6]_i_124_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_129\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_286_n_0\,
      I1 => \max_zone_color1_reg[6]_i_287_n_0\,
      O => \max_zone_color1_reg[6]_i_129_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_130\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_288_n_0\,
      I1 => \max_zone_color1_reg[6]_i_289_n_0\,
      O => \max_zone_color1_reg[6]_i_130_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_131\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_290_n_0\,
      I1 => \max_zone_color1_reg[6]_i_291_n_0\,
      O => \max_zone_color1_reg[6]_i_131_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_132\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_292_n_0\,
      I1 => \max_zone_color1_reg[6]_i_293_n_0\,
      O => \max_zone_color1_reg[6]_i_132_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_137\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_294_n_0\,
      I1 => \max_zone_color1_reg[6]_i_295_n_0\,
      O => \max_zone_color1_reg[6]_i_137_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_138\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_296_n_0\,
      I1 => \max_zone_color1_reg[6]_i_297_n_0\,
      O => \max_zone_color1_reg[6]_i_138_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_139\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_298_n_0\,
      I1 => \max_zone_color1_reg[6]_i_299_n_0\,
      O => \max_zone_color1_reg[6]_i_139_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_140\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_300_n_0\,
      I1 => \max_zone_color1_reg[6]_i_301_n_0\,
      O => \max_zone_color1_reg[6]_i_140_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_145\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_302_n_0\,
      I1 => \max_zone_color1_reg[6]_i_303_n_0\,
      O => \max_zone_color1_reg[6]_i_145_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_146\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_304_n_0\,
      I1 => \max_zone_color1_reg[6]_i_305_n_0\,
      O => \max_zone_color1_reg[6]_i_146_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_147\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_306_n_0\,
      I1 => \max_zone_color1_reg[6]_i_307_n_0\,
      O => \max_zone_color1_reg[6]_i_147_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_148\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_308_n_0\,
      I1 => \max_zone_color1_reg[6]_i_309_n_0\,
      O => \max_zone_color1_reg[6]_i_148_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_153\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_310_n_0\,
      I1 => \max_zone_color1_reg[6]_i_311_n_0\,
      O => \max_zone_color1_reg[6]_i_153_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_154\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_312_n_0\,
      I1 => \max_zone_color1_reg[6]_i_313_n_0\,
      O => \max_zone_color1_reg[6]_i_154_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_155\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_314_n_0\,
      I1 => \max_zone_color1_reg[6]_i_315_n_0\,
      O => \max_zone_color1_reg[6]_i_155_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_156\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_316_n_0\,
      I1 => \max_zone_color1_reg[6]_i_317_n_0\,
      O => \max_zone_color1_reg[6]_i_156_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_161\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_318_n_0\,
      I1 => \max_zone_color1_reg[6]_i_319_n_0\,
      O => \max_zone_color1_reg[6]_i_161_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_162\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_320_n_0\,
      I1 => \max_zone_color1_reg[6]_i_321_n_0\,
      O => \max_zone_color1_reg[6]_i_162_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_163\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_322_n_0\,
      I1 => \max_zone_color1_reg[6]_i_323_n_0\,
      O => \max_zone_color1_reg[6]_i_163_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_164\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_324_n_0\,
      I1 => \max_zone_color1_reg[6]_i_325_n_0\,
      O => \max_zone_color1_reg[6]_i_164_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_169\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_326_n_0\,
      I1 => \max_zone_color1_reg[6]_i_327_n_0\,
      O => \max_zone_color1_reg[6]_i_169_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_170\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_328_n_0\,
      I1 => \max_zone_color1_reg[6]_i_329_n_0\,
      O => \max_zone_color1_reg[6]_i_170_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_171\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_330_n_0\,
      I1 => \max_zone_color1_reg[6]_i_331_n_0\,
      O => \max_zone_color1_reg[6]_i_171_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_172\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_332_n_0\,
      I1 => \max_zone_color1_reg[6]_i_333_n_0\,
      O => \max_zone_color1_reg[6]_i_172_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_177\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_334_n_0\,
      I1 => \max_zone_color1_reg[6]_i_335_n_0\,
      O => \max_zone_color1_reg[6]_i_177_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_178\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_336_n_0\,
      I1 => \max_zone_color1_reg[6]_i_337_n_0\,
      O => \max_zone_color1_reg[6]_i_178_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_179\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_338_n_0\,
      I1 => \max_zone_color1_reg[6]_i_339_n_0\,
      O => \max_zone_color1_reg[6]_i_179_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_180\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_340_n_0\,
      I1 => \max_zone_color1_reg[6]_i_341_n_0\,
      O => \max_zone_color1_reg[6]_i_180_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_188\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][0]_i_3_n_0\,
      I1 => \zone_count_color1_reg[1][0]_i_4_n_0\,
      O => \max_zone_color1_reg[6]_i_188_n_0\,
      S => zone_id(2)
    );
\max_zone_color1_reg[6]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \max_zone_color1_reg[6]_i_36_n_0\,
      CO(3) => \max_zone_color1_reg[6]_i_19_n_0\,
      CO(2) => \max_zone_color1_reg[6]_i_19_n_1\,
      CO(1) => \max_zone_color1_reg[6]_i_19_n_2\,
      CO(0) => \max_zone_color1_reg[6]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \max_zone_color1[6]_i_37_n_0\,
      DI(2) => \max_zone_color1[6]_i_38_n_0\,
      DI(1) => \max_zone_color1[6]_i_39_n_0\,
      DI(0) => \max_zone_color1[6]_i_40_n_0\,
      O(3 downto 0) => \NLW_max_zone_color1_reg[6]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \max_zone_color1[6]_i_41_n_0\,
      S(2) => \max_zone_color1[6]_i_42_n_0\,
      S(1) => \max_zone_color1[6]_i_43_n_0\,
      S(0) => \max_zone_color1[6]_i_44_n_0\
    );
\max_zone_color1_reg[6]_i_190\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_366_n_0\,
      I1 => \max_zone_color1[6]_i_367_n_0\,
      O => \max_zone_color1_reg[6]_i_190_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_191\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_368_n_0\,
      I1 => \max_zone_color1[6]_i_369_n_0\,
      O => \max_zone_color1_reg[6]_i_191_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_193\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_374_n_0\,
      I1 => \max_zone_color1[6]_i_375_n_0\,
      O => \max_zone_color1_reg[6]_i_193_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_194\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_376_n_0\,
      I1 => \max_zone_color1[6]_i_377_n_0\,
      O => \max_zone_color1_reg[6]_i_194_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_196\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_382_n_0\,
      I1 => \max_zone_color1[6]_i_383_n_0\,
      O => \max_zone_color1_reg[6]_i_196_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_197\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_384_n_0\,
      I1 => \max_zone_color1[6]_i_385_n_0\,
      O => \max_zone_color1_reg[6]_i_197_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_199\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_390_n_0\,
      I1 => \max_zone_color1[6]_i_391_n_0\,
      O => \max_zone_color1_reg[6]_i_199_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_200\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_392_n_0\,
      I1 => \max_zone_color1[6]_i_393_n_0\,
      O => \max_zone_color1_reg[6]_i_200_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_202\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_398_n_0\,
      I1 => \max_zone_color1[6]_i_399_n_0\,
      O => \max_zone_color1_reg[6]_i_202_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_203\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_400_n_0\,
      I1 => \max_zone_color1[6]_i_401_n_0\,
      O => \max_zone_color1_reg[6]_i_203_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_205\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_406_n_0\,
      I1 => \max_zone_color1[6]_i_407_n_0\,
      O => \max_zone_color1_reg[6]_i_205_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_206\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_408_n_0\,
      I1 => \max_zone_color1[6]_i_409_n_0\,
      O => \max_zone_color1_reg[6]_i_206_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_208\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_414_n_0\,
      I1 => \max_zone_color1[6]_i_415_n_0\,
      O => \max_zone_color1_reg[6]_i_208_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_209\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_416_n_0\,
      I1 => \max_zone_color1[6]_i_417_n_0\,
      O => \max_zone_color1_reg[6]_i_209_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_211\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_422_n_0\,
      I1 => \max_zone_color1[6]_i_423_n_0\,
      O => \max_zone_color1_reg[6]_i_211_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_212\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_424_n_0\,
      I1 => \max_zone_color1[6]_i_425_n_0\,
      O => \max_zone_color1_reg[6]_i_212_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_218\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_430_n_0\,
      I1 => \max_zone_color1_reg[6]_i_431_n_0\,
      O => \max_zone_color1_reg[6]_i_218_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_219\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_432_n_0\,
      I1 => \max_zone_color1_reg[6]_i_433_n_0\,
      O => \max_zone_color1_reg[6]_i_219_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_220\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_434_n_0\,
      I1 => \max_zone_color1_reg[6]_i_435_n_0\,
      O => \max_zone_color1_reg[6]_i_220_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_221\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_436_n_0\,
      I1 => \max_zone_color1_reg[6]_i_437_n_0\,
      O => \max_zone_color1_reg[6]_i_221_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_226\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_438_n_0\,
      I1 => \max_zone_color1_reg[6]_i_439_n_0\,
      O => \max_zone_color1_reg[6]_i_226_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_227\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_440_n_0\,
      I1 => \max_zone_color1_reg[6]_i_441_n_0\,
      O => \max_zone_color1_reg[6]_i_227_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_228\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_442_n_0\,
      I1 => \max_zone_color1_reg[6]_i_443_n_0\,
      O => \max_zone_color1_reg[6]_i_228_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_229\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_444_n_0\,
      I1 => \max_zone_color1_reg[6]_i_445_n_0\,
      O => \max_zone_color1_reg[6]_i_229_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_234\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_446_n_0\,
      I1 => \max_zone_color1_reg[6]_i_447_n_0\,
      O => \max_zone_color1_reg[6]_i_234_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_235\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_448_n_0\,
      I1 => \max_zone_color1_reg[6]_i_449_n_0\,
      O => \max_zone_color1_reg[6]_i_235_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_236\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_450_n_0\,
      I1 => \max_zone_color1_reg[6]_i_451_n_0\,
      O => \max_zone_color1_reg[6]_i_236_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_237\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_452_n_0\,
      I1 => \max_zone_color1_reg[6]_i_453_n_0\,
      O => \max_zone_color1_reg[6]_i_237_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_242\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_454_n_0\,
      I1 => \max_zone_color1_reg[6]_i_455_n_0\,
      O => \max_zone_color1_reg[6]_i_242_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_243\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_456_n_0\,
      I1 => \max_zone_color1_reg[6]_i_457_n_0\,
      O => \max_zone_color1_reg[6]_i_243_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_244\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_458_n_0\,
      I1 => \max_zone_color1_reg[6]_i_459_n_0\,
      O => \max_zone_color1_reg[6]_i_244_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_245\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_460_n_0\,
      I1 => \max_zone_color1_reg[6]_i_461_n_0\,
      O => \max_zone_color1_reg[6]_i_245_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_250\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_462_n_0\,
      I1 => \max_zone_color1_reg[6]_i_463_n_0\,
      O => \max_zone_color1_reg[6]_i_250_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_251\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_464_n_0\,
      I1 => \max_zone_color1_reg[6]_i_465_n_0\,
      O => \max_zone_color1_reg[6]_i_251_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_252\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_466_n_0\,
      I1 => \max_zone_color1_reg[6]_i_467_n_0\,
      O => \max_zone_color1_reg[6]_i_252_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_253\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_468_n_0\,
      I1 => \max_zone_color1_reg[6]_i_469_n_0\,
      O => \max_zone_color1_reg[6]_i_253_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_258\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_470_n_0\,
      I1 => \max_zone_color1_reg[6]_i_471_n_0\,
      O => \max_zone_color1_reg[6]_i_258_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_259\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_472_n_0\,
      I1 => \max_zone_color1_reg[6]_i_473_n_0\,
      O => \max_zone_color1_reg[6]_i_259_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_260\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_474_n_0\,
      I1 => \max_zone_color1_reg[6]_i_475_n_0\,
      O => \max_zone_color1_reg[6]_i_260_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_261\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_476_n_0\,
      I1 => \max_zone_color1_reg[6]_i_477_n_0\,
      O => \max_zone_color1_reg[6]_i_261_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_266\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_478_n_0\,
      I1 => \max_zone_color1_reg[6]_i_479_n_0\,
      O => \max_zone_color1_reg[6]_i_266_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_267\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_480_n_0\,
      I1 => \max_zone_color1_reg[6]_i_481_n_0\,
      O => \max_zone_color1_reg[6]_i_267_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_268\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_482_n_0\,
      I1 => \max_zone_color1_reg[6]_i_483_n_0\,
      O => \max_zone_color1_reg[6]_i_268_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_269\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_484_n_0\,
      I1 => \max_zone_color1_reg[6]_i_485_n_0\,
      O => \max_zone_color1_reg[6]_i_269_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_274\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_486_n_0\,
      I1 => \max_zone_color1_reg[6]_i_487_n_0\,
      O => \max_zone_color1_reg[6]_i_274_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_275\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_488_n_0\,
      I1 => \max_zone_color1_reg[6]_i_489_n_0\,
      O => \max_zone_color1_reg[6]_i_275_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_276\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_490_n_0\,
      I1 => \max_zone_color1_reg[6]_i_491_n_0\,
      O => \max_zone_color1_reg[6]_i_276_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_277\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_492_n_0\,
      I1 => \max_zone_color1_reg[6]_i_493_n_0\,
      O => \max_zone_color1_reg[6]_i_277_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_278\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_494_n_0\,
      I1 => \max_zone_color1[6]_i_495_n_0\,
      O => \max_zone_color1_reg[6]_i_278_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_279\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_496_n_0\,
      I1 => \max_zone_color1[6]_i_497_n_0\,
      O => \max_zone_color1_reg[6]_i_279_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_280\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_498_n_0\,
      I1 => \max_zone_color1[6]_i_499_n_0\,
      O => \max_zone_color1_reg[6]_i_280_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_281\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_500_n_0\,
      I1 => \max_zone_color1[6]_i_501_n_0\,
      O => \max_zone_color1_reg[6]_i_281_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_282\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_502_n_0\,
      I1 => \max_zone_color1[6]_i_503_n_0\,
      O => \max_zone_color1_reg[6]_i_282_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_283\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_504_n_0\,
      I1 => \max_zone_color1[6]_i_505_n_0\,
      O => \max_zone_color1_reg[6]_i_283_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_284\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_506_n_0\,
      I1 => \max_zone_color1[6]_i_507_n_0\,
      O => \max_zone_color1_reg[6]_i_284_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_285\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_508_n_0\,
      I1 => \max_zone_color1[6]_i_509_n_0\,
      O => \max_zone_color1_reg[6]_i_285_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_286\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_510_n_0\,
      I1 => \max_zone_color1[6]_i_511_n_0\,
      O => \max_zone_color1_reg[6]_i_286_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_287\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_512_n_0\,
      I1 => \max_zone_color1[6]_i_513_n_0\,
      O => \max_zone_color1_reg[6]_i_287_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_288\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_514_n_0\,
      I1 => \max_zone_color1[6]_i_515_n_0\,
      O => \max_zone_color1_reg[6]_i_288_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_289\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_516_n_0\,
      I1 => \max_zone_color1[6]_i_517_n_0\,
      O => \max_zone_color1_reg[6]_i_289_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_290\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_518_n_0\,
      I1 => \max_zone_color1[6]_i_519_n_0\,
      O => \max_zone_color1_reg[6]_i_290_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_291\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_520_n_0\,
      I1 => \max_zone_color1[6]_i_521_n_0\,
      O => \max_zone_color1_reg[6]_i_291_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_292\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_522_n_0\,
      I1 => \max_zone_color1[6]_i_523_n_0\,
      O => \max_zone_color1_reg[6]_i_292_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_293\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_524_n_0\,
      I1 => \max_zone_color1[6]_i_525_n_0\,
      O => \max_zone_color1_reg[6]_i_293_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_294\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_526_n_0\,
      I1 => \max_zone_color1[6]_i_527_n_0\,
      O => \max_zone_color1_reg[6]_i_294_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_295\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_528_n_0\,
      I1 => \max_zone_color1[6]_i_529_n_0\,
      O => \max_zone_color1_reg[6]_i_295_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_296\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_530_n_0\,
      I1 => \max_zone_color1[6]_i_531_n_0\,
      O => \max_zone_color1_reg[6]_i_296_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_297\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_532_n_0\,
      I1 => \max_zone_color1[6]_i_533_n_0\,
      O => \max_zone_color1_reg[6]_i_297_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_298\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_534_n_0\,
      I1 => \max_zone_color1[6]_i_535_n_0\,
      O => \max_zone_color1_reg[6]_i_298_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_299\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_536_n_0\,
      I1 => \max_zone_color1[6]_i_537_n_0\,
      O => \max_zone_color1_reg[6]_i_299_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \max_zone_color1_reg[6]_i_9_n_0\,
      CO(3) => \max_zone_color1_reg[6]_i_3_n_0\,
      CO(2) => \max_zone_color1_reg[6]_i_3_n_1\,
      CO(1) => \max_zone_color1_reg[6]_i_3_n_2\,
      CO(0) => \max_zone_color1_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \max_zone_color1[6]_i_10_n_0\,
      DI(2) => \max_zone_color1[6]_i_11_n_0\,
      DI(1) => \max_zone_color1[6]_i_12_n_0\,
      DI(0) => \max_zone_color1[6]_i_13_n_0\,
      O(3 downto 0) => \NLW_max_zone_color1_reg[6]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \max_zone_color1[6]_i_14_n_0\,
      S(2) => \max_zone_color1[6]_i_15_n_0\,
      S(1) => \max_zone_color1[6]_i_16_n_0\,
      S(0) => \max_zone_color1[6]_i_17_n_0\
    );
\max_zone_color1_reg[6]_i_300\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_538_n_0\,
      I1 => \max_zone_color1[6]_i_539_n_0\,
      O => \max_zone_color1_reg[6]_i_300_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_301\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_540_n_0\,
      I1 => \max_zone_color1[6]_i_541_n_0\,
      O => \max_zone_color1_reg[6]_i_301_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_302\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_542_n_0\,
      I1 => \max_zone_color1[6]_i_543_n_0\,
      O => \max_zone_color1_reg[6]_i_302_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_303\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_544_n_0\,
      I1 => \max_zone_color1[6]_i_545_n_0\,
      O => \max_zone_color1_reg[6]_i_303_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_304\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_546_n_0\,
      I1 => \max_zone_color1[6]_i_547_n_0\,
      O => \max_zone_color1_reg[6]_i_304_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_305\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_548_n_0\,
      I1 => \max_zone_color1[6]_i_549_n_0\,
      O => \max_zone_color1_reg[6]_i_305_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_306\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_550_n_0\,
      I1 => \max_zone_color1[6]_i_551_n_0\,
      O => \max_zone_color1_reg[6]_i_306_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_307\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_552_n_0\,
      I1 => \max_zone_color1[6]_i_553_n_0\,
      O => \max_zone_color1_reg[6]_i_307_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_308\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_554_n_0\,
      I1 => \max_zone_color1[6]_i_555_n_0\,
      O => \max_zone_color1_reg[6]_i_308_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_309\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_556_n_0\,
      I1 => \max_zone_color1[6]_i_557_n_0\,
      O => \max_zone_color1_reg[6]_i_309_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_310\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_558_n_0\,
      I1 => \max_zone_color1[6]_i_559_n_0\,
      O => \max_zone_color1_reg[6]_i_310_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_311\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_560_n_0\,
      I1 => \max_zone_color1[6]_i_561_n_0\,
      O => \max_zone_color1_reg[6]_i_311_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_312\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_562_n_0\,
      I1 => \max_zone_color1[6]_i_563_n_0\,
      O => \max_zone_color1_reg[6]_i_312_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_313\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_564_n_0\,
      I1 => \max_zone_color1[6]_i_565_n_0\,
      O => \max_zone_color1_reg[6]_i_313_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_314\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_566_n_0\,
      I1 => \max_zone_color1[6]_i_567_n_0\,
      O => \max_zone_color1_reg[6]_i_314_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_315\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_568_n_0\,
      I1 => \max_zone_color1[6]_i_569_n_0\,
      O => \max_zone_color1_reg[6]_i_315_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_316\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_570_n_0\,
      I1 => \max_zone_color1[6]_i_571_n_0\,
      O => \max_zone_color1_reg[6]_i_316_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_317\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_572_n_0\,
      I1 => \max_zone_color1[6]_i_573_n_0\,
      O => \max_zone_color1_reg[6]_i_317_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_318\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_574_n_0\,
      I1 => \max_zone_color1[6]_i_575_n_0\,
      O => \max_zone_color1_reg[6]_i_318_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_319\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_576_n_0\,
      I1 => \max_zone_color1[6]_i_577_n_0\,
      O => \max_zone_color1_reg[6]_i_319_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_320\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_578_n_0\,
      I1 => \max_zone_color1[6]_i_579_n_0\,
      O => \max_zone_color1_reg[6]_i_320_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_321\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_580_n_0\,
      I1 => \max_zone_color1[6]_i_581_n_0\,
      O => \max_zone_color1_reg[6]_i_321_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_322\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_582_n_0\,
      I1 => \max_zone_color1[6]_i_583_n_0\,
      O => \max_zone_color1_reg[6]_i_322_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_323\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_584_n_0\,
      I1 => \max_zone_color1[6]_i_585_n_0\,
      O => \max_zone_color1_reg[6]_i_323_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_324\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_586_n_0\,
      I1 => \max_zone_color1[6]_i_587_n_0\,
      O => \max_zone_color1_reg[6]_i_324_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_325\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_588_n_0\,
      I1 => \max_zone_color1[6]_i_589_n_0\,
      O => \max_zone_color1_reg[6]_i_325_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_326\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_590_n_0\,
      I1 => \max_zone_color1[6]_i_591_n_0\,
      O => \max_zone_color1_reg[6]_i_326_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_327\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_592_n_0\,
      I1 => \max_zone_color1[6]_i_593_n_0\,
      O => \max_zone_color1_reg[6]_i_327_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_328\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_594_n_0\,
      I1 => \max_zone_color1[6]_i_595_n_0\,
      O => \max_zone_color1_reg[6]_i_328_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_329\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_596_n_0\,
      I1 => \max_zone_color1[6]_i_597_n_0\,
      O => \max_zone_color1_reg[6]_i_329_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_330\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_598_n_0\,
      I1 => \max_zone_color1[6]_i_599_n_0\,
      O => \max_zone_color1_reg[6]_i_330_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_331\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_600_n_0\,
      I1 => \max_zone_color1[6]_i_601_n_0\,
      O => \max_zone_color1_reg[6]_i_331_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_332\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_602_n_0\,
      I1 => \max_zone_color1[6]_i_603_n_0\,
      O => \max_zone_color1_reg[6]_i_332_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_333\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_604_n_0\,
      I1 => \max_zone_color1[6]_i_605_n_0\,
      O => \max_zone_color1_reg[6]_i_333_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_334\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_606_n_0\,
      I1 => \max_zone_color1[6]_i_607_n_0\,
      O => \max_zone_color1_reg[6]_i_334_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_335\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_608_n_0\,
      I1 => \max_zone_color1[6]_i_609_n_0\,
      O => \max_zone_color1_reg[6]_i_335_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_336\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_610_n_0\,
      I1 => \max_zone_color1[6]_i_611_n_0\,
      O => \max_zone_color1_reg[6]_i_336_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_337\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_612_n_0\,
      I1 => \max_zone_color1[6]_i_613_n_0\,
      O => \max_zone_color1_reg[6]_i_337_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_338\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_614_n_0\,
      I1 => \max_zone_color1[6]_i_615_n_0\,
      O => \max_zone_color1_reg[6]_i_338_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_339\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_616_n_0\,
      I1 => \max_zone_color1[6]_i_617_n_0\,
      O => \max_zone_color1_reg[6]_i_339_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_340\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_618_n_0\,
      I1 => \max_zone_color1[6]_i_619_n_0\,
      O => \max_zone_color1_reg[6]_i_340_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_341\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_620_n_0\,
      I1 => \max_zone_color1[6]_i_621_n_0\,
      O => \max_zone_color1_reg[6]_i_341_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_342\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_622_n_0\,
      I1 => \max_zone_color1[6]_i_623_n_0\,
      O => \max_zone_color1_reg[6]_i_342_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_343\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_624_n_0\,
      I1 => \max_zone_color1[6]_i_625_n_0\,
      O => \max_zone_color1_reg[6]_i_343_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_345\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_630_n_0\,
      I1 => \max_zone_color1[6]_i_631_n_0\,
      O => \max_zone_color1_reg[6]_i_345_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_346\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_632_n_0\,
      I1 => \max_zone_color1[6]_i_633_n_0\,
      O => \max_zone_color1_reg[6]_i_346_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_348\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_638_n_0\,
      I1 => \max_zone_color1[6]_i_639_n_0\,
      O => \max_zone_color1_reg[6]_i_348_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_349\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_640_n_0\,
      I1 => \max_zone_color1[6]_i_641_n_0\,
      O => \max_zone_color1_reg[6]_i_349_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_351\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_646_n_0\,
      I1 => \max_zone_color1[6]_i_647_n_0\,
      O => \max_zone_color1_reg[6]_i_351_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_352\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_648_n_0\,
      I1 => \max_zone_color1[6]_i_649_n_0\,
      O => \max_zone_color1_reg[6]_i_352_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_354\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_654_n_0\,
      I1 => \max_zone_color1[6]_i_655_n_0\,
      O => \max_zone_color1_reg[6]_i_354_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_355\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_656_n_0\,
      I1 => \max_zone_color1[6]_i_657_n_0\,
      O => \max_zone_color1_reg[6]_i_355_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_357\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_662_n_0\,
      I1 => \max_zone_color1[6]_i_663_n_0\,
      O => \max_zone_color1_reg[6]_i_357_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_358\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_664_n_0\,
      I1 => \max_zone_color1[6]_i_665_n_0\,
      O => \max_zone_color1_reg[6]_i_358_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \max_zone_color1_reg[6]_i_36_n_0\,
      CO(2) => \max_zone_color1_reg[6]_i_36_n_1\,
      CO(1) => \max_zone_color1_reg[6]_i_36_n_2\,
      CO(0) => \max_zone_color1_reg[6]_i_36_n_3\,
      CYINIT => '1',
      DI(3) => \max_zone_color1[6]_i_77_n_0\,
      DI(2) => \max_zone_color1[6]_i_78_n_0\,
      DI(1) => \max_zone_color1[6]_i_79_n_0\,
      DI(0) => \max_zone_color1[6]_i_80_n_0\,
      O(3 downto 0) => \NLW_max_zone_color1_reg[6]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \max_zone_color1[6]_i_81_n_0\,
      S(2) => \max_zone_color1[6]_i_82_n_0\,
      S(1) => \max_zone_color1[6]_i_83_n_0\,
      S(0) => \max_zone_color1[6]_i_84_n_0\
    );
\max_zone_color1_reg[6]_i_360\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_670_n_0\,
      I1 => \max_zone_color1[6]_i_671_n_0\,
      O => \max_zone_color1_reg[6]_i_360_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_361\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_672_n_0\,
      I1 => \max_zone_color1[6]_i_673_n_0\,
      O => \max_zone_color1_reg[6]_i_361_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_363\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_678_n_0\,
      I1 => \max_zone_color1[6]_i_679_n_0\,
      O => \max_zone_color1_reg[6]_i_363_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_364\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_680_n_0\,
      I1 => \max_zone_color1[6]_i_681_n_0\,
      O => \max_zone_color1_reg[6]_i_364_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_370\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_686_n_0\,
      I1 => \max_zone_color1_reg[6]_i_687_n_0\,
      O => \max_zone_color1_reg[6]_i_370_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_371\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_688_n_0\,
      I1 => \max_zone_color1_reg[6]_i_689_n_0\,
      O => \max_zone_color1_reg[6]_i_371_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_372\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_690_n_0\,
      I1 => \max_zone_color1_reg[6]_i_691_n_0\,
      O => \max_zone_color1_reg[6]_i_372_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_373\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_692_n_0\,
      I1 => \max_zone_color1_reg[6]_i_693_n_0\,
      O => \max_zone_color1_reg[6]_i_373_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_378\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_694_n_0\,
      I1 => \max_zone_color1_reg[6]_i_695_n_0\,
      O => \max_zone_color1_reg[6]_i_378_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_379\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_696_n_0\,
      I1 => \max_zone_color1_reg[6]_i_697_n_0\,
      O => \max_zone_color1_reg[6]_i_379_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_380\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_698_n_0\,
      I1 => \max_zone_color1_reg[6]_i_699_n_0\,
      O => \max_zone_color1_reg[6]_i_380_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_381\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_700_n_0\,
      I1 => \max_zone_color1_reg[6]_i_701_n_0\,
      O => \max_zone_color1_reg[6]_i_381_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_386\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_702_n_0\,
      I1 => \max_zone_color1_reg[6]_i_703_n_0\,
      O => \max_zone_color1_reg[6]_i_386_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_387\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_704_n_0\,
      I1 => \max_zone_color1_reg[6]_i_705_n_0\,
      O => \max_zone_color1_reg[6]_i_387_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_388\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_706_n_0\,
      I1 => \max_zone_color1_reg[6]_i_707_n_0\,
      O => \max_zone_color1_reg[6]_i_388_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_389\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_708_n_0\,
      I1 => \max_zone_color1_reg[6]_i_709_n_0\,
      O => \max_zone_color1_reg[6]_i_389_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_394\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_710_n_0\,
      I1 => \max_zone_color1_reg[6]_i_711_n_0\,
      O => \max_zone_color1_reg[6]_i_394_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_395\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_712_n_0\,
      I1 => \max_zone_color1_reg[6]_i_713_n_0\,
      O => \max_zone_color1_reg[6]_i_395_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_396\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_714_n_0\,
      I1 => \max_zone_color1_reg[6]_i_715_n_0\,
      O => \max_zone_color1_reg[6]_i_396_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_397\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_716_n_0\,
      I1 => \max_zone_color1_reg[6]_i_717_n_0\,
      O => \max_zone_color1_reg[6]_i_397_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_402\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_718_n_0\,
      I1 => \max_zone_color1_reg[6]_i_719_n_0\,
      O => \max_zone_color1_reg[6]_i_402_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_403\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_720_n_0\,
      I1 => \max_zone_color1_reg[6]_i_721_n_0\,
      O => \max_zone_color1_reg[6]_i_403_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_404\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_722_n_0\,
      I1 => \max_zone_color1_reg[6]_i_723_n_0\,
      O => \max_zone_color1_reg[6]_i_404_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_405\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_724_n_0\,
      I1 => \max_zone_color1_reg[6]_i_725_n_0\,
      O => \max_zone_color1_reg[6]_i_405_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_410\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_726_n_0\,
      I1 => \max_zone_color1_reg[6]_i_727_n_0\,
      O => \max_zone_color1_reg[6]_i_410_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_411\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_728_n_0\,
      I1 => \max_zone_color1_reg[6]_i_729_n_0\,
      O => \max_zone_color1_reg[6]_i_411_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_412\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_730_n_0\,
      I1 => \max_zone_color1_reg[6]_i_731_n_0\,
      O => \max_zone_color1_reg[6]_i_412_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_413\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_732_n_0\,
      I1 => \max_zone_color1_reg[6]_i_733_n_0\,
      O => \max_zone_color1_reg[6]_i_413_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_418\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_734_n_0\,
      I1 => \max_zone_color1_reg[6]_i_735_n_0\,
      O => \max_zone_color1_reg[6]_i_418_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_419\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_736_n_0\,
      I1 => \max_zone_color1_reg[6]_i_737_n_0\,
      O => \max_zone_color1_reg[6]_i_419_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_420\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_738_n_0\,
      I1 => \max_zone_color1_reg[6]_i_739_n_0\,
      O => \max_zone_color1_reg[6]_i_420_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_421\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_740_n_0\,
      I1 => \max_zone_color1_reg[6]_i_741_n_0\,
      O => \max_zone_color1_reg[6]_i_421_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_426\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_742_n_0\,
      I1 => \max_zone_color1_reg[6]_i_743_n_0\,
      O => \max_zone_color1_reg[6]_i_426_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_427\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_744_n_0\,
      I1 => \max_zone_color1_reg[6]_i_745_n_0\,
      O => \max_zone_color1_reg[6]_i_427_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_428\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_746_n_0\,
      I1 => \max_zone_color1_reg[6]_i_747_n_0\,
      O => \max_zone_color1_reg[6]_i_428_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_429\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_748_n_0\,
      I1 => \max_zone_color1_reg[6]_i_749_n_0\,
      O => \max_zone_color1_reg[6]_i_429_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_430\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_750_n_0\,
      I1 => \max_zone_color1[6]_i_751_n_0\,
      O => \max_zone_color1_reg[6]_i_430_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_431\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_752_n_0\,
      I1 => \max_zone_color1[6]_i_753_n_0\,
      O => \max_zone_color1_reg[6]_i_431_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_432\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_754_n_0\,
      I1 => \max_zone_color1[6]_i_755_n_0\,
      O => \max_zone_color1_reg[6]_i_432_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_433\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_756_n_0\,
      I1 => \max_zone_color1[6]_i_757_n_0\,
      O => \max_zone_color1_reg[6]_i_433_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_434\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_758_n_0\,
      I1 => \max_zone_color1[6]_i_759_n_0\,
      O => \max_zone_color1_reg[6]_i_434_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_435\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_760_n_0\,
      I1 => \max_zone_color1[6]_i_761_n_0\,
      O => \max_zone_color1_reg[6]_i_435_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_436\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_762_n_0\,
      I1 => \max_zone_color1[6]_i_763_n_0\,
      O => \max_zone_color1_reg[6]_i_436_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_437\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_764_n_0\,
      I1 => \max_zone_color1[6]_i_765_n_0\,
      O => \max_zone_color1_reg[6]_i_437_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_438\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_766_n_0\,
      I1 => \max_zone_color1[6]_i_767_n_0\,
      O => \max_zone_color1_reg[6]_i_438_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_439\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_768_n_0\,
      I1 => \max_zone_color1[6]_i_769_n_0\,
      O => \max_zone_color1_reg[6]_i_439_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_440\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_770_n_0\,
      I1 => \max_zone_color1[6]_i_771_n_0\,
      O => \max_zone_color1_reg[6]_i_440_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_441\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_772_n_0\,
      I1 => \max_zone_color1[6]_i_773_n_0\,
      O => \max_zone_color1_reg[6]_i_441_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_442\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_774_n_0\,
      I1 => \max_zone_color1[6]_i_775_n_0\,
      O => \max_zone_color1_reg[6]_i_442_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_443\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_776_n_0\,
      I1 => \max_zone_color1[6]_i_777_n_0\,
      O => \max_zone_color1_reg[6]_i_443_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_444\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_778_n_0\,
      I1 => \max_zone_color1[6]_i_779_n_0\,
      O => \max_zone_color1_reg[6]_i_444_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_445\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_780_n_0\,
      I1 => \max_zone_color1[6]_i_781_n_0\,
      O => \max_zone_color1_reg[6]_i_445_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_446\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_782_n_0\,
      I1 => \max_zone_color1[6]_i_783_n_0\,
      O => \max_zone_color1_reg[6]_i_446_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_447\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_784_n_0\,
      I1 => \max_zone_color1[6]_i_785_n_0\,
      O => \max_zone_color1_reg[6]_i_447_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_448\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_786_n_0\,
      I1 => \max_zone_color1[6]_i_787_n_0\,
      O => \max_zone_color1_reg[6]_i_448_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_449\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_788_n_0\,
      I1 => \max_zone_color1[6]_i_789_n_0\,
      O => \max_zone_color1_reg[6]_i_449_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_450\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_790_n_0\,
      I1 => \max_zone_color1[6]_i_791_n_0\,
      O => \max_zone_color1_reg[6]_i_450_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_451\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_792_n_0\,
      I1 => \max_zone_color1[6]_i_793_n_0\,
      O => \max_zone_color1_reg[6]_i_451_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_452\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_794_n_0\,
      I1 => \max_zone_color1[6]_i_795_n_0\,
      O => \max_zone_color1_reg[6]_i_452_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_453\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_796_n_0\,
      I1 => \max_zone_color1[6]_i_797_n_0\,
      O => \max_zone_color1_reg[6]_i_453_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_454\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_798_n_0\,
      I1 => \max_zone_color1[6]_i_799_n_0\,
      O => \max_zone_color1_reg[6]_i_454_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_455\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_800_n_0\,
      I1 => \max_zone_color1[6]_i_801_n_0\,
      O => \max_zone_color1_reg[6]_i_455_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_456\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_802_n_0\,
      I1 => \max_zone_color1[6]_i_803_n_0\,
      O => \max_zone_color1_reg[6]_i_456_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_457\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_804_n_0\,
      I1 => \max_zone_color1[6]_i_805_n_0\,
      O => \max_zone_color1_reg[6]_i_457_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_458\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_806_n_0\,
      I1 => \max_zone_color1[6]_i_807_n_0\,
      O => \max_zone_color1_reg[6]_i_458_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_459\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_808_n_0\,
      I1 => \max_zone_color1[6]_i_809_n_0\,
      O => \max_zone_color1_reg[6]_i_459_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_460\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_810_n_0\,
      I1 => \max_zone_color1[6]_i_811_n_0\,
      O => \max_zone_color1_reg[6]_i_460_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_461\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_812_n_0\,
      I1 => \max_zone_color1[6]_i_813_n_0\,
      O => \max_zone_color1_reg[6]_i_461_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_462\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_814_n_0\,
      I1 => \max_zone_color1[6]_i_815_n_0\,
      O => \max_zone_color1_reg[6]_i_462_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_463\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_816_n_0\,
      I1 => \max_zone_color1[6]_i_817_n_0\,
      O => \max_zone_color1_reg[6]_i_463_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_464\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_818_n_0\,
      I1 => \max_zone_color1[6]_i_819_n_0\,
      O => \max_zone_color1_reg[6]_i_464_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_465\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_820_n_0\,
      I1 => \max_zone_color1[6]_i_821_n_0\,
      O => \max_zone_color1_reg[6]_i_465_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_466\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_822_n_0\,
      I1 => \max_zone_color1[6]_i_823_n_0\,
      O => \max_zone_color1_reg[6]_i_466_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_467\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_824_n_0\,
      I1 => \max_zone_color1[6]_i_825_n_0\,
      O => \max_zone_color1_reg[6]_i_467_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_468\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_826_n_0\,
      I1 => \max_zone_color1[6]_i_827_n_0\,
      O => \max_zone_color1_reg[6]_i_468_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_469\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_828_n_0\,
      I1 => \max_zone_color1[6]_i_829_n_0\,
      O => \max_zone_color1_reg[6]_i_469_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_470\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_830_n_0\,
      I1 => \max_zone_color1[6]_i_831_n_0\,
      O => \max_zone_color1_reg[6]_i_470_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_471\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_832_n_0\,
      I1 => \max_zone_color1[6]_i_833_n_0\,
      O => \max_zone_color1_reg[6]_i_471_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_472\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_834_n_0\,
      I1 => \max_zone_color1[6]_i_835_n_0\,
      O => \max_zone_color1_reg[6]_i_472_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_473\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_836_n_0\,
      I1 => \max_zone_color1[6]_i_837_n_0\,
      O => \max_zone_color1_reg[6]_i_473_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_474\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_838_n_0\,
      I1 => \max_zone_color1[6]_i_839_n_0\,
      O => \max_zone_color1_reg[6]_i_474_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_475\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_840_n_0\,
      I1 => \max_zone_color1[6]_i_841_n_0\,
      O => \max_zone_color1_reg[6]_i_475_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_476\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_842_n_0\,
      I1 => \max_zone_color1[6]_i_843_n_0\,
      O => \max_zone_color1_reg[6]_i_476_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_477\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_844_n_0\,
      I1 => \max_zone_color1[6]_i_845_n_0\,
      O => \max_zone_color1_reg[6]_i_477_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_478\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_846_n_0\,
      I1 => \max_zone_color1[6]_i_847_n_0\,
      O => \max_zone_color1_reg[6]_i_478_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_479\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_848_n_0\,
      I1 => \max_zone_color1[6]_i_849_n_0\,
      O => \max_zone_color1_reg[6]_i_479_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_480\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_850_n_0\,
      I1 => \max_zone_color1[6]_i_851_n_0\,
      O => \max_zone_color1_reg[6]_i_480_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_481\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_852_n_0\,
      I1 => \max_zone_color1[6]_i_853_n_0\,
      O => \max_zone_color1_reg[6]_i_481_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_482\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_854_n_0\,
      I1 => \max_zone_color1[6]_i_855_n_0\,
      O => \max_zone_color1_reg[6]_i_482_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_483\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_856_n_0\,
      I1 => \max_zone_color1[6]_i_857_n_0\,
      O => \max_zone_color1_reg[6]_i_483_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_484\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_858_n_0\,
      I1 => \max_zone_color1[6]_i_859_n_0\,
      O => \max_zone_color1_reg[6]_i_484_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_485\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_860_n_0\,
      I1 => \max_zone_color1[6]_i_861_n_0\,
      O => \max_zone_color1_reg[6]_i_485_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_486\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_862_n_0\,
      I1 => \max_zone_color1[6]_i_863_n_0\,
      O => \max_zone_color1_reg[6]_i_486_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_487\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_864_n_0\,
      I1 => \max_zone_color1[6]_i_865_n_0\,
      O => \max_zone_color1_reg[6]_i_487_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_488\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_866_n_0\,
      I1 => \max_zone_color1[6]_i_867_n_0\,
      O => \max_zone_color1_reg[6]_i_488_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_489\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_868_n_0\,
      I1 => \max_zone_color1[6]_i_869_n_0\,
      O => \max_zone_color1_reg[6]_i_489_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_490\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_870_n_0\,
      I1 => \max_zone_color1[6]_i_871_n_0\,
      O => \max_zone_color1_reg[6]_i_490_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_491\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_872_n_0\,
      I1 => \max_zone_color1[6]_i_873_n_0\,
      O => \max_zone_color1_reg[6]_i_491_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_492\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_874_n_0\,
      I1 => \max_zone_color1[6]_i_875_n_0\,
      O => \max_zone_color1_reg[6]_i_492_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_493\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_876_n_0\,
      I1 => \max_zone_color1[6]_i_877_n_0\,
      O => \max_zone_color1_reg[6]_i_493_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_117_n_0\,
      I1 => \max_zone_color1[6]_i_118_n_0\,
      O => \max_zone_color1_reg[6]_i_53_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_119_n_0\,
      I1 => \max_zone_color1[6]_i_120_n_0\,
      O => \max_zone_color1_reg[6]_i_54_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_125_n_0\,
      I1 => \max_zone_color1[6]_i_126_n_0\,
      O => \max_zone_color1_reg[6]_i_56_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_127_n_0\,
      I1 => \max_zone_color1[6]_i_128_n_0\,
      O => \max_zone_color1_reg[6]_i_57_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_133_n_0\,
      I1 => \max_zone_color1[6]_i_134_n_0\,
      O => \max_zone_color1_reg[6]_i_59_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_135_n_0\,
      I1 => \max_zone_color1[6]_i_136_n_0\,
      O => \max_zone_color1_reg[6]_i_60_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_141_n_0\,
      I1 => \max_zone_color1[6]_i_142_n_0\,
      O => \max_zone_color1_reg[6]_i_62_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_626\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_878_n_0\,
      I1 => \max_zone_color1_reg[6]_i_879_n_0\,
      O => \max_zone_color1_reg[6]_i_626_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_627\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_880_n_0\,
      I1 => \max_zone_color1_reg[6]_i_881_n_0\,
      O => \max_zone_color1_reg[6]_i_627_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_628\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_882_n_0\,
      I1 => \max_zone_color1_reg[6]_i_883_n_0\,
      O => \max_zone_color1_reg[6]_i_628_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_629\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_884_n_0\,
      I1 => \max_zone_color1_reg[6]_i_885_n_0\,
      O => \max_zone_color1_reg[6]_i_629_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_143_n_0\,
      I1 => \max_zone_color1[6]_i_144_n_0\,
      O => \max_zone_color1_reg[6]_i_63_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_634\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_886_n_0\,
      I1 => \max_zone_color1_reg[6]_i_887_n_0\,
      O => \max_zone_color1_reg[6]_i_634_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_635\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_888_n_0\,
      I1 => \max_zone_color1_reg[6]_i_889_n_0\,
      O => \max_zone_color1_reg[6]_i_635_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_636\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_890_n_0\,
      I1 => \max_zone_color1_reg[6]_i_891_n_0\,
      O => \max_zone_color1_reg[6]_i_636_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_637\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_892_n_0\,
      I1 => \max_zone_color1_reg[6]_i_893_n_0\,
      O => \max_zone_color1_reg[6]_i_637_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_642\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_894_n_0\,
      I1 => \max_zone_color1_reg[6]_i_895_n_0\,
      O => \max_zone_color1_reg[6]_i_642_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_643\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_896_n_0\,
      I1 => \max_zone_color1_reg[6]_i_897_n_0\,
      O => \max_zone_color1_reg[6]_i_643_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_644\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_898_n_0\,
      I1 => \max_zone_color1_reg[6]_i_899_n_0\,
      O => \max_zone_color1_reg[6]_i_644_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_645\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_900_n_0\,
      I1 => \max_zone_color1_reg[6]_i_901_n_0\,
      O => \max_zone_color1_reg[6]_i_645_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_149_n_0\,
      I1 => \max_zone_color1[6]_i_150_n_0\,
      O => \max_zone_color1_reg[6]_i_65_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_650\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_902_n_0\,
      I1 => \max_zone_color1_reg[6]_i_903_n_0\,
      O => \max_zone_color1_reg[6]_i_650_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_651\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_904_n_0\,
      I1 => \max_zone_color1_reg[6]_i_905_n_0\,
      O => \max_zone_color1_reg[6]_i_651_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_652\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_906_n_0\,
      I1 => \max_zone_color1_reg[6]_i_907_n_0\,
      O => \max_zone_color1_reg[6]_i_652_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_653\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_908_n_0\,
      I1 => \max_zone_color1_reg[6]_i_909_n_0\,
      O => \max_zone_color1_reg[6]_i_653_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_658\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_910_n_0\,
      I1 => \max_zone_color1_reg[6]_i_911_n_0\,
      O => \max_zone_color1_reg[6]_i_658_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_659\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_912_n_0\,
      I1 => \max_zone_color1_reg[6]_i_913_n_0\,
      O => \max_zone_color1_reg[6]_i_659_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_151_n_0\,
      I1 => \max_zone_color1[6]_i_152_n_0\,
      O => \max_zone_color1_reg[6]_i_66_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_660\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_914_n_0\,
      I1 => \max_zone_color1_reg[6]_i_915_n_0\,
      O => \max_zone_color1_reg[6]_i_660_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_661\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_916_n_0\,
      I1 => \max_zone_color1_reg[6]_i_917_n_0\,
      O => \max_zone_color1_reg[6]_i_661_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_666\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_918_n_0\,
      I1 => \max_zone_color1_reg[6]_i_919_n_0\,
      O => \max_zone_color1_reg[6]_i_666_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_667\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_920_n_0\,
      I1 => \max_zone_color1_reg[6]_i_921_n_0\,
      O => \max_zone_color1_reg[6]_i_667_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_668\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_922_n_0\,
      I1 => \max_zone_color1_reg[6]_i_923_n_0\,
      O => \max_zone_color1_reg[6]_i_668_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_669\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_924_n_0\,
      I1 => \max_zone_color1_reg[6]_i_925_n_0\,
      O => \max_zone_color1_reg[6]_i_669_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_674\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_926_n_0\,
      I1 => \max_zone_color1_reg[6]_i_927_n_0\,
      O => \max_zone_color1_reg[6]_i_674_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_675\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_928_n_0\,
      I1 => \max_zone_color1_reg[6]_i_929_n_0\,
      O => \max_zone_color1_reg[6]_i_675_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_676\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_930_n_0\,
      I1 => \max_zone_color1_reg[6]_i_931_n_0\,
      O => \max_zone_color1_reg[6]_i_676_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_677\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_932_n_0\,
      I1 => \max_zone_color1_reg[6]_i_933_n_0\,
      O => \max_zone_color1_reg[6]_i_677_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_157_n_0\,
      I1 => \max_zone_color1[6]_i_158_n_0\,
      O => \max_zone_color1_reg[6]_i_68_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_682\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_934_n_0\,
      I1 => \max_zone_color1_reg[6]_i_935_n_0\,
      O => \max_zone_color1_reg[6]_i_682_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_683\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_936_n_0\,
      I1 => \max_zone_color1_reg[6]_i_937_n_0\,
      O => \max_zone_color1_reg[6]_i_683_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_684\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_938_n_0\,
      I1 => \max_zone_color1_reg[6]_i_939_n_0\,
      O => \max_zone_color1_reg[6]_i_684_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_685\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color1_reg[6]_i_940_n_0\,
      I1 => \max_zone_color1_reg[6]_i_941_n_0\,
      O => \max_zone_color1_reg[6]_i_685_n_0\,
      S => \max_zone_color1_reg_n_0_[3]\
    );
\max_zone_color1_reg[6]_i_686\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_942_n_0\,
      I1 => \max_zone_color1[6]_i_943_n_0\,
      O => \max_zone_color1_reg[6]_i_686_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_687\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_944_n_0\,
      I1 => \max_zone_color1[6]_i_945_n_0\,
      O => \max_zone_color1_reg[6]_i_687_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_688\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_946_n_0\,
      I1 => \max_zone_color1[6]_i_947_n_0\,
      O => \max_zone_color1_reg[6]_i_688_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_689\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_948_n_0\,
      I1 => \max_zone_color1[6]_i_949_n_0\,
      O => \max_zone_color1_reg[6]_i_689_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_159_n_0\,
      I1 => \max_zone_color1[6]_i_160_n_0\,
      O => \max_zone_color1_reg[6]_i_69_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_690\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_950_n_0\,
      I1 => \max_zone_color1[6]_i_951_n_0\,
      O => \max_zone_color1_reg[6]_i_690_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_691\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_952_n_0\,
      I1 => \max_zone_color1[6]_i_953_n_0\,
      O => \max_zone_color1_reg[6]_i_691_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_692\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_954_n_0\,
      I1 => \max_zone_color1[6]_i_955_n_0\,
      O => \max_zone_color1_reg[6]_i_692_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_693\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_956_n_0\,
      I1 => \max_zone_color1[6]_i_957_n_0\,
      O => \max_zone_color1_reg[6]_i_693_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_694\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_958_n_0\,
      I1 => \max_zone_color1[6]_i_959_n_0\,
      O => \max_zone_color1_reg[6]_i_694_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_695\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_960_n_0\,
      I1 => \max_zone_color1[6]_i_961_n_0\,
      O => \max_zone_color1_reg[6]_i_695_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_696\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_962_n_0\,
      I1 => \max_zone_color1[6]_i_963_n_0\,
      O => \max_zone_color1_reg[6]_i_696_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_697\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_964_n_0\,
      I1 => \max_zone_color1[6]_i_965_n_0\,
      O => \max_zone_color1_reg[6]_i_697_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_698\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_966_n_0\,
      I1 => \max_zone_color1[6]_i_967_n_0\,
      O => \max_zone_color1_reg[6]_i_698_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_699\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_968_n_0\,
      I1 => \max_zone_color1[6]_i_969_n_0\,
      O => \max_zone_color1_reg[6]_i_699_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_700\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_970_n_0\,
      I1 => \max_zone_color1[6]_i_971_n_0\,
      O => \max_zone_color1_reg[6]_i_700_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_701\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_972_n_0\,
      I1 => \max_zone_color1[6]_i_973_n_0\,
      O => \max_zone_color1_reg[6]_i_701_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_702\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_974_n_0\,
      I1 => \max_zone_color1[6]_i_975_n_0\,
      O => \max_zone_color1_reg[6]_i_702_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_703\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_976_n_0\,
      I1 => \max_zone_color1[6]_i_977_n_0\,
      O => \max_zone_color1_reg[6]_i_703_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_704\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_978_n_0\,
      I1 => \max_zone_color1[6]_i_979_n_0\,
      O => \max_zone_color1_reg[6]_i_704_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_705\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_980_n_0\,
      I1 => \max_zone_color1[6]_i_981_n_0\,
      O => \max_zone_color1_reg[6]_i_705_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_706\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_982_n_0\,
      I1 => \max_zone_color1[6]_i_983_n_0\,
      O => \max_zone_color1_reg[6]_i_706_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_707\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_984_n_0\,
      I1 => \max_zone_color1[6]_i_985_n_0\,
      O => \max_zone_color1_reg[6]_i_707_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_708\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_986_n_0\,
      I1 => \max_zone_color1[6]_i_987_n_0\,
      O => \max_zone_color1_reg[6]_i_708_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_709\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_988_n_0\,
      I1 => \max_zone_color1[6]_i_989_n_0\,
      O => \max_zone_color1_reg[6]_i_709_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_165_n_0\,
      I1 => \max_zone_color1[6]_i_166_n_0\,
      O => \max_zone_color1_reg[6]_i_71_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_710\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_990_n_0\,
      I1 => \max_zone_color1[6]_i_991_n_0\,
      O => \max_zone_color1_reg[6]_i_710_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_711\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_992_n_0\,
      I1 => \max_zone_color1[6]_i_993_n_0\,
      O => \max_zone_color1_reg[6]_i_711_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_712\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_994_n_0\,
      I1 => \max_zone_color1[6]_i_995_n_0\,
      O => \max_zone_color1_reg[6]_i_712_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_713\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_996_n_0\,
      I1 => \max_zone_color1[6]_i_997_n_0\,
      O => \max_zone_color1_reg[6]_i_713_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_714\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_998_n_0\,
      I1 => \max_zone_color1[6]_i_999_n_0\,
      O => \max_zone_color1_reg[6]_i_714_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_715\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1000_n_0\,
      I1 => \max_zone_color1[6]_i_1001_n_0\,
      O => \max_zone_color1_reg[6]_i_715_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_716\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1002_n_0\,
      I1 => \max_zone_color1[6]_i_1003_n_0\,
      O => \max_zone_color1_reg[6]_i_716_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_717\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1004_n_0\,
      I1 => \max_zone_color1[6]_i_1005_n_0\,
      O => \max_zone_color1_reg[6]_i_717_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_718\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1006_n_0\,
      I1 => \max_zone_color1[6]_i_1007_n_0\,
      O => \max_zone_color1_reg[6]_i_718_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_719\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1008_n_0\,
      I1 => \max_zone_color1[6]_i_1009_n_0\,
      O => \max_zone_color1_reg[6]_i_719_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_167_n_0\,
      I1 => \max_zone_color1[6]_i_168_n_0\,
      O => \max_zone_color1_reg[6]_i_72_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_720\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1010_n_0\,
      I1 => \max_zone_color1[6]_i_1011_n_0\,
      O => \max_zone_color1_reg[6]_i_720_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_721\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1012_n_0\,
      I1 => \max_zone_color1[6]_i_1013_n_0\,
      O => \max_zone_color1_reg[6]_i_721_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_722\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1014_n_0\,
      I1 => \max_zone_color1[6]_i_1015_n_0\,
      O => \max_zone_color1_reg[6]_i_722_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_723\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1016_n_0\,
      I1 => \max_zone_color1[6]_i_1017_n_0\,
      O => \max_zone_color1_reg[6]_i_723_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_724\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1018_n_0\,
      I1 => \max_zone_color1[6]_i_1019_n_0\,
      O => \max_zone_color1_reg[6]_i_724_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_725\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1020_n_0\,
      I1 => \max_zone_color1[6]_i_1021_n_0\,
      O => \max_zone_color1_reg[6]_i_725_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_726\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1022_n_0\,
      I1 => \max_zone_color1[6]_i_1023_n_0\,
      O => \max_zone_color1_reg[6]_i_726_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_727\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1024_n_0\,
      I1 => \max_zone_color1[6]_i_1025_n_0\,
      O => \max_zone_color1_reg[6]_i_727_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_728\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1026_n_0\,
      I1 => \max_zone_color1[6]_i_1027_n_0\,
      O => \max_zone_color1_reg[6]_i_728_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_729\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1028_n_0\,
      I1 => \max_zone_color1[6]_i_1029_n_0\,
      O => \max_zone_color1_reg[6]_i_729_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_730\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1030_n_0\,
      I1 => \max_zone_color1[6]_i_1031_n_0\,
      O => \max_zone_color1_reg[6]_i_730_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_731\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1032_n_0\,
      I1 => \max_zone_color1[6]_i_1033_n_0\,
      O => \max_zone_color1_reg[6]_i_731_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_732\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1034_n_0\,
      I1 => \max_zone_color1[6]_i_1035_n_0\,
      O => \max_zone_color1_reg[6]_i_732_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_733\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1036_n_0\,
      I1 => \max_zone_color1[6]_i_1037_n_0\,
      O => \max_zone_color1_reg[6]_i_733_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_734\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1038_n_0\,
      I1 => \max_zone_color1[6]_i_1039_n_0\,
      O => \max_zone_color1_reg[6]_i_734_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_735\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1040_n_0\,
      I1 => \max_zone_color1[6]_i_1041_n_0\,
      O => \max_zone_color1_reg[6]_i_735_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_736\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1042_n_0\,
      I1 => \max_zone_color1[6]_i_1043_n_0\,
      O => \max_zone_color1_reg[6]_i_736_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_737\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1044_n_0\,
      I1 => \max_zone_color1[6]_i_1045_n_0\,
      O => \max_zone_color1_reg[6]_i_737_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_738\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1046_n_0\,
      I1 => \max_zone_color1[6]_i_1047_n_0\,
      O => \max_zone_color1_reg[6]_i_738_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_739\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1048_n_0\,
      I1 => \max_zone_color1[6]_i_1049_n_0\,
      O => \max_zone_color1_reg[6]_i_739_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_173_n_0\,
      I1 => \max_zone_color1[6]_i_174_n_0\,
      O => \max_zone_color1_reg[6]_i_74_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_740\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1050_n_0\,
      I1 => \max_zone_color1[6]_i_1051_n_0\,
      O => \max_zone_color1_reg[6]_i_740_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_741\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1052_n_0\,
      I1 => \max_zone_color1[6]_i_1053_n_0\,
      O => \max_zone_color1_reg[6]_i_741_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_742\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1054_n_0\,
      I1 => \max_zone_color1[6]_i_1055_n_0\,
      O => \max_zone_color1_reg[6]_i_742_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_743\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1056_n_0\,
      I1 => \max_zone_color1[6]_i_1057_n_0\,
      O => \max_zone_color1_reg[6]_i_743_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_744\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1058_n_0\,
      I1 => \max_zone_color1[6]_i_1059_n_0\,
      O => \max_zone_color1_reg[6]_i_744_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_745\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1060_n_0\,
      I1 => \max_zone_color1[6]_i_1061_n_0\,
      O => \max_zone_color1_reg[6]_i_745_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_746\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1062_n_0\,
      I1 => \max_zone_color1[6]_i_1063_n_0\,
      O => \max_zone_color1_reg[6]_i_746_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_747\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1064_n_0\,
      I1 => \max_zone_color1[6]_i_1065_n_0\,
      O => \max_zone_color1_reg[6]_i_747_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_748\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1066_n_0\,
      I1 => \max_zone_color1[6]_i_1067_n_0\,
      O => \max_zone_color1_reg[6]_i_748_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_749\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1068_n_0\,
      I1 => \max_zone_color1[6]_i_1069_n_0\,
      O => \max_zone_color1_reg[6]_i_749_n_0\,
      S => \max_zone_color1_reg[2]_rep__0_n_0\
    );
\max_zone_color1_reg[6]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_175_n_0\,
      I1 => \max_zone_color1[6]_i_176_n_0\,
      O => \max_zone_color1_reg[6]_i_75_n_0\,
      S => \max_zone_color1_reg_n_0_[2]\
    );
\max_zone_color1_reg[6]_i_878\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1070_n_0\,
      I1 => \max_zone_color1[6]_i_1071_n_0\,
      O => \max_zone_color1_reg[6]_i_878_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_879\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1072_n_0\,
      I1 => \max_zone_color1[6]_i_1073_n_0\,
      O => \max_zone_color1_reg[6]_i_879_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_880\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1074_n_0\,
      I1 => \max_zone_color1[6]_i_1075_n_0\,
      O => \max_zone_color1_reg[6]_i_880_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_881\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1076_n_0\,
      I1 => \max_zone_color1[6]_i_1077_n_0\,
      O => \max_zone_color1_reg[6]_i_881_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_882\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1078_n_0\,
      I1 => \max_zone_color1[6]_i_1079_n_0\,
      O => \max_zone_color1_reg[6]_i_882_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_883\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1080_n_0\,
      I1 => \max_zone_color1[6]_i_1081_n_0\,
      O => \max_zone_color1_reg[6]_i_883_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_884\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1082_n_0\,
      I1 => \max_zone_color1[6]_i_1083_n_0\,
      O => \max_zone_color1_reg[6]_i_884_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_885\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1084_n_0\,
      I1 => \max_zone_color1[6]_i_1085_n_0\,
      O => \max_zone_color1_reg[6]_i_885_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_886\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1086_n_0\,
      I1 => \max_zone_color1[6]_i_1087_n_0\,
      O => \max_zone_color1_reg[6]_i_886_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_887\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1088_n_0\,
      I1 => \max_zone_color1[6]_i_1089_n_0\,
      O => \max_zone_color1_reg[6]_i_887_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_888\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1090_n_0\,
      I1 => \max_zone_color1[6]_i_1091_n_0\,
      O => \max_zone_color1_reg[6]_i_888_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_889\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1092_n_0\,
      I1 => \max_zone_color1[6]_i_1093_n_0\,
      O => \max_zone_color1_reg[6]_i_889_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_890\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1094_n_0\,
      I1 => \max_zone_color1[6]_i_1095_n_0\,
      O => \max_zone_color1_reg[6]_i_890_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_891\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1096_n_0\,
      I1 => \max_zone_color1[6]_i_1097_n_0\,
      O => \max_zone_color1_reg[6]_i_891_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_892\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1098_n_0\,
      I1 => \max_zone_color1[6]_i_1099_n_0\,
      O => \max_zone_color1_reg[6]_i_892_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_893\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1100_n_0\,
      I1 => \max_zone_color1[6]_i_1101_n_0\,
      O => \max_zone_color1_reg[6]_i_893_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_894\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1102_n_0\,
      I1 => \max_zone_color1[6]_i_1103_n_0\,
      O => \max_zone_color1_reg[6]_i_894_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_895\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1104_n_0\,
      I1 => \max_zone_color1[6]_i_1105_n_0\,
      O => \max_zone_color1_reg[6]_i_895_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_896\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1106_n_0\,
      I1 => \max_zone_color1[6]_i_1107_n_0\,
      O => \max_zone_color1_reg[6]_i_896_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_897\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1108_n_0\,
      I1 => \max_zone_color1[6]_i_1109_n_0\,
      O => \max_zone_color1_reg[6]_i_897_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_898\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1110_n_0\,
      I1 => \max_zone_color1[6]_i_1111_n_0\,
      O => \max_zone_color1_reg[6]_i_898_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_899\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1112_n_0\,
      I1 => \max_zone_color1[6]_i_1113_n_0\,
      O => \max_zone_color1_reg[6]_i_899_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \max_zone_color1_reg[6]_i_19_n_0\,
      CO(3) => \max_zone_color1_reg[6]_i_9_n_0\,
      CO(2) => \max_zone_color1_reg[6]_i_9_n_1\,
      CO(1) => \max_zone_color1_reg[6]_i_9_n_2\,
      CO(0) => \max_zone_color1_reg[6]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \max_zone_color1[6]_i_20_n_0\,
      DI(2) => \max_zone_color1[6]_i_21_n_0\,
      DI(1) => \max_zone_color1[6]_i_22_n_0\,
      DI(0) => \max_zone_color1[6]_i_23_n_0\,
      O(3 downto 0) => \NLW_max_zone_color1_reg[6]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \max_zone_color1[6]_i_24_n_0\,
      S(2) => \max_zone_color1[6]_i_25_n_0\,
      S(1) => \max_zone_color1[6]_i_26_n_0\,
      S(0) => \max_zone_color1[6]_i_27_n_0\
    );
\max_zone_color1_reg[6]_i_900\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1114_n_0\,
      I1 => \max_zone_color1[6]_i_1115_n_0\,
      O => \max_zone_color1_reg[6]_i_900_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_901\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1116_n_0\,
      I1 => \max_zone_color1[6]_i_1117_n_0\,
      O => \max_zone_color1_reg[6]_i_901_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_902\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1118_n_0\,
      I1 => \max_zone_color1[6]_i_1119_n_0\,
      O => \max_zone_color1_reg[6]_i_902_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_903\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1120_n_0\,
      I1 => \max_zone_color1[6]_i_1121_n_0\,
      O => \max_zone_color1_reg[6]_i_903_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_904\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1122_n_0\,
      I1 => \max_zone_color1[6]_i_1123_n_0\,
      O => \max_zone_color1_reg[6]_i_904_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_905\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1124_n_0\,
      I1 => \max_zone_color1[6]_i_1125_n_0\,
      O => \max_zone_color1_reg[6]_i_905_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_906\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1126_n_0\,
      I1 => \max_zone_color1[6]_i_1127_n_0\,
      O => \max_zone_color1_reg[6]_i_906_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_907\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1128_n_0\,
      I1 => \max_zone_color1[6]_i_1129_n_0\,
      O => \max_zone_color1_reg[6]_i_907_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_908\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1130_n_0\,
      I1 => \max_zone_color1[6]_i_1131_n_0\,
      O => \max_zone_color1_reg[6]_i_908_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_909\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1132_n_0\,
      I1 => \max_zone_color1[6]_i_1133_n_0\,
      O => \max_zone_color1_reg[6]_i_909_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_910\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1134_n_0\,
      I1 => \max_zone_color1[6]_i_1135_n_0\,
      O => \max_zone_color1_reg[6]_i_910_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_911\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1136_n_0\,
      I1 => \max_zone_color1[6]_i_1137_n_0\,
      O => \max_zone_color1_reg[6]_i_911_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_912\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1138_n_0\,
      I1 => \max_zone_color1[6]_i_1139_n_0\,
      O => \max_zone_color1_reg[6]_i_912_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_913\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1140_n_0\,
      I1 => \max_zone_color1[6]_i_1141_n_0\,
      O => \max_zone_color1_reg[6]_i_913_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_914\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1142_n_0\,
      I1 => \max_zone_color1[6]_i_1143_n_0\,
      O => \max_zone_color1_reg[6]_i_914_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_915\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1144_n_0\,
      I1 => \max_zone_color1[6]_i_1145_n_0\,
      O => \max_zone_color1_reg[6]_i_915_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_916\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1146_n_0\,
      I1 => \max_zone_color1[6]_i_1147_n_0\,
      O => \max_zone_color1_reg[6]_i_916_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_917\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1148_n_0\,
      I1 => \max_zone_color1[6]_i_1149_n_0\,
      O => \max_zone_color1_reg[6]_i_917_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_918\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1150_n_0\,
      I1 => \max_zone_color1[6]_i_1151_n_0\,
      O => \max_zone_color1_reg[6]_i_918_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_919\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1152_n_0\,
      I1 => \max_zone_color1[6]_i_1153_n_0\,
      O => \max_zone_color1_reg[6]_i_919_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_920\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1154_n_0\,
      I1 => \max_zone_color1[6]_i_1155_n_0\,
      O => \max_zone_color1_reg[6]_i_920_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_921\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1156_n_0\,
      I1 => \max_zone_color1[6]_i_1157_n_0\,
      O => \max_zone_color1_reg[6]_i_921_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_922\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1158_n_0\,
      I1 => \max_zone_color1[6]_i_1159_n_0\,
      O => \max_zone_color1_reg[6]_i_922_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_923\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1160_n_0\,
      I1 => \max_zone_color1[6]_i_1161_n_0\,
      O => \max_zone_color1_reg[6]_i_923_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_924\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1162_n_0\,
      I1 => \max_zone_color1[6]_i_1163_n_0\,
      O => \max_zone_color1_reg[6]_i_924_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_925\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1164_n_0\,
      I1 => \max_zone_color1[6]_i_1165_n_0\,
      O => \max_zone_color1_reg[6]_i_925_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_926\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1166_n_0\,
      I1 => \max_zone_color1[6]_i_1167_n_0\,
      O => \max_zone_color1_reg[6]_i_926_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_927\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1168_n_0\,
      I1 => \max_zone_color1[6]_i_1169_n_0\,
      O => \max_zone_color1_reg[6]_i_927_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_928\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1170_n_0\,
      I1 => \max_zone_color1[6]_i_1171_n_0\,
      O => \max_zone_color1_reg[6]_i_928_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_929\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1172_n_0\,
      I1 => \max_zone_color1[6]_i_1173_n_0\,
      O => \max_zone_color1_reg[6]_i_929_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_214_n_0\,
      I1 => \max_zone_color1[6]_i_215_n_0\,
      O => \max_zone_color1_reg[6]_i_93_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_930\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1174_n_0\,
      I1 => \max_zone_color1[6]_i_1175_n_0\,
      O => \max_zone_color1_reg[6]_i_930_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_931\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1176_n_0\,
      I1 => \max_zone_color1[6]_i_1177_n_0\,
      O => \max_zone_color1_reg[6]_i_931_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_932\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1178_n_0\,
      I1 => \max_zone_color1[6]_i_1179_n_0\,
      O => \max_zone_color1_reg[6]_i_932_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_933\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1180_n_0\,
      I1 => \max_zone_color1[6]_i_1181_n_0\,
      O => \max_zone_color1_reg[6]_i_933_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_934\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1182_n_0\,
      I1 => \max_zone_color1[6]_i_1183_n_0\,
      O => \max_zone_color1_reg[6]_i_934_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_935\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1184_n_0\,
      I1 => \max_zone_color1[6]_i_1185_n_0\,
      O => \max_zone_color1_reg[6]_i_935_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_936\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1186_n_0\,
      I1 => \max_zone_color1[6]_i_1187_n_0\,
      O => \max_zone_color1_reg[6]_i_936_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_937\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1188_n_0\,
      I1 => \max_zone_color1[6]_i_1189_n_0\,
      O => \max_zone_color1_reg[6]_i_937_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_938\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1190_n_0\,
      I1 => \max_zone_color1[6]_i_1191_n_0\,
      O => \max_zone_color1_reg[6]_i_938_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_939\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1192_n_0\,
      I1 => \max_zone_color1[6]_i_1193_n_0\,
      O => \max_zone_color1_reg[6]_i_939_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_216_n_0\,
      I1 => \max_zone_color1[6]_i_217_n_0\,
      O => \max_zone_color1_reg[6]_i_94_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_940\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1194_n_0\,
      I1 => \max_zone_color1[6]_i_1195_n_0\,
      O => \max_zone_color1_reg[6]_i_940_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_941\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_1196_n_0\,
      I1 => \max_zone_color1[6]_i_1197_n_0\,
      O => \max_zone_color1_reg[6]_i_941_n_0\,
      S => \max_zone_color1_reg[2]_rep__1_n_0\
    );
\max_zone_color1_reg[6]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_222_n_0\,
      I1 => \max_zone_color1[6]_i_223_n_0\,
      O => \max_zone_color1_reg[6]_i_96_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_97\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_224_n_0\,
      I1 => \max_zone_color1[6]_i_225_n_0\,
      O => \max_zone_color1_reg[6]_i_97_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color1_reg[6]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color1[6]_i_230_n_0\,
      I1 => \max_zone_color1[6]_i_231_n_0\,
      O => \max_zone_color1_reg[6]_i_99_n_0\,
      S => \max_zone_color1_reg[2]_rep_n_0\
    );
\max_zone_color2[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color2[6]_i_26_n_0\,
      I1 => max_zone_color21(27),
      I2 => max_zone_color21(26),
      I3 => \max_zone_color2[6]_i_25_n_0\,
      O => \max_zone_color2[6]_i_10_n_0\
    );
\max_zone_color2[6]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_243_n_0\,
      I1 => \max_zone_color2_reg[6]_i_244_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_245_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_246_n_0\,
      O => \max_zone_color2[6]_i_100_n_0\
    );
\max_zone_color2[6]_i_1000\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(10),
      I1 => \zone_count_color2_reg[54]_53\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(10),
      O => \max_zone_color2[6]_i_1000_n_0\
    );
\max_zone_color2[6]_i_1001\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(10),
      I1 => \zone_count_color2_reg[58]_57\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(10),
      O => \max_zone_color2[6]_i_1001_n_0\
    );
\max_zone_color2[6]_i_1002\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(10),
      I1 => \zone_count_color2_reg[62]_61\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(10),
      O => \max_zone_color2[6]_i_1002_n_0\
    );
\max_zone_color2[6]_i_1003\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(10),
      I1 => \zone_count_color2_reg[34]_33\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(10),
      O => \max_zone_color2[6]_i_1003_n_0\
    );
\max_zone_color2[6]_i_1004\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(10),
      I1 => \zone_count_color2_reg[38]_37\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(10),
      O => \max_zone_color2[6]_i_1004_n_0\
    );
\max_zone_color2[6]_i_1005\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(10),
      I1 => \zone_count_color2_reg[42]_41\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(10),
      O => \max_zone_color2[6]_i_1005_n_0\
    );
\max_zone_color2[6]_i_1006\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(10),
      I1 => \zone_count_color2_reg[46]_45\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(10),
      O => \max_zone_color2[6]_i_1006_n_0\
    );
\max_zone_color2[6]_i_1007\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(10),
      I1 => \zone_count_color2_reg[18]_17\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(10),
      O => \max_zone_color2[6]_i_1007_n_0\
    );
\max_zone_color2[6]_i_1008\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(10),
      I1 => \zone_count_color2_reg[22]_21\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(10),
      O => \max_zone_color2[6]_i_1008_n_0\
    );
\max_zone_color2[6]_i_1009\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(10),
      I1 => \zone_count_color2_reg[26]_25\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(10),
      O => \max_zone_color2[6]_i_1009_n_0\
    );
\max_zone_color2[6]_i_1010\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(10),
      I1 => \zone_count_color2_reg[30]_29\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(10),
      O => \max_zone_color2[6]_i_1010_n_0\
    );
\max_zone_color2[6]_i_1011\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(10),
      I1 => \zone_count_color2_reg[2]_1\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(10),
      O => \max_zone_color2[6]_i_1011_n_0\
    );
\max_zone_color2[6]_i_1012\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(10),
      I1 => \zone_count_color2_reg[6]_5\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(10),
      O => \max_zone_color2[6]_i_1012_n_0\
    );
\max_zone_color2[6]_i_1013\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(10),
      I1 => \zone_count_color2_reg[10]_9\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(10),
      O => \max_zone_color2[6]_i_1013_n_0\
    );
\max_zone_color2[6]_i_1014\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(10),
      I1 => \zone_count_color2_reg[14]_13\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(10),
      O => \max_zone_color2[6]_i_1014_n_0\
    );
\max_zone_color2[6]_i_1015\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(11),
      I1 => \zone_count_color2_reg[50]_49\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(11),
      O => \max_zone_color2[6]_i_1015_n_0\
    );
\max_zone_color2[6]_i_1016\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(11),
      I1 => \zone_count_color2_reg[54]_53\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(11),
      O => \max_zone_color2[6]_i_1016_n_0\
    );
\max_zone_color2[6]_i_1017\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(11),
      I1 => \zone_count_color2_reg[58]_57\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(11),
      O => \max_zone_color2[6]_i_1017_n_0\
    );
\max_zone_color2[6]_i_1018\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(11),
      I1 => \zone_count_color2_reg[62]_61\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(11),
      O => \max_zone_color2[6]_i_1018_n_0\
    );
\max_zone_color2[6]_i_1019\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(11),
      I1 => \zone_count_color2_reg[34]_33\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(11),
      O => \max_zone_color2[6]_i_1019_n_0\
    );
\max_zone_color2[6]_i_1020\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(11),
      I1 => \zone_count_color2_reg[38]_37\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(11),
      O => \max_zone_color2[6]_i_1020_n_0\
    );
\max_zone_color2[6]_i_1021\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(11),
      I1 => \zone_count_color2_reg[42]_41\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(11),
      O => \max_zone_color2[6]_i_1021_n_0\
    );
\max_zone_color2[6]_i_1022\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(11),
      I1 => \zone_count_color2_reg[46]_45\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(11),
      O => \max_zone_color2[6]_i_1022_n_0\
    );
\max_zone_color2[6]_i_1023\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(11),
      I1 => \zone_count_color2_reg[18]_17\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(11),
      O => \max_zone_color2[6]_i_1023_n_0\
    );
\max_zone_color2[6]_i_1024\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(11),
      I1 => \zone_count_color2_reg[22]_21\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(11),
      O => \max_zone_color2[6]_i_1024_n_0\
    );
\max_zone_color2[6]_i_1025\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(11),
      I1 => \zone_count_color2_reg[26]_25\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(11),
      O => \max_zone_color2[6]_i_1025_n_0\
    );
\max_zone_color2[6]_i_1026\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(11),
      I1 => \zone_count_color2_reg[30]_29\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(11),
      O => \max_zone_color2[6]_i_1026_n_0\
    );
\max_zone_color2[6]_i_1027\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(11),
      I1 => \zone_count_color2_reg[2]_1\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(11),
      O => \max_zone_color2[6]_i_1027_n_0\
    );
\max_zone_color2[6]_i_1028\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(11),
      I1 => \zone_count_color2_reg[6]_5\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(11),
      O => \max_zone_color2[6]_i_1028_n_0\
    );
\max_zone_color2[6]_i_1029\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(11),
      I1 => \zone_count_color2_reg[10]_9\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(11),
      O => \max_zone_color2[6]_i_1029_n_0\
    );
\max_zone_color2[6]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_251_n_0\,
      I1 => \max_zone_color2_reg[6]_i_252_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_253_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_254_n_0\,
      O => \max_zone_color2[6]_i_103_n_0\
    );
\max_zone_color2[6]_i_1030\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(11),
      I1 => \zone_count_color2_reg[14]_13\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(11),
      O => \max_zone_color2[6]_i_1030_n_0\
    );
\max_zone_color2[6]_i_1031\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(8),
      I1 => \zone_count_color2_reg[50]_49\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(8),
      O => \max_zone_color2[6]_i_1031_n_0\
    );
\max_zone_color2[6]_i_1032\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(8),
      I1 => \zone_count_color2_reg[54]_53\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(8),
      O => \max_zone_color2[6]_i_1032_n_0\
    );
\max_zone_color2[6]_i_1033\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(8),
      I1 => \zone_count_color2_reg[58]_57\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(8),
      O => \max_zone_color2[6]_i_1033_n_0\
    );
\max_zone_color2[6]_i_1034\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(8),
      I1 => \zone_count_color2_reg[62]_61\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(8),
      O => \max_zone_color2[6]_i_1034_n_0\
    );
\max_zone_color2[6]_i_1035\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(8),
      I1 => \zone_count_color2_reg[34]_33\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(8),
      O => \max_zone_color2[6]_i_1035_n_0\
    );
\max_zone_color2[6]_i_1036\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(8),
      I1 => \zone_count_color2_reg[38]_37\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(8),
      O => \max_zone_color2[6]_i_1036_n_0\
    );
\max_zone_color2[6]_i_1037\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(8),
      I1 => \zone_count_color2_reg[42]_41\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(8),
      O => \max_zone_color2[6]_i_1037_n_0\
    );
\max_zone_color2[6]_i_1038\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(8),
      I1 => \zone_count_color2_reg[46]_45\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(8),
      O => \max_zone_color2[6]_i_1038_n_0\
    );
\max_zone_color2[6]_i_1039\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(8),
      I1 => \zone_count_color2_reg[18]_17\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(8),
      O => \max_zone_color2[6]_i_1039_n_0\
    );
\max_zone_color2[6]_i_1040\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(8),
      I1 => \zone_count_color2_reg[22]_21\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(8),
      O => \max_zone_color2[6]_i_1040_n_0\
    );
\max_zone_color2[6]_i_1041\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(8),
      I1 => \zone_count_color2_reg[26]_25\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(8),
      O => \max_zone_color2[6]_i_1041_n_0\
    );
\max_zone_color2[6]_i_1042\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(8),
      I1 => \zone_count_color2_reg[30]_29\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(8),
      O => \max_zone_color2[6]_i_1042_n_0\
    );
\max_zone_color2[6]_i_1043\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(8),
      I1 => \zone_count_color2_reg[2]_1\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(8),
      O => \max_zone_color2[6]_i_1043_n_0\
    );
\max_zone_color2[6]_i_1044\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(8),
      I1 => \zone_count_color2_reg[6]_5\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(8),
      O => \max_zone_color2[6]_i_1044_n_0\
    );
\max_zone_color2[6]_i_1045\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(8),
      I1 => \zone_count_color2_reg[10]_9\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(8),
      O => \max_zone_color2[6]_i_1045_n_0\
    );
\max_zone_color2[6]_i_1046\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(8),
      I1 => \zone_count_color2_reg[14]_13\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(8),
      O => \max_zone_color2[6]_i_1046_n_0\
    );
\max_zone_color2[6]_i_1047\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(9),
      I1 => \zone_count_color2_reg[50]_49\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(9),
      O => \max_zone_color2[6]_i_1047_n_0\
    );
\max_zone_color2[6]_i_1048\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(9),
      I1 => \zone_count_color2_reg[54]_53\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(9),
      O => \max_zone_color2[6]_i_1048_n_0\
    );
\max_zone_color2[6]_i_1049\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(9),
      I1 => \zone_count_color2_reg[58]_57\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(9),
      O => \max_zone_color2[6]_i_1049_n_0\
    );
\max_zone_color2[6]_i_1050\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(9),
      I1 => \zone_count_color2_reg[62]_61\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(9),
      O => \max_zone_color2[6]_i_1050_n_0\
    );
\max_zone_color2[6]_i_1051\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(9),
      I1 => \zone_count_color2_reg[34]_33\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(9),
      O => \max_zone_color2[6]_i_1051_n_0\
    );
\max_zone_color2[6]_i_1052\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(9),
      I1 => \zone_count_color2_reg[38]_37\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(9),
      O => \max_zone_color2[6]_i_1052_n_0\
    );
\max_zone_color2[6]_i_1053\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(9),
      I1 => \zone_count_color2_reg[42]_41\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(9),
      O => \max_zone_color2[6]_i_1053_n_0\
    );
\max_zone_color2[6]_i_1054\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(9),
      I1 => \zone_count_color2_reg[46]_45\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(9),
      O => \max_zone_color2[6]_i_1054_n_0\
    );
\max_zone_color2[6]_i_1055\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(9),
      I1 => \zone_count_color2_reg[18]_17\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(9),
      O => \max_zone_color2[6]_i_1055_n_0\
    );
\max_zone_color2[6]_i_1056\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(9),
      I1 => \zone_count_color2_reg[22]_21\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(9),
      O => \max_zone_color2[6]_i_1056_n_0\
    );
\max_zone_color2[6]_i_1057\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(9),
      I1 => \zone_count_color2_reg[26]_25\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(9),
      O => \max_zone_color2[6]_i_1057_n_0\
    );
\max_zone_color2[6]_i_1058\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(9),
      I1 => \zone_count_color2_reg[30]_29\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(9),
      O => \max_zone_color2[6]_i_1058_n_0\
    );
\max_zone_color2[6]_i_1059\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(9),
      I1 => \zone_count_color2_reg[2]_1\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(9),
      O => \max_zone_color2[6]_i_1059_n_0\
    );
\max_zone_color2[6]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_259_n_0\,
      I1 => \max_zone_color2_reg[6]_i_260_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_261_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_262_n_0\,
      O => \max_zone_color2[6]_i_106_n_0\
    );
\max_zone_color2[6]_i_1060\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(9),
      I1 => \zone_count_color2_reg[6]_5\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(9),
      O => \max_zone_color2[6]_i_1060_n_0\
    );
\max_zone_color2[6]_i_1061\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(9),
      I1 => \zone_count_color2_reg[10]_9\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(9),
      O => \max_zone_color2[6]_i_1061_n_0\
    );
\max_zone_color2[6]_i_1062\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(9),
      I1 => \zone_count_color2_reg[14]_13\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(9),
      O => \max_zone_color2[6]_i_1062_n_0\
    );
\max_zone_color2[6]_i_1063\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(6),
      I1 => \zone_count_color2_reg[50]_49\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(6),
      O => \max_zone_color2[6]_i_1063_n_0\
    );
\max_zone_color2[6]_i_1064\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(6),
      I1 => \zone_count_color2_reg[54]_53\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(6),
      O => \max_zone_color2[6]_i_1064_n_0\
    );
\max_zone_color2[6]_i_1065\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(6),
      I1 => \zone_count_color2_reg[58]_57\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(6),
      O => \max_zone_color2[6]_i_1065_n_0\
    );
\max_zone_color2[6]_i_1066\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(6),
      I1 => \zone_count_color2_reg[62]_61\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(6),
      O => \max_zone_color2[6]_i_1066_n_0\
    );
\max_zone_color2[6]_i_1067\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(6),
      I1 => \zone_count_color2_reg[34]_33\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(6),
      O => \max_zone_color2[6]_i_1067_n_0\
    );
\max_zone_color2[6]_i_1068\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(6),
      I1 => \zone_count_color2_reg[38]_37\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(6),
      O => \max_zone_color2[6]_i_1068_n_0\
    );
\max_zone_color2[6]_i_1069\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(6),
      I1 => \zone_count_color2_reg[42]_41\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(6),
      O => \max_zone_color2[6]_i_1069_n_0\
    );
\max_zone_color2[6]_i_1070\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(6),
      I1 => \zone_count_color2_reg[46]_45\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(6),
      O => \max_zone_color2[6]_i_1070_n_0\
    );
\max_zone_color2[6]_i_1071\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(6),
      I1 => \zone_count_color2_reg[18]_17\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(6),
      O => \max_zone_color2[6]_i_1071_n_0\
    );
\max_zone_color2[6]_i_1072\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(6),
      I1 => \zone_count_color2_reg[22]_21\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(6),
      O => \max_zone_color2[6]_i_1072_n_0\
    );
\max_zone_color2[6]_i_1073\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(6),
      I1 => \zone_count_color2_reg[26]_25\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(6),
      O => \max_zone_color2[6]_i_1073_n_0\
    );
\max_zone_color2[6]_i_1074\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(6),
      I1 => \zone_count_color2_reg[30]_29\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(6),
      O => \max_zone_color2[6]_i_1074_n_0\
    );
\max_zone_color2[6]_i_1075\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(6),
      I1 => \zone_count_color2_reg[2]_1\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(6),
      O => \max_zone_color2[6]_i_1075_n_0\
    );
\max_zone_color2[6]_i_1076\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(6),
      I1 => \zone_count_color2_reg[6]_5\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(6),
      O => \max_zone_color2[6]_i_1076_n_0\
    );
\max_zone_color2[6]_i_1077\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(6),
      I1 => \zone_count_color2_reg[10]_9\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(6),
      O => \max_zone_color2[6]_i_1077_n_0\
    );
\max_zone_color2[6]_i_1078\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(6),
      I1 => \zone_count_color2_reg[14]_13\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(6),
      O => \max_zone_color2[6]_i_1078_n_0\
    );
\max_zone_color2[6]_i_1079\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(7),
      I1 => \zone_count_color2_reg[50]_49\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(7),
      O => \max_zone_color2[6]_i_1079_n_0\
    );
\max_zone_color2[6]_i_1080\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(7),
      I1 => \zone_count_color2_reg[54]_53\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(7),
      O => \max_zone_color2[6]_i_1080_n_0\
    );
\max_zone_color2[6]_i_1081\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(7),
      I1 => \zone_count_color2_reg[58]_57\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(7),
      O => \max_zone_color2[6]_i_1081_n_0\
    );
\max_zone_color2[6]_i_1082\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(7),
      I1 => \zone_count_color2_reg[62]_61\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(7),
      O => \max_zone_color2[6]_i_1082_n_0\
    );
\max_zone_color2[6]_i_1083\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(7),
      I1 => \zone_count_color2_reg[34]_33\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(7),
      O => \max_zone_color2[6]_i_1083_n_0\
    );
\max_zone_color2[6]_i_1084\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(7),
      I1 => \zone_count_color2_reg[38]_37\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(7),
      O => \max_zone_color2[6]_i_1084_n_0\
    );
\max_zone_color2[6]_i_1085\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(7),
      I1 => \zone_count_color2_reg[42]_41\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(7),
      O => \max_zone_color2[6]_i_1085_n_0\
    );
\max_zone_color2[6]_i_1086\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(7),
      I1 => \zone_count_color2_reg[46]_45\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(7),
      O => \max_zone_color2[6]_i_1086_n_0\
    );
\max_zone_color2[6]_i_1087\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(7),
      I1 => \zone_count_color2_reg[18]_17\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(7),
      O => \max_zone_color2[6]_i_1087_n_0\
    );
\max_zone_color2[6]_i_1088\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(7),
      I1 => \zone_count_color2_reg[22]_21\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(7),
      O => \max_zone_color2[6]_i_1088_n_0\
    );
\max_zone_color2[6]_i_1089\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(7),
      I1 => \zone_count_color2_reg[26]_25\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(7),
      O => \max_zone_color2[6]_i_1089_n_0\
    );
\max_zone_color2[6]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_267_n_0\,
      I1 => \max_zone_color2_reg[6]_i_268_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_269_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_270_n_0\,
      O => \max_zone_color2[6]_i_109_n_0\
    );
\max_zone_color2[6]_i_1090\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(7),
      I1 => \zone_count_color2_reg[30]_29\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(7),
      O => \max_zone_color2[6]_i_1090_n_0\
    );
\max_zone_color2[6]_i_1091\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(7),
      I1 => \zone_count_color2_reg[2]_1\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(7),
      O => \max_zone_color2[6]_i_1091_n_0\
    );
\max_zone_color2[6]_i_1092\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(7),
      I1 => \zone_count_color2_reg[6]_5\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(7),
      O => \max_zone_color2[6]_i_1092_n_0\
    );
\max_zone_color2[6]_i_1093\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(7),
      I1 => \zone_count_color2_reg[10]_9\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(7),
      O => \max_zone_color2[6]_i_1093_n_0\
    );
\max_zone_color2[6]_i_1094\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(7),
      I1 => \zone_count_color2_reg[14]_13\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(7),
      O => \max_zone_color2[6]_i_1094_n_0\
    );
\max_zone_color2[6]_i_1095\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(4),
      I1 => \zone_count_color2_reg[50]_49\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(4),
      O => \max_zone_color2[6]_i_1095_n_0\
    );
\max_zone_color2[6]_i_1096\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(4),
      I1 => \zone_count_color2_reg[54]_53\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(4),
      O => \max_zone_color2[6]_i_1096_n_0\
    );
\max_zone_color2[6]_i_1097\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(4),
      I1 => \zone_count_color2_reg[58]_57\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(4),
      O => \max_zone_color2[6]_i_1097_n_0\
    );
\max_zone_color2[6]_i_1098\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(4),
      I1 => \zone_count_color2_reg[62]_61\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(4),
      O => \max_zone_color2[6]_i_1098_n_0\
    );
\max_zone_color2[6]_i_1099\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(4),
      I1 => \zone_count_color2_reg[34]_33\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(4),
      O => \max_zone_color2[6]_i_1099_n_0\
    );
\max_zone_color2[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color2[6]_i_28_n_0\,
      I1 => max_zone_color21(25),
      I2 => max_zone_color21(24),
      I3 => \max_zone_color2[6]_i_27_n_0\,
      O => \max_zone_color2[6]_i_11_n_0\
    );
\max_zone_color2[6]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(30),
      I1 => \zone_count_color2_reg[74]_73\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[73]_72\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[72]_71\(30),
      O => \max_zone_color2[6]_i_110_n_0\
    );
\max_zone_color2[6]_i_1100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(4),
      I1 => \zone_count_color2_reg[38]_37\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(4),
      O => \max_zone_color2[6]_i_1100_n_0\
    );
\max_zone_color2[6]_i_1101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(4),
      I1 => \zone_count_color2_reg[42]_41\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(4),
      O => \max_zone_color2[6]_i_1101_n_0\
    );
\max_zone_color2[6]_i_1102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(4),
      I1 => \zone_count_color2_reg[46]_45\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(4),
      O => \max_zone_color2[6]_i_1102_n_0\
    );
\max_zone_color2[6]_i_1103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(4),
      I1 => \zone_count_color2_reg[18]_17\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(4),
      O => \max_zone_color2[6]_i_1103_n_0\
    );
\max_zone_color2[6]_i_1104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(4),
      I1 => \zone_count_color2_reg[22]_21\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(4),
      O => \max_zone_color2[6]_i_1104_n_0\
    );
\max_zone_color2[6]_i_1105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(4),
      I1 => \zone_count_color2_reg[26]_25\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(4),
      O => \max_zone_color2[6]_i_1105_n_0\
    );
\max_zone_color2[6]_i_1106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(4),
      I1 => \zone_count_color2_reg[30]_29\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(4),
      O => \max_zone_color2[6]_i_1106_n_0\
    );
\max_zone_color2[6]_i_1107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(4),
      I1 => \zone_count_color2_reg[2]_1\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(4),
      O => \max_zone_color2[6]_i_1107_n_0\
    );
\max_zone_color2[6]_i_1108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(4),
      I1 => \zone_count_color2_reg[6]_5\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(4),
      O => \max_zone_color2[6]_i_1108_n_0\
    );
\max_zone_color2[6]_i_1109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(4),
      I1 => \zone_count_color2_reg[10]_9\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(4),
      O => \max_zone_color2[6]_i_1109_n_0\
    );
\max_zone_color2[6]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(30),
      I1 => \zone_count_color2_reg[78]_77\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[77]_76\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[76]_75\(30),
      O => \max_zone_color2[6]_i_111_n_0\
    );
\max_zone_color2[6]_i_1110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(4),
      I1 => \zone_count_color2_reg[14]_13\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(4),
      O => \max_zone_color2[6]_i_1110_n_0\
    );
\max_zone_color2[6]_i_1111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(5),
      I1 => \zone_count_color2_reg[50]_49\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(5),
      O => \max_zone_color2[6]_i_1111_n_0\
    );
\max_zone_color2[6]_i_1112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(5),
      I1 => \zone_count_color2_reg[54]_53\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(5),
      O => \max_zone_color2[6]_i_1112_n_0\
    );
\max_zone_color2[6]_i_1113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(5),
      I1 => \zone_count_color2_reg[58]_57\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(5),
      O => \max_zone_color2[6]_i_1113_n_0\
    );
\max_zone_color2[6]_i_1114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(5),
      I1 => \zone_count_color2_reg[62]_61\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(5),
      O => \max_zone_color2[6]_i_1114_n_0\
    );
\max_zone_color2[6]_i_1115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(5),
      I1 => \zone_count_color2_reg[34]_33\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(5),
      O => \max_zone_color2[6]_i_1115_n_0\
    );
\max_zone_color2[6]_i_1116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(5),
      I1 => \zone_count_color2_reg[38]_37\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(5),
      O => \max_zone_color2[6]_i_1116_n_0\
    );
\max_zone_color2[6]_i_1117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(5),
      I1 => \zone_count_color2_reg[42]_41\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(5),
      O => \max_zone_color2[6]_i_1117_n_0\
    );
\max_zone_color2[6]_i_1118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(5),
      I1 => \zone_count_color2_reg[46]_45\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(5),
      O => \max_zone_color2[6]_i_1118_n_0\
    );
\max_zone_color2[6]_i_1119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(5),
      I1 => \zone_count_color2_reg[18]_17\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(5),
      O => \max_zone_color2[6]_i_1119_n_0\
    );
\max_zone_color2[6]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(30),
      I1 => \zone_count_color2_reg[66]_65\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[65]_64\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[64]_63\(30),
      O => \max_zone_color2[6]_i_112_n_0\
    );
\max_zone_color2[6]_i_1120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(5),
      I1 => \zone_count_color2_reg[22]_21\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(5),
      O => \max_zone_color2[6]_i_1120_n_0\
    );
\max_zone_color2[6]_i_1121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(5),
      I1 => \zone_count_color2_reg[26]_25\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(5),
      O => \max_zone_color2[6]_i_1121_n_0\
    );
\max_zone_color2[6]_i_1122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(5),
      I1 => \zone_count_color2_reg[30]_29\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(5),
      O => \max_zone_color2[6]_i_1122_n_0\
    );
\max_zone_color2[6]_i_1123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(5),
      I1 => \zone_count_color2_reg[2]_1\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(5),
      O => \max_zone_color2[6]_i_1123_n_0\
    );
\max_zone_color2[6]_i_1124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(5),
      I1 => \zone_count_color2_reg[6]_5\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(5),
      O => \max_zone_color2[6]_i_1124_n_0\
    );
\max_zone_color2[6]_i_1125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(5),
      I1 => \zone_count_color2_reg[10]_9\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(5),
      O => \max_zone_color2[6]_i_1125_n_0\
    );
\max_zone_color2[6]_i_1126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(5),
      I1 => \zone_count_color2_reg[14]_13\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(5),
      O => \max_zone_color2[6]_i_1126_n_0\
    );
\max_zone_color2[6]_i_1127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(2),
      I1 => \zone_count_color2_reg[50]_49\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(2),
      O => \max_zone_color2[6]_i_1127_n_0\
    );
\max_zone_color2[6]_i_1128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(2),
      I1 => \zone_count_color2_reg[54]_53\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(2),
      O => \max_zone_color2[6]_i_1128_n_0\
    );
\max_zone_color2[6]_i_1129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(2),
      I1 => \zone_count_color2_reg[58]_57\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(2),
      O => \max_zone_color2[6]_i_1129_n_0\
    );
\max_zone_color2[6]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(30),
      I1 => \zone_count_color2_reg[70]_69\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[69]_68\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[68]_67\(30),
      O => \max_zone_color2[6]_i_113_n_0\
    );
\max_zone_color2[6]_i_1130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(2),
      I1 => \zone_count_color2_reg[62]_61\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(2),
      O => \max_zone_color2[6]_i_1130_n_0\
    );
\max_zone_color2[6]_i_1131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(2),
      I1 => \zone_count_color2_reg[34]_33\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(2),
      O => \max_zone_color2[6]_i_1131_n_0\
    );
\max_zone_color2[6]_i_1132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(2),
      I1 => \zone_count_color2_reg[38]_37\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(2),
      O => \max_zone_color2[6]_i_1132_n_0\
    );
\max_zone_color2[6]_i_1133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(2),
      I1 => \zone_count_color2_reg[42]_41\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(2),
      O => \max_zone_color2[6]_i_1133_n_0\
    );
\max_zone_color2[6]_i_1134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(2),
      I1 => \zone_count_color2_reg[46]_45\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(2),
      O => \max_zone_color2[6]_i_1134_n_0\
    );
\max_zone_color2[6]_i_1135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(2),
      I1 => \zone_count_color2_reg[18]_17\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(2),
      O => \max_zone_color2[6]_i_1135_n_0\
    );
\max_zone_color2[6]_i_1136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(2),
      I1 => \zone_count_color2_reg[22]_21\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(2),
      O => \max_zone_color2[6]_i_1136_n_0\
    );
\max_zone_color2[6]_i_1137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(2),
      I1 => \zone_count_color2_reg[26]_25\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(2),
      O => \max_zone_color2[6]_i_1137_n_0\
    );
\max_zone_color2[6]_i_1138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(2),
      I1 => \zone_count_color2_reg[30]_29\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(2),
      O => \max_zone_color2[6]_i_1138_n_0\
    );
\max_zone_color2[6]_i_1139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(2),
      I1 => \zone_count_color2_reg[2]_1\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(2),
      O => \max_zone_color2[6]_i_1139_n_0\
    );
\max_zone_color2[6]_i_1140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(2),
      I1 => \zone_count_color2_reg[6]_5\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(2),
      O => \max_zone_color2[6]_i_1140_n_0\
    );
\max_zone_color2[6]_i_1141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(2),
      I1 => \zone_count_color2_reg[10]_9\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(2),
      O => \max_zone_color2[6]_i_1141_n_0\
    );
\max_zone_color2[6]_i_1142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(2),
      I1 => \zone_count_color2_reg[14]_13\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(2),
      O => \max_zone_color2[6]_i_1142_n_0\
    );
\max_zone_color2[6]_i_1143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(3),
      I1 => \zone_count_color2_reg[50]_49\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(3),
      O => \max_zone_color2[6]_i_1143_n_0\
    );
\max_zone_color2[6]_i_1144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(3),
      I1 => \zone_count_color2_reg[54]_53\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(3),
      O => \max_zone_color2[6]_i_1144_n_0\
    );
\max_zone_color2[6]_i_1145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(3),
      I1 => \zone_count_color2_reg[58]_57\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(3),
      O => \max_zone_color2[6]_i_1145_n_0\
    );
\max_zone_color2[6]_i_1146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(3),
      I1 => \zone_count_color2_reg[62]_61\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(3),
      O => \max_zone_color2[6]_i_1146_n_0\
    );
\max_zone_color2[6]_i_1147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(3),
      I1 => \zone_count_color2_reg[34]_33\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(3),
      O => \max_zone_color2[6]_i_1147_n_0\
    );
\max_zone_color2[6]_i_1148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(3),
      I1 => \zone_count_color2_reg[38]_37\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(3),
      O => \max_zone_color2[6]_i_1148_n_0\
    );
\max_zone_color2[6]_i_1149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(3),
      I1 => \zone_count_color2_reg[42]_41\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(3),
      O => \max_zone_color2[6]_i_1149_n_0\
    );
\max_zone_color2[6]_i_1150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(3),
      I1 => \zone_count_color2_reg[46]_45\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(3),
      O => \max_zone_color2[6]_i_1150_n_0\
    );
\max_zone_color2[6]_i_1151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(3),
      I1 => \zone_count_color2_reg[18]_17\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(3),
      O => \max_zone_color2[6]_i_1151_n_0\
    );
\max_zone_color2[6]_i_1152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(3),
      I1 => \zone_count_color2_reg[22]_21\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(3),
      O => \max_zone_color2[6]_i_1152_n_0\
    );
\max_zone_color2[6]_i_1153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(3),
      I1 => \zone_count_color2_reg[26]_25\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(3),
      O => \max_zone_color2[6]_i_1153_n_0\
    );
\max_zone_color2[6]_i_1154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(3),
      I1 => \zone_count_color2_reg[30]_29\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(3),
      O => \max_zone_color2[6]_i_1154_n_0\
    );
\max_zone_color2[6]_i_1155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(3),
      I1 => \zone_count_color2_reg[2]_1\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(3),
      O => \max_zone_color2[6]_i_1155_n_0\
    );
\max_zone_color2[6]_i_1156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(3),
      I1 => \zone_count_color2_reg[6]_5\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(3),
      O => \max_zone_color2[6]_i_1156_n_0\
    );
\max_zone_color2[6]_i_1157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(3),
      I1 => \zone_count_color2_reg[10]_9\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(3),
      O => \max_zone_color2[6]_i_1157_n_0\
    );
\max_zone_color2[6]_i_1158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(3),
      I1 => \zone_count_color2_reg[14]_13\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(3),
      O => \max_zone_color2[6]_i_1158_n_0\
    );
\max_zone_color2[6]_i_1159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(0),
      I1 => \zone_count_color2_reg[50]_49\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(0),
      O => \max_zone_color2[6]_i_1159_n_0\
    );
\max_zone_color2[6]_i_1160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(0),
      I1 => \zone_count_color2_reg[54]_53\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(0),
      O => \max_zone_color2[6]_i_1160_n_0\
    );
\max_zone_color2[6]_i_1161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(0),
      I1 => \zone_count_color2_reg[58]_57\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(0),
      O => \max_zone_color2[6]_i_1161_n_0\
    );
\max_zone_color2[6]_i_1162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(0),
      I1 => \zone_count_color2_reg[62]_61\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(0),
      O => \max_zone_color2[6]_i_1162_n_0\
    );
\max_zone_color2[6]_i_1163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(0),
      I1 => \zone_count_color2_reg[34]_33\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(0),
      O => \max_zone_color2[6]_i_1163_n_0\
    );
\max_zone_color2[6]_i_1164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(0),
      I1 => \zone_count_color2_reg[38]_37\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(0),
      O => \max_zone_color2[6]_i_1164_n_0\
    );
\max_zone_color2[6]_i_1165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(0),
      I1 => \zone_count_color2_reg[42]_41\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(0),
      O => \max_zone_color2[6]_i_1165_n_0\
    );
\max_zone_color2[6]_i_1166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(0),
      I1 => \zone_count_color2_reg[46]_45\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(0),
      O => \max_zone_color2[6]_i_1166_n_0\
    );
\max_zone_color2[6]_i_1167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(0),
      I1 => \zone_count_color2_reg[18]_17\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(0),
      O => \max_zone_color2[6]_i_1167_n_0\
    );
\max_zone_color2[6]_i_1168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(0),
      I1 => \zone_count_color2_reg[22]_21\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(0),
      O => \max_zone_color2[6]_i_1168_n_0\
    );
\max_zone_color2[6]_i_1169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(0),
      I1 => \zone_count_color2_reg[26]_25\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(0),
      O => \max_zone_color2[6]_i_1169_n_0\
    );
\max_zone_color2[6]_i_1170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(0),
      I1 => \zone_count_color2_reg[30]_29\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(0),
      O => \max_zone_color2[6]_i_1170_n_0\
    );
\max_zone_color2[6]_i_1171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(0),
      I1 => \zone_count_color2_reg[2]_1\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(0),
      O => \max_zone_color2[6]_i_1171_n_0\
    );
\max_zone_color2[6]_i_1172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(0),
      I1 => \zone_count_color2_reg[6]_5\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(0),
      O => \max_zone_color2[6]_i_1172_n_0\
    );
\max_zone_color2[6]_i_1173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(0),
      I1 => \zone_count_color2_reg[10]_9\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(0),
      O => \max_zone_color2[6]_i_1173_n_0\
    );
\max_zone_color2[6]_i_1174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(0),
      I1 => \zone_count_color2_reg[14]_13\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(0),
      O => \max_zone_color2[6]_i_1174_n_0\
    );
\max_zone_color2[6]_i_1175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(1),
      I1 => \zone_count_color2_reg[50]_49\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(1),
      O => \max_zone_color2[6]_i_1175_n_0\
    );
\max_zone_color2[6]_i_1176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(1),
      I1 => \zone_count_color2_reg[54]_53\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(1),
      O => \max_zone_color2[6]_i_1176_n_0\
    );
\max_zone_color2[6]_i_1177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(1),
      I1 => \zone_count_color2_reg[58]_57\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(1),
      O => \max_zone_color2[6]_i_1177_n_0\
    );
\max_zone_color2[6]_i_1178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(1),
      I1 => \zone_count_color2_reg[62]_61\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(1),
      O => \max_zone_color2[6]_i_1178_n_0\
    );
\max_zone_color2[6]_i_1179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(1),
      I1 => \zone_count_color2_reg[34]_33\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(1),
      O => \max_zone_color2[6]_i_1179_n_0\
    );
\max_zone_color2[6]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(31),
      I1 => \zone_count_color2_reg[74]_73\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[73]_72\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[72]_71\(31),
      O => \max_zone_color2[6]_i_118_n_0\
    );
\max_zone_color2[6]_i_1180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(1),
      I1 => \zone_count_color2_reg[38]_37\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(1),
      O => \max_zone_color2[6]_i_1180_n_0\
    );
\max_zone_color2[6]_i_1181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(1),
      I1 => \zone_count_color2_reg[42]_41\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(1),
      O => \max_zone_color2[6]_i_1181_n_0\
    );
\max_zone_color2[6]_i_1182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(1),
      I1 => \zone_count_color2_reg[46]_45\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(1),
      O => \max_zone_color2[6]_i_1182_n_0\
    );
\max_zone_color2[6]_i_1183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(1),
      I1 => \zone_count_color2_reg[18]_17\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(1),
      O => \max_zone_color2[6]_i_1183_n_0\
    );
\max_zone_color2[6]_i_1184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(1),
      I1 => \zone_count_color2_reg[22]_21\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(1),
      O => \max_zone_color2[6]_i_1184_n_0\
    );
\max_zone_color2[6]_i_1185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(1),
      I1 => \zone_count_color2_reg[26]_25\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(1),
      O => \max_zone_color2[6]_i_1185_n_0\
    );
\max_zone_color2[6]_i_1186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(1),
      I1 => \zone_count_color2_reg[30]_29\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(1),
      O => \max_zone_color2[6]_i_1186_n_0\
    );
\max_zone_color2[6]_i_1187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(1),
      I1 => \zone_count_color2_reg[2]_1\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(1),
      O => \max_zone_color2[6]_i_1187_n_0\
    );
\max_zone_color2[6]_i_1188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(1),
      I1 => \zone_count_color2_reg[6]_5\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(1),
      O => \max_zone_color2[6]_i_1188_n_0\
    );
\max_zone_color2[6]_i_1189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(1),
      I1 => \zone_count_color2_reg[10]_9\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(1),
      O => \max_zone_color2[6]_i_1189_n_0\
    );
\max_zone_color2[6]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(31),
      I1 => \zone_count_color2_reg[78]_77\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[77]_76\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[76]_75\(31),
      O => \max_zone_color2[6]_i_119_n_0\
    );
\max_zone_color2[6]_i_1190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(1),
      I1 => \zone_count_color2_reg[14]_13\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(1),
      O => \max_zone_color2[6]_i_1190_n_0\
    );
\max_zone_color2[6]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(31),
      I1 => \zone_count_color2_reg[66]_65\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[65]_64\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[64]_63\(31),
      O => \max_zone_color2[6]_i_120_n_0\
    );
\max_zone_color2[6]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(31),
      I1 => \zone_count_color2_reg[70]_69\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[69]_68\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[68]_67\(31),
      O => \max_zone_color2[6]_i_121_n_0\
    );
\max_zone_color2[6]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(28),
      I1 => \zone_count_color2_reg[74]_73\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[73]_72\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[72]_71\(28),
      O => \max_zone_color2[6]_i_126_n_0\
    );
\max_zone_color2[6]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(28),
      I1 => \zone_count_color2_reg[78]_77\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[77]_76\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[76]_75\(28),
      O => \max_zone_color2[6]_i_127_n_0\
    );
\max_zone_color2[6]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(28),
      I1 => \zone_count_color2_reg[66]_65\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[65]_64\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[64]_63\(28),
      O => \max_zone_color2[6]_i_128_n_0\
    );
\max_zone_color2[6]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(28),
      I1 => \zone_count_color2_reg[70]_69\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[69]_68\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[68]_67\(28),
      O => \max_zone_color2[6]_i_129_n_0\
    );
\max_zone_color2[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color21(22),
      I1 => \max_zone_color2[6]_i_38_n_0\,
      I2 => \max_zone_color2[6]_i_39_n_0\,
      I3 => max_zone_color21(23),
      O => \max_zone_color2[6]_i_13_n_0\
    );
\max_zone_color2[6]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(29),
      I1 => \zone_count_color2_reg[74]_73\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[73]_72\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[72]_71\(29),
      O => \max_zone_color2[6]_i_134_n_0\
    );
\max_zone_color2[6]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(29),
      I1 => \zone_count_color2_reg[78]_77\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[77]_76\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[76]_75\(29),
      O => \max_zone_color2[6]_i_135_n_0\
    );
\max_zone_color2[6]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(29),
      I1 => \zone_count_color2_reg[66]_65\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[65]_64\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[64]_63\(29),
      O => \max_zone_color2[6]_i_136_n_0\
    );
\max_zone_color2[6]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(29),
      I1 => \zone_count_color2_reg[70]_69\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[69]_68\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[68]_67\(29),
      O => \max_zone_color2[6]_i_137_n_0\
    );
\max_zone_color2[6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color21(20),
      I1 => \max_zone_color2[6]_i_40_n_0\,
      I2 => \max_zone_color2[6]_i_41_n_0\,
      I3 => max_zone_color21(21),
      O => \max_zone_color2[6]_i_14_n_0\
    );
\max_zone_color2[6]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(26),
      I1 => \zone_count_color2_reg[74]_73\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[73]_72\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[72]_71\(26),
      O => \max_zone_color2[6]_i_142_n_0\
    );
\max_zone_color2[6]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(26),
      I1 => \zone_count_color2_reg[78]_77\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[77]_76\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[76]_75\(26),
      O => \max_zone_color2[6]_i_143_n_0\
    );
\max_zone_color2[6]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(26),
      I1 => \zone_count_color2_reg[66]_65\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[65]_64\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[64]_63\(26),
      O => \max_zone_color2[6]_i_144_n_0\
    );
\max_zone_color2[6]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(26),
      I1 => \zone_count_color2_reg[70]_69\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[69]_68\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[68]_67\(26),
      O => \max_zone_color2[6]_i_145_n_0\
    );
\max_zone_color2[6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color21(18),
      I1 => \max_zone_color2[6]_i_42_n_0\,
      I2 => \max_zone_color2[6]_i_43_n_0\,
      I3 => max_zone_color21(19),
      O => \max_zone_color2[6]_i_15_n_0\
    );
\max_zone_color2[6]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(27),
      I1 => \zone_count_color2_reg[74]_73\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[73]_72\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[72]_71\(27),
      O => \max_zone_color2[6]_i_150_n_0\
    );
\max_zone_color2[6]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(27),
      I1 => \zone_count_color2_reg[78]_77\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[77]_76\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[76]_75\(27),
      O => \max_zone_color2[6]_i_151_n_0\
    );
\max_zone_color2[6]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(27),
      I1 => \zone_count_color2_reg[66]_65\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[65]_64\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[64]_63\(27),
      O => \max_zone_color2[6]_i_152_n_0\
    );
\max_zone_color2[6]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(27),
      I1 => \zone_count_color2_reg[70]_69\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[69]_68\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[68]_67\(27),
      O => \max_zone_color2[6]_i_153_n_0\
    );
\max_zone_color2[6]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(24),
      I1 => \zone_count_color2_reg[74]_73\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[73]_72\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[72]_71\(24),
      O => \max_zone_color2[6]_i_158_n_0\
    );
\max_zone_color2[6]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(24),
      I1 => \zone_count_color2_reg[78]_77\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[77]_76\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[76]_75\(24),
      O => \max_zone_color2[6]_i_159_n_0\
    );
\max_zone_color2[6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color21(16),
      I1 => \max_zone_color2[6]_i_44_n_0\,
      I2 => \max_zone_color2[6]_i_45_n_0\,
      I3 => max_zone_color21(17),
      O => \max_zone_color2[6]_i_16_n_0\
    );
\max_zone_color2[6]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(24),
      I1 => \zone_count_color2_reg[66]_65\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[65]_64\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[64]_63\(24),
      O => \max_zone_color2[6]_i_160_n_0\
    );
\max_zone_color2[6]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(24),
      I1 => \zone_count_color2_reg[70]_69\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[69]_68\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[68]_67\(24),
      O => \max_zone_color2[6]_i_161_n_0\
    );
\max_zone_color2[6]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(25),
      I1 => \zone_count_color2_reg[74]_73\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[73]_72\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[72]_71\(25),
      O => \max_zone_color2[6]_i_166_n_0\
    );
\max_zone_color2[6]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(25),
      I1 => \zone_count_color2_reg[78]_77\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[77]_76\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[76]_75\(25),
      O => \max_zone_color2[6]_i_167_n_0\
    );
\max_zone_color2[6]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(25),
      I1 => \zone_count_color2_reg[66]_65\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[65]_64\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[64]_63\(25),
      O => \max_zone_color2[6]_i_168_n_0\
    );
\max_zone_color2[6]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(25),
      I1 => \zone_count_color2_reg[70]_69\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[69]_68\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[68]_67\(25),
      O => \max_zone_color2[6]_i_169_n_0\
    );
\max_zone_color2[6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color2[6]_i_39_n_0\,
      I1 => max_zone_color21(23),
      I2 => max_zone_color21(22),
      I3 => \max_zone_color2[6]_i_38_n_0\,
      O => \max_zone_color2[6]_i_17_n_0\
    );
\max_zone_color2[6]_i_174\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_335_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_336_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_337_n_0\,
      O => \max_zone_color2[6]_i_174_n_0\
    );
\max_zone_color2[6]_i_175\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_338_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_339_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_340_n_0\,
      O => \max_zone_color2[6]_i_175_n_0\
    );
\max_zone_color2[6]_i_176\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_341_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_342_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_343_n_0\,
      O => \max_zone_color2[6]_i_176_n_0\
    );
\max_zone_color2[6]_i_177\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_344_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_345_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_346_n_0\,
      O => \max_zone_color2[6]_i_177_n_0\
    );
\max_zone_color2[6]_i_178\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_347_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_348_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_349_n_0\,
      O => \max_zone_color2[6]_i_178_n_0\
    );
\max_zone_color2[6]_i_179\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_350_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_351_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_352_n_0\,
      O => \max_zone_color2[6]_i_179_n_0\
    );
\max_zone_color2[6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color2[6]_i_41_n_0\,
      I1 => max_zone_color21(21),
      I2 => max_zone_color21(20),
      I3 => \max_zone_color2[6]_i_40_n_0\,
      O => \max_zone_color2[6]_i_18_n_0\
    );
\max_zone_color2[6]_i_180\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_353_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_354_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_355_n_0\,
      O => \max_zone_color2[6]_i_180_n_0\
    );
\max_zone_color2[6]_i_182\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_356_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_357_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_358_n_0\,
      O => \max_zone_color2[6]_i_182_n_0\
    );
\max_zone_color2[6]_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_363_n_0\,
      I1 => \max_zone_color2_reg[6]_i_364_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_365_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_366_n_0\,
      O => \max_zone_color2[6]_i_185_n_0\
    );
\max_zone_color2[6]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_371_n_0\,
      I1 => \max_zone_color2_reg[6]_i_372_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_373_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_374_n_0\,
      O => \max_zone_color2[6]_i_188_n_0\
    );
\max_zone_color2[6]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color2[6]_i_43_n_0\,
      I1 => max_zone_color21(19),
      I2 => max_zone_color21(18),
      I3 => \max_zone_color2[6]_i_42_n_0\,
      O => \max_zone_color2[6]_i_19_n_0\
    );
\max_zone_color2[6]_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_379_n_0\,
      I1 => \max_zone_color2_reg[6]_i_380_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_381_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_382_n_0\,
      O => \max_zone_color2[6]_i_191_n_0\
    );
\max_zone_color2[6]_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_387_n_0\,
      I1 => \max_zone_color2_reg[6]_i_388_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_389_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_390_n_0\,
      O => \max_zone_color2[6]_i_194_n_0\
    );
\max_zone_color2[6]_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_395_n_0\,
      I1 => \max_zone_color2_reg[6]_i_396_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_397_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_398_n_0\,
      O => \max_zone_color2[6]_i_197_n_0\
    );
\max_zone_color2[6]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color2[6]_i_45_n_0\,
      I1 => max_zone_color21(17),
      I2 => max_zone_color21(16),
      I3 => \max_zone_color2[6]_i_44_n_0\,
      O => \max_zone_color2[6]_i_20_n_0\
    );
\max_zone_color2[6]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_403_n_0\,
      I1 => \max_zone_color2_reg[6]_i_404_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_405_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_406_n_0\,
      O => \max_zone_color2[6]_i_200_n_0\
    );
\max_zone_color2[6]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_411_n_0\,
      I1 => \max_zone_color2_reg[6]_i_412_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_413_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_414_n_0\,
      O => \max_zone_color2[6]_i_203_n_0\
    );
\max_zone_color2[6]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_419_n_0\,
      I1 => \max_zone_color2_reg[6]_i_420_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_421_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_422_n_0\,
      O => \max_zone_color2[6]_i_206_n_0\
    );
\max_zone_color2[6]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(22),
      I1 => \zone_count_color2_reg[74]_73\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(22),
      O => \max_zone_color2[6]_i_207_n_0\
    );
\max_zone_color2[6]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(22),
      I1 => \zone_count_color2_reg[78]_77\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(22),
      O => \max_zone_color2[6]_i_208_n_0\
    );
\max_zone_color2[6]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(22),
      I1 => \zone_count_color2_reg[66]_65\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(22),
      O => \max_zone_color2[6]_i_209_n_0\
    );
\max_zone_color2[6]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_46_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_47_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_48_n_0\,
      O => \max_zone_color2[6]_i_21_n_0\
    );
\max_zone_color2[6]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(22),
      I1 => \zone_count_color2_reg[70]_69\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(22),
      O => \max_zone_color2[6]_i_210_n_0\
    );
\max_zone_color2[6]_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(23),
      I1 => \zone_count_color2_reg[74]_73\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(23),
      O => \max_zone_color2[6]_i_215_n_0\
    );
\max_zone_color2[6]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(23),
      I1 => \zone_count_color2_reg[78]_77\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(23),
      O => \max_zone_color2[6]_i_216_n_0\
    );
\max_zone_color2[6]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(23),
      I1 => \zone_count_color2_reg[66]_65\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(23),
      O => \max_zone_color2[6]_i_217_n_0\
    );
\max_zone_color2[6]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(23),
      I1 => \zone_count_color2_reg[70]_69\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(23),
      O => \max_zone_color2[6]_i_218_n_0\
    );
\max_zone_color2[6]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_49_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_50_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_51_n_0\,
      O => \max_zone_color2[6]_i_22_n_0\
    );
\max_zone_color2[6]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(20),
      I1 => \zone_count_color2_reg[74]_73\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(20),
      O => \max_zone_color2[6]_i_223_n_0\
    );
\max_zone_color2[6]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(20),
      I1 => \zone_count_color2_reg[78]_77\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(20),
      O => \max_zone_color2[6]_i_224_n_0\
    );
\max_zone_color2[6]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(20),
      I1 => \zone_count_color2_reg[66]_65\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(20),
      O => \max_zone_color2[6]_i_225_n_0\
    );
\max_zone_color2[6]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(20),
      I1 => \zone_count_color2_reg[70]_69\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(20),
      O => \max_zone_color2[6]_i_226_n_0\
    );
\max_zone_color2[6]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_52_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_53_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_54_n_0\,
      O => \max_zone_color2[6]_i_23_n_0\
    );
\max_zone_color2[6]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(21),
      I1 => \zone_count_color2_reg[74]_73\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(21),
      O => \max_zone_color2[6]_i_231_n_0\
    );
\max_zone_color2[6]_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(21),
      I1 => \zone_count_color2_reg[78]_77\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(21),
      O => \max_zone_color2[6]_i_232_n_0\
    );
\max_zone_color2[6]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(21),
      I1 => \zone_count_color2_reg[66]_65\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(21),
      O => \max_zone_color2[6]_i_233_n_0\
    );
\max_zone_color2[6]_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(21),
      I1 => \zone_count_color2_reg[70]_69\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(21),
      O => \max_zone_color2[6]_i_234_n_0\
    );
\max_zone_color2[6]_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(18),
      I1 => \zone_count_color2_reg[74]_73\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(18),
      O => \max_zone_color2[6]_i_239_n_0\
    );
\max_zone_color2[6]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_55_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_56_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_57_n_0\,
      O => \max_zone_color2[6]_i_24_n_0\
    );
\max_zone_color2[6]_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(18),
      I1 => \zone_count_color2_reg[78]_77\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(18),
      O => \max_zone_color2[6]_i_240_n_0\
    );
\max_zone_color2[6]_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(18),
      I1 => \zone_count_color2_reg[66]_65\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(18),
      O => \max_zone_color2[6]_i_241_n_0\
    );
\max_zone_color2[6]_i_242\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(18),
      I1 => \zone_count_color2_reg[70]_69\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(18),
      O => \max_zone_color2[6]_i_242_n_0\
    );
\max_zone_color2[6]_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(19),
      I1 => \zone_count_color2_reg[74]_73\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(19),
      O => \max_zone_color2[6]_i_247_n_0\
    );
\max_zone_color2[6]_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(19),
      I1 => \zone_count_color2_reg[78]_77\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(19),
      O => \max_zone_color2[6]_i_248_n_0\
    );
\max_zone_color2[6]_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(19),
      I1 => \zone_count_color2_reg[66]_65\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(19),
      O => \max_zone_color2[6]_i_249_n_0\
    );
\max_zone_color2[6]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_58_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_59_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_60_n_0\,
      O => \max_zone_color2[6]_i_25_n_0\
    );
\max_zone_color2[6]_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(19),
      I1 => \zone_count_color2_reg[70]_69\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(19),
      O => \max_zone_color2[6]_i_250_n_0\
    );
\max_zone_color2[6]_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(16),
      I1 => \zone_count_color2_reg[74]_73\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(16),
      O => \max_zone_color2[6]_i_255_n_0\
    );
\max_zone_color2[6]_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(16),
      I1 => \zone_count_color2_reg[78]_77\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(16),
      O => \max_zone_color2[6]_i_256_n_0\
    );
\max_zone_color2[6]_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(16),
      I1 => \zone_count_color2_reg[66]_65\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(16),
      O => \max_zone_color2[6]_i_257_n_0\
    );
\max_zone_color2[6]_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(16),
      I1 => \zone_count_color2_reg[70]_69\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(16),
      O => \max_zone_color2[6]_i_258_n_0\
    );
\max_zone_color2[6]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_61_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_62_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_63_n_0\,
      O => \max_zone_color2[6]_i_26_n_0\
    );
\max_zone_color2[6]_i_263\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(17),
      I1 => \zone_count_color2_reg[74]_73\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(17),
      O => \max_zone_color2[6]_i_263_n_0\
    );
\max_zone_color2[6]_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(17),
      I1 => \zone_count_color2_reg[78]_77\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(17),
      O => \max_zone_color2[6]_i_264_n_0\
    );
\max_zone_color2[6]_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(17),
      I1 => \zone_count_color2_reg[66]_65\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(17),
      O => \max_zone_color2[6]_i_265_n_0\
    );
\max_zone_color2[6]_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(17),
      I1 => \zone_count_color2_reg[70]_69\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(17),
      O => \max_zone_color2[6]_i_266_n_0\
    );
\max_zone_color2[6]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_64_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_65_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_66_n_0\,
      O => \max_zone_color2[6]_i_27_n_0\
    );
\max_zone_color2[6]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_67_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_68_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_69_n_0\,
      O => \max_zone_color2[6]_i_28_n_0\
    );
\max_zone_color2[6]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color21(14),
      I1 => \max_zone_color2[6]_i_78_n_0\,
      I2 => \max_zone_color2[6]_i_79_n_0\,
      I3 => max_zone_color21(15),
      O => \max_zone_color2[6]_i_30_n_0\
    );
\max_zone_color2[6]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color21(12),
      I1 => \max_zone_color2[6]_i_80_n_0\,
      I2 => \max_zone_color2[6]_i_81_n_0\,
      I3 => max_zone_color21(13),
      O => \max_zone_color2[6]_i_31_n_0\
    );
\max_zone_color2[6]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color21(10),
      I1 => \max_zone_color2[6]_i_82_n_0\,
      I2 => \max_zone_color2[6]_i_83_n_0\,
      I3 => max_zone_color21(11),
      O => \max_zone_color2[6]_i_32_n_0\
    );
\max_zone_color2[6]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color21(8),
      I1 => \max_zone_color2[6]_i_84_n_0\,
      I2 => \max_zone_color2[6]_i_85_n_0\,
      I3 => max_zone_color21(9),
      O => \max_zone_color2[6]_i_33_n_0\
    );
\max_zone_color2[6]_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_619_n_0\,
      I1 => \max_zone_color2_reg[6]_i_620_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_621_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_622_n_0\,
      O => \max_zone_color2[6]_i_337_n_0\
    );
\max_zone_color2[6]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color2[6]_i_79_n_0\,
      I1 => max_zone_color21(15),
      I2 => max_zone_color21(14),
      I3 => \max_zone_color2[6]_i_78_n_0\,
      O => \max_zone_color2[6]_i_34_n_0\
    );
\max_zone_color2[6]_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_627_n_0\,
      I1 => \max_zone_color2_reg[6]_i_628_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_629_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_630_n_0\,
      O => \max_zone_color2[6]_i_340_n_0\
    );
\max_zone_color2[6]_i_343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_635_n_0\,
      I1 => \max_zone_color2_reg[6]_i_636_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_637_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_638_n_0\,
      O => \max_zone_color2[6]_i_343_n_0\
    );
\max_zone_color2[6]_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_643_n_0\,
      I1 => \max_zone_color2_reg[6]_i_644_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_645_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_646_n_0\,
      O => \max_zone_color2[6]_i_346_n_0\
    );
\max_zone_color2[6]_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_651_n_0\,
      I1 => \max_zone_color2_reg[6]_i_652_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_653_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_654_n_0\,
      O => \max_zone_color2[6]_i_349_n_0\
    );
\max_zone_color2[6]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color2[6]_i_81_n_0\,
      I1 => max_zone_color21(13),
      I2 => max_zone_color21(12),
      I3 => \max_zone_color2[6]_i_80_n_0\,
      O => \max_zone_color2[6]_i_35_n_0\
    );
\max_zone_color2[6]_i_352\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_659_n_0\,
      I1 => \max_zone_color2_reg[6]_i_660_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_661_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_662_n_0\,
      O => \max_zone_color2[6]_i_352_n_0\
    );
\max_zone_color2[6]_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_667_n_0\,
      I1 => \max_zone_color2_reg[6]_i_668_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_669_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_670_n_0\,
      O => \max_zone_color2[6]_i_355_n_0\
    );
\max_zone_color2[6]_i_358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_675_n_0\,
      I1 => \max_zone_color2_reg[6]_i_676_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_677_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_678_n_0\,
      O => \max_zone_color2[6]_i_358_n_0\
    );
\max_zone_color2[6]_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(14),
      I1 => \zone_count_color2_reg[74]_73\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(14),
      O => \max_zone_color2[6]_i_359_n_0\
    );
\max_zone_color2[6]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color2[6]_i_83_n_0\,
      I1 => max_zone_color21(11),
      I2 => max_zone_color21(10),
      I3 => \max_zone_color2[6]_i_82_n_0\,
      O => \max_zone_color2[6]_i_36_n_0\
    );
\max_zone_color2[6]_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(14),
      I1 => \zone_count_color2_reg[78]_77\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(14),
      O => \max_zone_color2[6]_i_360_n_0\
    );
\max_zone_color2[6]_i_361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(14),
      I1 => \zone_count_color2_reg[66]_65\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(14),
      O => \max_zone_color2[6]_i_361_n_0\
    );
\max_zone_color2[6]_i_362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(14),
      I1 => \zone_count_color2_reg[70]_69\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(14),
      O => \max_zone_color2[6]_i_362_n_0\
    );
\max_zone_color2[6]_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(15),
      I1 => \zone_count_color2_reg[74]_73\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(15),
      O => \max_zone_color2[6]_i_367_n_0\
    );
\max_zone_color2[6]_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(15),
      I1 => \zone_count_color2_reg[78]_77\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(15),
      O => \max_zone_color2[6]_i_368_n_0\
    );
\max_zone_color2[6]_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(15),
      I1 => \zone_count_color2_reg[66]_65\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(15),
      O => \max_zone_color2[6]_i_369_n_0\
    );
\max_zone_color2[6]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color2[6]_i_85_n_0\,
      I1 => max_zone_color21(9),
      I2 => max_zone_color21(8),
      I3 => \max_zone_color2[6]_i_84_n_0\,
      O => \max_zone_color2[6]_i_37_n_0\
    );
\max_zone_color2[6]_i_370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(15),
      I1 => \zone_count_color2_reg[70]_69\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(15),
      O => \max_zone_color2[6]_i_370_n_0\
    );
\max_zone_color2[6]_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(12),
      I1 => \zone_count_color2_reg[74]_73\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(12),
      O => \max_zone_color2[6]_i_375_n_0\
    );
\max_zone_color2[6]_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(12),
      I1 => \zone_count_color2_reg[78]_77\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(12),
      O => \max_zone_color2[6]_i_376_n_0\
    );
\max_zone_color2[6]_i_377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(12),
      I1 => \zone_count_color2_reg[66]_65\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(12),
      O => \max_zone_color2[6]_i_377_n_0\
    );
\max_zone_color2[6]_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(12),
      I1 => \zone_count_color2_reg[70]_69\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(12),
      O => \max_zone_color2[6]_i_378_n_0\
    );
\max_zone_color2[6]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_86_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_87_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_88_n_0\,
      O => \max_zone_color2[6]_i_38_n_0\
    );
\max_zone_color2[6]_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(13),
      I1 => \zone_count_color2_reg[74]_73\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(13),
      O => \max_zone_color2[6]_i_383_n_0\
    );
\max_zone_color2[6]_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(13),
      I1 => \zone_count_color2_reg[78]_77\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(13),
      O => \max_zone_color2[6]_i_384_n_0\
    );
\max_zone_color2[6]_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(13),
      I1 => \zone_count_color2_reg[66]_65\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(13),
      O => \max_zone_color2[6]_i_385_n_0\
    );
\max_zone_color2[6]_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(13),
      I1 => \zone_count_color2_reg[70]_69\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(13),
      O => \max_zone_color2[6]_i_386_n_0\
    );
\max_zone_color2[6]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_89_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_90_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_91_n_0\,
      O => \max_zone_color2[6]_i_39_n_0\
    );
\max_zone_color2[6]_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(10),
      I1 => \zone_count_color2_reg[74]_73\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(10),
      O => \max_zone_color2[6]_i_391_n_0\
    );
\max_zone_color2[6]_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(10),
      I1 => \zone_count_color2_reg[78]_77\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(10),
      O => \max_zone_color2[6]_i_392_n_0\
    );
\max_zone_color2[6]_i_393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(10),
      I1 => \zone_count_color2_reg[66]_65\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(10),
      O => \max_zone_color2[6]_i_393_n_0\
    );
\max_zone_color2[6]_i_394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(10),
      I1 => \zone_count_color2_reg[70]_69\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(10),
      O => \max_zone_color2[6]_i_394_n_0\
    );
\max_zone_color2[6]_i_399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(11),
      I1 => \zone_count_color2_reg[74]_73\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(11),
      O => \max_zone_color2[6]_i_399_n_0\
    );
\max_zone_color2[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color21(30),
      I1 => \max_zone_color2[6]_i_21_n_0\,
      I2 => \max_zone_color2[6]_i_22_n_0\,
      I3 => max_zone_color21(31),
      O => \max_zone_color2[6]_i_4_n_0\
    );
\max_zone_color2[6]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_92_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_93_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_94_n_0\,
      O => \max_zone_color2[6]_i_40_n_0\
    );
\max_zone_color2[6]_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(11),
      I1 => \zone_count_color2_reg[78]_77\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(11),
      O => \max_zone_color2[6]_i_400_n_0\
    );
\max_zone_color2[6]_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(11),
      I1 => \zone_count_color2_reg[66]_65\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(11),
      O => \max_zone_color2[6]_i_401_n_0\
    );
\max_zone_color2[6]_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(11),
      I1 => \zone_count_color2_reg[70]_69\(11),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(11),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(11),
      O => \max_zone_color2[6]_i_402_n_0\
    );
\max_zone_color2[6]_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(8),
      I1 => \zone_count_color2_reg[74]_73\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(8),
      O => \max_zone_color2[6]_i_407_n_0\
    );
\max_zone_color2[6]_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(8),
      I1 => \zone_count_color2_reg[78]_77\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(8),
      O => \max_zone_color2[6]_i_408_n_0\
    );
\max_zone_color2[6]_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(8),
      I1 => \zone_count_color2_reg[66]_65\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(8),
      O => \max_zone_color2[6]_i_409_n_0\
    );
\max_zone_color2[6]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_95_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_96_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_97_n_0\,
      O => \max_zone_color2[6]_i_41_n_0\
    );
\max_zone_color2[6]_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(8),
      I1 => \zone_count_color2_reg[70]_69\(8),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(8),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(8),
      O => \max_zone_color2[6]_i_410_n_0\
    );
\max_zone_color2[6]_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(9),
      I1 => \zone_count_color2_reg[74]_73\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(9),
      O => \max_zone_color2[6]_i_415_n_0\
    );
\max_zone_color2[6]_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(9),
      I1 => \zone_count_color2_reg[78]_77\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(9),
      O => \max_zone_color2[6]_i_416_n_0\
    );
\max_zone_color2[6]_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(9),
      I1 => \zone_count_color2_reg[66]_65\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(9),
      O => \max_zone_color2[6]_i_417_n_0\
    );
\max_zone_color2[6]_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(9),
      I1 => \zone_count_color2_reg[70]_69\(9),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(9),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(9),
      O => \max_zone_color2[6]_i_418_n_0\
    );
\max_zone_color2[6]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_98_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_99_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_100_n_0\,
      O => \max_zone_color2[6]_i_42_n_0\
    );
\max_zone_color2[6]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_101_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_102_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_103_n_0\,
      O => \max_zone_color2[6]_i_43_n_0\
    );
\max_zone_color2[6]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_104_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_105_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_106_n_0\,
      O => \max_zone_color2[6]_i_44_n_0\
    );
\max_zone_color2[6]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_107_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_108_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_109_n_0\,
      O => \max_zone_color2[6]_i_45_n_0\
    );
\max_zone_color2[6]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_114_n_0\,
      I1 => \max_zone_color2_reg[6]_i_115_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_116_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_117_n_0\,
      O => \max_zone_color2[6]_i_48_n_0\
    );
\max_zone_color2[6]_i_487\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(30),
      I1 => \zone_count_color2_reg[50]_49\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[49]_48\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[48]_47\(30),
      O => \max_zone_color2[6]_i_487_n_0\
    );
\max_zone_color2[6]_i_488\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(30),
      I1 => \zone_count_color2_reg[54]_53\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[53]_52\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[52]_51\(30),
      O => \max_zone_color2[6]_i_488_n_0\
    );
\max_zone_color2[6]_i_489\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(30),
      I1 => \zone_count_color2_reg[58]_57\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[57]_56\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[56]_55\(30),
      O => \max_zone_color2[6]_i_489_n_0\
    );
\max_zone_color2[6]_i_490\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(30),
      I1 => \zone_count_color2_reg[62]_61\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[61]_60\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[60]_59\(30),
      O => \max_zone_color2[6]_i_490_n_0\
    );
\max_zone_color2[6]_i_491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(30),
      I1 => \zone_count_color2_reg[34]_33\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[33]_32\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[32]_31\(30),
      O => \max_zone_color2[6]_i_491_n_0\
    );
\max_zone_color2[6]_i_492\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(30),
      I1 => \zone_count_color2_reg[38]_37\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[37]_36\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[36]_35\(30),
      O => \max_zone_color2[6]_i_492_n_0\
    );
\max_zone_color2[6]_i_493\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(30),
      I1 => \zone_count_color2_reg[42]_41\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[41]_40\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[40]_39\(30),
      O => \max_zone_color2[6]_i_493_n_0\
    );
\max_zone_color2[6]_i_494\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(30),
      I1 => \zone_count_color2_reg[46]_45\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[45]_44\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[44]_43\(30),
      O => \max_zone_color2[6]_i_494_n_0\
    );
\max_zone_color2[6]_i_495\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(30),
      I1 => \zone_count_color2_reg[18]_17\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[17]_16\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[16]_15\(30),
      O => \max_zone_color2[6]_i_495_n_0\
    );
\max_zone_color2[6]_i_496\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(30),
      I1 => \zone_count_color2_reg[22]_21\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[21]_20\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[20]_19\(30),
      O => \max_zone_color2[6]_i_496_n_0\
    );
\max_zone_color2[6]_i_497\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(30),
      I1 => \zone_count_color2_reg[26]_25\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[25]_24\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[24]_23\(30),
      O => \max_zone_color2[6]_i_497_n_0\
    );
\max_zone_color2[6]_i_498\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(30),
      I1 => \zone_count_color2_reg[30]_29\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[29]_28\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[28]_27\(30),
      O => \max_zone_color2[6]_i_498_n_0\
    );
\max_zone_color2[6]_i_499\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(30),
      I1 => \zone_count_color2_reg[2]_1\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[1]_0\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[0]_79\(30),
      O => \max_zone_color2[6]_i_499_n_0\
    );
\max_zone_color2[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color21(28),
      I1 => \max_zone_color2[6]_i_23_n_0\,
      I2 => \max_zone_color2[6]_i_24_n_0\,
      I3 => max_zone_color21(29),
      O => \max_zone_color2[6]_i_5_n_0\
    );
\max_zone_color2[6]_i_500\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(30),
      I1 => \zone_count_color2_reg[6]_5\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[5]_4\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[4]_3\(30),
      O => \max_zone_color2[6]_i_500_n_0\
    );
\max_zone_color2[6]_i_501\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(30),
      I1 => \zone_count_color2_reg[10]_9\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[9]_8\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[8]_7\(30),
      O => \max_zone_color2[6]_i_501_n_0\
    );
\max_zone_color2[6]_i_502\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(30),
      I1 => \zone_count_color2_reg[14]_13\(30),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[13]_12\(30),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[12]_11\(30),
      O => \max_zone_color2[6]_i_502_n_0\
    );
\max_zone_color2[6]_i_503\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(31),
      I1 => \zone_count_color2_reg[50]_49\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[49]_48\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[48]_47\(31),
      O => \max_zone_color2[6]_i_503_n_0\
    );
\max_zone_color2[6]_i_504\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(31),
      I1 => \zone_count_color2_reg[54]_53\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[53]_52\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[52]_51\(31),
      O => \max_zone_color2[6]_i_504_n_0\
    );
\max_zone_color2[6]_i_505\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(31),
      I1 => \zone_count_color2_reg[58]_57\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[57]_56\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[56]_55\(31),
      O => \max_zone_color2[6]_i_505_n_0\
    );
\max_zone_color2[6]_i_506\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(31),
      I1 => \zone_count_color2_reg[62]_61\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[61]_60\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[60]_59\(31),
      O => \max_zone_color2[6]_i_506_n_0\
    );
\max_zone_color2[6]_i_507\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(31),
      I1 => \zone_count_color2_reg[34]_33\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[33]_32\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[32]_31\(31),
      O => \max_zone_color2[6]_i_507_n_0\
    );
\max_zone_color2[6]_i_508\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(31),
      I1 => \zone_count_color2_reg[38]_37\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[37]_36\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[36]_35\(31),
      O => \max_zone_color2[6]_i_508_n_0\
    );
\max_zone_color2[6]_i_509\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(31),
      I1 => \zone_count_color2_reg[42]_41\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[41]_40\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[40]_39\(31),
      O => \max_zone_color2[6]_i_509_n_0\
    );
\max_zone_color2[6]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_122_n_0\,
      I1 => \max_zone_color2_reg[6]_i_123_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_124_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_125_n_0\,
      O => \max_zone_color2[6]_i_51_n_0\
    );
\max_zone_color2[6]_i_510\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(31),
      I1 => \zone_count_color2_reg[46]_45\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[45]_44\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[44]_43\(31),
      O => \max_zone_color2[6]_i_510_n_0\
    );
\max_zone_color2[6]_i_511\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(31),
      I1 => \zone_count_color2_reg[18]_17\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[17]_16\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[16]_15\(31),
      O => \max_zone_color2[6]_i_511_n_0\
    );
\max_zone_color2[6]_i_512\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(31),
      I1 => \zone_count_color2_reg[22]_21\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[21]_20\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[20]_19\(31),
      O => \max_zone_color2[6]_i_512_n_0\
    );
\max_zone_color2[6]_i_513\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(31),
      I1 => \zone_count_color2_reg[26]_25\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[25]_24\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[24]_23\(31),
      O => \max_zone_color2[6]_i_513_n_0\
    );
\max_zone_color2[6]_i_514\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(31),
      I1 => \zone_count_color2_reg[30]_29\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[29]_28\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[28]_27\(31),
      O => \max_zone_color2[6]_i_514_n_0\
    );
\max_zone_color2[6]_i_515\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(31),
      I1 => \zone_count_color2_reg[2]_1\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[1]_0\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[0]_79\(31),
      O => \max_zone_color2[6]_i_515_n_0\
    );
\max_zone_color2[6]_i_516\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(31),
      I1 => \zone_count_color2_reg[6]_5\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[5]_4\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[4]_3\(31),
      O => \max_zone_color2[6]_i_516_n_0\
    );
\max_zone_color2[6]_i_517\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(31),
      I1 => \zone_count_color2_reg[10]_9\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[9]_8\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[8]_7\(31),
      O => \max_zone_color2[6]_i_517_n_0\
    );
\max_zone_color2[6]_i_518\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(31),
      I1 => \zone_count_color2_reg[14]_13\(31),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[13]_12\(31),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[12]_11\(31),
      O => \max_zone_color2[6]_i_518_n_0\
    );
\max_zone_color2[6]_i_519\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(28),
      I1 => \zone_count_color2_reg[50]_49\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[49]_48\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[48]_47\(28),
      O => \max_zone_color2[6]_i_519_n_0\
    );
\max_zone_color2[6]_i_520\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(28),
      I1 => \zone_count_color2_reg[54]_53\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[53]_52\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[52]_51\(28),
      O => \max_zone_color2[6]_i_520_n_0\
    );
\max_zone_color2[6]_i_521\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(28),
      I1 => \zone_count_color2_reg[58]_57\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[57]_56\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[56]_55\(28),
      O => \max_zone_color2[6]_i_521_n_0\
    );
\max_zone_color2[6]_i_522\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(28),
      I1 => \zone_count_color2_reg[62]_61\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[61]_60\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[60]_59\(28),
      O => \max_zone_color2[6]_i_522_n_0\
    );
\max_zone_color2[6]_i_523\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(28),
      I1 => \zone_count_color2_reg[34]_33\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[33]_32\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[32]_31\(28),
      O => \max_zone_color2[6]_i_523_n_0\
    );
\max_zone_color2[6]_i_524\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(28),
      I1 => \zone_count_color2_reg[38]_37\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[37]_36\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[36]_35\(28),
      O => \max_zone_color2[6]_i_524_n_0\
    );
\max_zone_color2[6]_i_525\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(28),
      I1 => \zone_count_color2_reg[42]_41\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[41]_40\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[40]_39\(28),
      O => \max_zone_color2[6]_i_525_n_0\
    );
\max_zone_color2[6]_i_526\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(28),
      I1 => \zone_count_color2_reg[46]_45\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[45]_44\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[44]_43\(28),
      O => \max_zone_color2[6]_i_526_n_0\
    );
\max_zone_color2[6]_i_527\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(28),
      I1 => \zone_count_color2_reg[18]_17\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[17]_16\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[16]_15\(28),
      O => \max_zone_color2[6]_i_527_n_0\
    );
\max_zone_color2[6]_i_528\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(28),
      I1 => \zone_count_color2_reg[22]_21\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[21]_20\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[20]_19\(28),
      O => \max_zone_color2[6]_i_528_n_0\
    );
\max_zone_color2[6]_i_529\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(28),
      I1 => \zone_count_color2_reg[26]_25\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[25]_24\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[24]_23\(28),
      O => \max_zone_color2[6]_i_529_n_0\
    );
\max_zone_color2[6]_i_530\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(28),
      I1 => \zone_count_color2_reg[30]_29\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[29]_28\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[28]_27\(28),
      O => \max_zone_color2[6]_i_530_n_0\
    );
\max_zone_color2[6]_i_531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(28),
      I1 => \zone_count_color2_reg[2]_1\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[1]_0\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[0]_79\(28),
      O => \max_zone_color2[6]_i_531_n_0\
    );
\max_zone_color2[6]_i_532\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(28),
      I1 => \zone_count_color2_reg[6]_5\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[5]_4\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[4]_3\(28),
      O => \max_zone_color2[6]_i_532_n_0\
    );
\max_zone_color2[6]_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(28),
      I1 => \zone_count_color2_reg[10]_9\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[9]_8\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[8]_7\(28),
      O => \max_zone_color2[6]_i_533_n_0\
    );
\max_zone_color2[6]_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(28),
      I1 => \zone_count_color2_reg[14]_13\(28),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[13]_12\(28),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[12]_11\(28),
      O => \max_zone_color2[6]_i_534_n_0\
    );
\max_zone_color2[6]_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(29),
      I1 => \zone_count_color2_reg[50]_49\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[49]_48\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[48]_47\(29),
      O => \max_zone_color2[6]_i_535_n_0\
    );
\max_zone_color2[6]_i_536\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(29),
      I1 => \zone_count_color2_reg[54]_53\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[53]_52\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[52]_51\(29),
      O => \max_zone_color2[6]_i_536_n_0\
    );
\max_zone_color2[6]_i_537\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(29),
      I1 => \zone_count_color2_reg[58]_57\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[57]_56\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[56]_55\(29),
      O => \max_zone_color2[6]_i_537_n_0\
    );
\max_zone_color2[6]_i_538\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(29),
      I1 => \zone_count_color2_reg[62]_61\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[61]_60\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[60]_59\(29),
      O => \max_zone_color2[6]_i_538_n_0\
    );
\max_zone_color2[6]_i_539\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(29),
      I1 => \zone_count_color2_reg[34]_33\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[33]_32\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[32]_31\(29),
      O => \max_zone_color2[6]_i_539_n_0\
    );
\max_zone_color2[6]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_130_n_0\,
      I1 => \max_zone_color2_reg[6]_i_131_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_132_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_133_n_0\,
      O => \max_zone_color2[6]_i_54_n_0\
    );
\max_zone_color2[6]_i_540\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(29),
      I1 => \zone_count_color2_reg[38]_37\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[37]_36\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[36]_35\(29),
      O => \max_zone_color2[6]_i_540_n_0\
    );
\max_zone_color2[6]_i_541\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(29),
      I1 => \zone_count_color2_reg[42]_41\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[41]_40\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[40]_39\(29),
      O => \max_zone_color2[6]_i_541_n_0\
    );
\max_zone_color2[6]_i_542\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(29),
      I1 => \zone_count_color2_reg[46]_45\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[45]_44\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[44]_43\(29),
      O => \max_zone_color2[6]_i_542_n_0\
    );
\max_zone_color2[6]_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(29),
      I1 => \zone_count_color2_reg[18]_17\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[17]_16\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[16]_15\(29),
      O => \max_zone_color2[6]_i_543_n_0\
    );
\max_zone_color2[6]_i_544\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(29),
      I1 => \zone_count_color2_reg[22]_21\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[21]_20\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[20]_19\(29),
      O => \max_zone_color2[6]_i_544_n_0\
    );
\max_zone_color2[6]_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(29),
      I1 => \zone_count_color2_reg[26]_25\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[25]_24\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[24]_23\(29),
      O => \max_zone_color2[6]_i_545_n_0\
    );
\max_zone_color2[6]_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(29),
      I1 => \zone_count_color2_reg[30]_29\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[29]_28\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[28]_27\(29),
      O => \max_zone_color2[6]_i_546_n_0\
    );
\max_zone_color2[6]_i_547\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(29),
      I1 => \zone_count_color2_reg[2]_1\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[1]_0\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[0]_79\(29),
      O => \max_zone_color2[6]_i_547_n_0\
    );
\max_zone_color2[6]_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(29),
      I1 => \zone_count_color2_reg[6]_5\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[5]_4\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[4]_3\(29),
      O => \max_zone_color2[6]_i_548_n_0\
    );
\max_zone_color2[6]_i_549\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(29),
      I1 => \zone_count_color2_reg[10]_9\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[9]_8\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[8]_7\(29),
      O => \max_zone_color2[6]_i_549_n_0\
    );
\max_zone_color2[6]_i_550\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(29),
      I1 => \zone_count_color2_reg[14]_13\(29),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[13]_12\(29),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[12]_11\(29),
      O => \max_zone_color2[6]_i_550_n_0\
    );
\max_zone_color2[6]_i_551\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(26),
      I1 => \zone_count_color2_reg[50]_49\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[49]_48\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[48]_47\(26),
      O => \max_zone_color2[6]_i_551_n_0\
    );
\max_zone_color2[6]_i_552\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(26),
      I1 => \zone_count_color2_reg[54]_53\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[53]_52\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[52]_51\(26),
      O => \max_zone_color2[6]_i_552_n_0\
    );
\max_zone_color2[6]_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(26),
      I1 => \zone_count_color2_reg[58]_57\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[57]_56\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[56]_55\(26),
      O => \max_zone_color2[6]_i_553_n_0\
    );
\max_zone_color2[6]_i_554\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(26),
      I1 => \zone_count_color2_reg[62]_61\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[61]_60\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[60]_59\(26),
      O => \max_zone_color2[6]_i_554_n_0\
    );
\max_zone_color2[6]_i_555\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(26),
      I1 => \zone_count_color2_reg[34]_33\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[33]_32\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[32]_31\(26),
      O => \max_zone_color2[6]_i_555_n_0\
    );
\max_zone_color2[6]_i_556\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(26),
      I1 => \zone_count_color2_reg[38]_37\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[37]_36\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[36]_35\(26),
      O => \max_zone_color2[6]_i_556_n_0\
    );
\max_zone_color2[6]_i_557\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(26),
      I1 => \zone_count_color2_reg[42]_41\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[41]_40\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[40]_39\(26),
      O => \max_zone_color2[6]_i_557_n_0\
    );
\max_zone_color2[6]_i_558\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(26),
      I1 => \zone_count_color2_reg[46]_45\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[45]_44\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[44]_43\(26),
      O => \max_zone_color2[6]_i_558_n_0\
    );
\max_zone_color2[6]_i_559\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(26),
      I1 => \zone_count_color2_reg[18]_17\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[17]_16\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[16]_15\(26),
      O => \max_zone_color2[6]_i_559_n_0\
    );
\max_zone_color2[6]_i_560\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(26),
      I1 => \zone_count_color2_reg[22]_21\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[21]_20\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[20]_19\(26),
      O => \max_zone_color2[6]_i_560_n_0\
    );
\max_zone_color2[6]_i_561\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(26),
      I1 => \zone_count_color2_reg[26]_25\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[25]_24\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[24]_23\(26),
      O => \max_zone_color2[6]_i_561_n_0\
    );
\max_zone_color2[6]_i_562\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(26),
      I1 => \zone_count_color2_reg[30]_29\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[29]_28\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[28]_27\(26),
      O => \max_zone_color2[6]_i_562_n_0\
    );
\max_zone_color2[6]_i_563\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(26),
      I1 => \zone_count_color2_reg[2]_1\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[1]_0\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[0]_79\(26),
      O => \max_zone_color2[6]_i_563_n_0\
    );
\max_zone_color2[6]_i_564\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(26),
      I1 => \zone_count_color2_reg[6]_5\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[5]_4\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[4]_3\(26),
      O => \max_zone_color2[6]_i_564_n_0\
    );
\max_zone_color2[6]_i_565\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(26),
      I1 => \zone_count_color2_reg[10]_9\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[9]_8\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[8]_7\(26),
      O => \max_zone_color2[6]_i_565_n_0\
    );
\max_zone_color2[6]_i_566\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(26),
      I1 => \zone_count_color2_reg[14]_13\(26),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[13]_12\(26),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[12]_11\(26),
      O => \max_zone_color2[6]_i_566_n_0\
    );
\max_zone_color2[6]_i_567\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(27),
      I1 => \zone_count_color2_reg[50]_49\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[49]_48\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[48]_47\(27),
      O => \max_zone_color2[6]_i_567_n_0\
    );
\max_zone_color2[6]_i_568\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(27),
      I1 => \zone_count_color2_reg[54]_53\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[53]_52\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[52]_51\(27),
      O => \max_zone_color2[6]_i_568_n_0\
    );
\max_zone_color2[6]_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(27),
      I1 => \zone_count_color2_reg[58]_57\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[57]_56\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[56]_55\(27),
      O => \max_zone_color2[6]_i_569_n_0\
    );
\max_zone_color2[6]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_138_n_0\,
      I1 => \max_zone_color2_reg[6]_i_139_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_140_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_141_n_0\,
      O => \max_zone_color2[6]_i_57_n_0\
    );
\max_zone_color2[6]_i_570\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(27),
      I1 => \zone_count_color2_reg[62]_61\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[61]_60\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[60]_59\(27),
      O => \max_zone_color2[6]_i_570_n_0\
    );
\max_zone_color2[6]_i_571\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(27),
      I1 => \zone_count_color2_reg[34]_33\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[33]_32\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[32]_31\(27),
      O => \max_zone_color2[6]_i_571_n_0\
    );
\max_zone_color2[6]_i_572\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(27),
      I1 => \zone_count_color2_reg[38]_37\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[37]_36\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[36]_35\(27),
      O => \max_zone_color2[6]_i_572_n_0\
    );
\max_zone_color2[6]_i_573\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(27),
      I1 => \zone_count_color2_reg[42]_41\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[41]_40\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[40]_39\(27),
      O => \max_zone_color2[6]_i_573_n_0\
    );
\max_zone_color2[6]_i_574\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(27),
      I1 => \zone_count_color2_reg[46]_45\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[45]_44\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[44]_43\(27),
      O => \max_zone_color2[6]_i_574_n_0\
    );
\max_zone_color2[6]_i_575\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(27),
      I1 => \zone_count_color2_reg[18]_17\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[17]_16\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[16]_15\(27),
      O => \max_zone_color2[6]_i_575_n_0\
    );
\max_zone_color2[6]_i_576\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(27),
      I1 => \zone_count_color2_reg[22]_21\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[21]_20\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[20]_19\(27),
      O => \max_zone_color2[6]_i_576_n_0\
    );
\max_zone_color2[6]_i_577\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(27),
      I1 => \zone_count_color2_reg[26]_25\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[25]_24\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[24]_23\(27),
      O => \max_zone_color2[6]_i_577_n_0\
    );
\max_zone_color2[6]_i_578\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(27),
      I1 => \zone_count_color2_reg[30]_29\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[29]_28\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[28]_27\(27),
      O => \max_zone_color2[6]_i_578_n_0\
    );
\max_zone_color2[6]_i_579\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(27),
      I1 => \zone_count_color2_reg[2]_1\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[1]_0\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[0]_79\(27),
      O => \max_zone_color2[6]_i_579_n_0\
    );
\max_zone_color2[6]_i_580\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(27),
      I1 => \zone_count_color2_reg[6]_5\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[5]_4\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[4]_3\(27),
      O => \max_zone_color2[6]_i_580_n_0\
    );
\max_zone_color2[6]_i_581\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(27),
      I1 => \zone_count_color2_reg[10]_9\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[9]_8\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[8]_7\(27),
      O => \max_zone_color2[6]_i_581_n_0\
    );
\max_zone_color2[6]_i_582\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(27),
      I1 => \zone_count_color2_reg[14]_13\(27),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[13]_12\(27),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[12]_11\(27),
      O => \max_zone_color2[6]_i_582_n_0\
    );
\max_zone_color2[6]_i_583\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(24),
      I1 => \zone_count_color2_reg[50]_49\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[49]_48\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[48]_47\(24),
      O => \max_zone_color2[6]_i_583_n_0\
    );
\max_zone_color2[6]_i_584\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(24),
      I1 => \zone_count_color2_reg[54]_53\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[53]_52\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[52]_51\(24),
      O => \max_zone_color2[6]_i_584_n_0\
    );
\max_zone_color2[6]_i_585\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(24),
      I1 => \zone_count_color2_reg[58]_57\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[57]_56\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[56]_55\(24),
      O => \max_zone_color2[6]_i_585_n_0\
    );
\max_zone_color2[6]_i_586\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(24),
      I1 => \zone_count_color2_reg[62]_61\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[61]_60\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[60]_59\(24),
      O => \max_zone_color2[6]_i_586_n_0\
    );
\max_zone_color2[6]_i_587\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(24),
      I1 => \zone_count_color2_reg[34]_33\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[33]_32\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[32]_31\(24),
      O => \max_zone_color2[6]_i_587_n_0\
    );
\max_zone_color2[6]_i_588\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(24),
      I1 => \zone_count_color2_reg[38]_37\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[37]_36\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[36]_35\(24),
      O => \max_zone_color2[6]_i_588_n_0\
    );
\max_zone_color2[6]_i_589\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(24),
      I1 => \zone_count_color2_reg[42]_41\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[41]_40\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[40]_39\(24),
      O => \max_zone_color2[6]_i_589_n_0\
    );
\max_zone_color2[6]_i_590\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(24),
      I1 => \zone_count_color2_reg[46]_45\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[45]_44\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[44]_43\(24),
      O => \max_zone_color2[6]_i_590_n_0\
    );
\max_zone_color2[6]_i_591\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(24),
      I1 => \zone_count_color2_reg[18]_17\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[17]_16\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[16]_15\(24),
      O => \max_zone_color2[6]_i_591_n_0\
    );
\max_zone_color2[6]_i_592\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(24),
      I1 => \zone_count_color2_reg[22]_21\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[21]_20\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[20]_19\(24),
      O => \max_zone_color2[6]_i_592_n_0\
    );
\max_zone_color2[6]_i_593\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(24),
      I1 => \zone_count_color2_reg[26]_25\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[25]_24\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[24]_23\(24),
      O => \max_zone_color2[6]_i_593_n_0\
    );
\max_zone_color2[6]_i_594\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(24),
      I1 => \zone_count_color2_reg[30]_29\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[29]_28\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[28]_27\(24),
      O => \max_zone_color2[6]_i_594_n_0\
    );
\max_zone_color2[6]_i_595\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(24),
      I1 => \zone_count_color2_reg[2]_1\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[1]_0\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[0]_79\(24),
      O => \max_zone_color2[6]_i_595_n_0\
    );
\max_zone_color2[6]_i_596\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(24),
      I1 => \zone_count_color2_reg[6]_5\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[5]_4\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[4]_3\(24),
      O => \max_zone_color2[6]_i_596_n_0\
    );
\max_zone_color2[6]_i_597\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(24),
      I1 => \zone_count_color2_reg[10]_9\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[9]_8\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[8]_7\(24),
      O => \max_zone_color2[6]_i_597_n_0\
    );
\max_zone_color2[6]_i_598\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(24),
      I1 => \zone_count_color2_reg[14]_13\(24),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[13]_12\(24),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[12]_11\(24),
      O => \max_zone_color2[6]_i_598_n_0\
    );
\max_zone_color2[6]_i_599\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(25),
      I1 => \zone_count_color2_reg[50]_49\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[49]_48\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[48]_47\(25),
      O => \max_zone_color2[6]_i_599_n_0\
    );
\max_zone_color2[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color21(26),
      I1 => \max_zone_color2[6]_i_25_n_0\,
      I2 => \max_zone_color2[6]_i_26_n_0\,
      I3 => max_zone_color21(27),
      O => \max_zone_color2[6]_i_6_n_0\
    );
\max_zone_color2[6]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_146_n_0\,
      I1 => \max_zone_color2_reg[6]_i_147_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_148_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_149_n_0\,
      O => \max_zone_color2[6]_i_60_n_0\
    );
\max_zone_color2[6]_i_600\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(25),
      I1 => \zone_count_color2_reg[54]_53\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[53]_52\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[52]_51\(25),
      O => \max_zone_color2[6]_i_600_n_0\
    );
\max_zone_color2[6]_i_601\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(25),
      I1 => \zone_count_color2_reg[58]_57\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[57]_56\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[56]_55\(25),
      O => \max_zone_color2[6]_i_601_n_0\
    );
\max_zone_color2[6]_i_602\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(25),
      I1 => \zone_count_color2_reg[62]_61\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[61]_60\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[60]_59\(25),
      O => \max_zone_color2[6]_i_602_n_0\
    );
\max_zone_color2[6]_i_603\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(25),
      I1 => \zone_count_color2_reg[34]_33\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[33]_32\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[32]_31\(25),
      O => \max_zone_color2[6]_i_603_n_0\
    );
\max_zone_color2[6]_i_604\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(25),
      I1 => \zone_count_color2_reg[38]_37\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[37]_36\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[36]_35\(25),
      O => \max_zone_color2[6]_i_604_n_0\
    );
\max_zone_color2[6]_i_605\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(25),
      I1 => \zone_count_color2_reg[42]_41\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[41]_40\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[40]_39\(25),
      O => \max_zone_color2[6]_i_605_n_0\
    );
\max_zone_color2[6]_i_606\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(25),
      I1 => \zone_count_color2_reg[46]_45\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[45]_44\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[44]_43\(25),
      O => \max_zone_color2[6]_i_606_n_0\
    );
\max_zone_color2[6]_i_607\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(25),
      I1 => \zone_count_color2_reg[18]_17\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[17]_16\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[16]_15\(25),
      O => \max_zone_color2[6]_i_607_n_0\
    );
\max_zone_color2[6]_i_608\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(25),
      I1 => \zone_count_color2_reg[22]_21\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[21]_20\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[20]_19\(25),
      O => \max_zone_color2[6]_i_608_n_0\
    );
\max_zone_color2[6]_i_609\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(25),
      I1 => \zone_count_color2_reg[26]_25\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[25]_24\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[24]_23\(25),
      O => \max_zone_color2[6]_i_609_n_0\
    );
\max_zone_color2[6]_i_610\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(25),
      I1 => \zone_count_color2_reg[30]_29\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[29]_28\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[28]_27\(25),
      O => \max_zone_color2[6]_i_610_n_0\
    );
\max_zone_color2[6]_i_611\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(25),
      I1 => \zone_count_color2_reg[2]_1\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[1]_0\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[0]_79\(25),
      O => \max_zone_color2[6]_i_611_n_0\
    );
\max_zone_color2[6]_i_612\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(25),
      I1 => \zone_count_color2_reg[6]_5\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[5]_4\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[4]_3\(25),
      O => \max_zone_color2[6]_i_612_n_0\
    );
\max_zone_color2[6]_i_613\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(25),
      I1 => \zone_count_color2_reg[10]_9\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[9]_8\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[8]_7\(25),
      O => \max_zone_color2[6]_i_613_n_0\
    );
\max_zone_color2[6]_i_614\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(25),
      I1 => \zone_count_color2_reg[14]_13\(25),
      I2 => \max_zone_color2_reg_n_0_[1]\,
      I3 => \zone_count_color2_reg[13]_12\(25),
      I4 => \max_zone_color2_reg_n_0_[0]\,
      I5 => \zone_count_color2_reg[12]_11\(25),
      O => \max_zone_color2[6]_i_614_n_0\
    );
\max_zone_color2[6]_i_615\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(6),
      I1 => \zone_count_color2_reg[74]_73\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(6),
      O => \max_zone_color2[6]_i_615_n_0\
    );
\max_zone_color2[6]_i_616\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(6),
      I1 => \zone_count_color2_reg[78]_77\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(6),
      O => \max_zone_color2[6]_i_616_n_0\
    );
\max_zone_color2[6]_i_617\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(6),
      I1 => \zone_count_color2_reg[66]_65\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(6),
      O => \max_zone_color2[6]_i_617_n_0\
    );
\max_zone_color2[6]_i_618\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(6),
      I1 => \zone_count_color2_reg[70]_69\(6),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(6),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(6),
      O => \max_zone_color2[6]_i_618_n_0\
    );
\max_zone_color2[6]_i_623\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(7),
      I1 => \zone_count_color2_reg[74]_73\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(7),
      O => \max_zone_color2[6]_i_623_n_0\
    );
\max_zone_color2[6]_i_624\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(7),
      I1 => \zone_count_color2_reg[78]_77\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(7),
      O => \max_zone_color2[6]_i_624_n_0\
    );
\max_zone_color2[6]_i_625\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(7),
      I1 => \zone_count_color2_reg[66]_65\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(7),
      O => \max_zone_color2[6]_i_625_n_0\
    );
\max_zone_color2[6]_i_626\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(7),
      I1 => \zone_count_color2_reg[70]_69\(7),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(7),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(7),
      O => \max_zone_color2[6]_i_626_n_0\
    );
\max_zone_color2[6]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_154_n_0\,
      I1 => \max_zone_color2_reg[6]_i_155_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_156_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_157_n_0\,
      O => \max_zone_color2[6]_i_63_n_0\
    );
\max_zone_color2[6]_i_631\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(4),
      I1 => \zone_count_color2_reg[74]_73\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(4),
      O => \max_zone_color2[6]_i_631_n_0\
    );
\max_zone_color2[6]_i_632\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(4),
      I1 => \zone_count_color2_reg[78]_77\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(4),
      O => \max_zone_color2[6]_i_632_n_0\
    );
\max_zone_color2[6]_i_633\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(4),
      I1 => \zone_count_color2_reg[66]_65\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(4),
      O => \max_zone_color2[6]_i_633_n_0\
    );
\max_zone_color2[6]_i_634\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(4),
      I1 => \zone_count_color2_reg[70]_69\(4),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(4),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(4),
      O => \max_zone_color2[6]_i_634_n_0\
    );
\max_zone_color2[6]_i_639\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(5),
      I1 => \zone_count_color2_reg[74]_73\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(5),
      O => \max_zone_color2[6]_i_639_n_0\
    );
\max_zone_color2[6]_i_640\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(5),
      I1 => \zone_count_color2_reg[78]_77\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(5),
      O => \max_zone_color2[6]_i_640_n_0\
    );
\max_zone_color2[6]_i_641\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(5),
      I1 => \zone_count_color2_reg[66]_65\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(5),
      O => \max_zone_color2[6]_i_641_n_0\
    );
\max_zone_color2[6]_i_642\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(5),
      I1 => \zone_count_color2_reg[70]_69\(5),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(5),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(5),
      O => \max_zone_color2[6]_i_642_n_0\
    );
\max_zone_color2[6]_i_647\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(2),
      I1 => \zone_count_color2_reg[74]_73\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(2),
      O => \max_zone_color2[6]_i_647_n_0\
    );
\max_zone_color2[6]_i_648\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(2),
      I1 => \zone_count_color2_reg[78]_77\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(2),
      O => \max_zone_color2[6]_i_648_n_0\
    );
\max_zone_color2[6]_i_649\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(2),
      I1 => \zone_count_color2_reg[66]_65\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(2),
      O => \max_zone_color2[6]_i_649_n_0\
    );
\max_zone_color2[6]_i_650\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(2),
      I1 => \zone_count_color2_reg[70]_69\(2),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(2),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(2),
      O => \max_zone_color2[6]_i_650_n_0\
    );
\max_zone_color2[6]_i_655\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(3),
      I1 => \zone_count_color2_reg[74]_73\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(3),
      O => \max_zone_color2[6]_i_655_n_0\
    );
\max_zone_color2[6]_i_656\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(3),
      I1 => \zone_count_color2_reg[78]_77\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(3),
      O => \max_zone_color2[6]_i_656_n_0\
    );
\max_zone_color2[6]_i_657\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(3),
      I1 => \zone_count_color2_reg[66]_65\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(3),
      O => \max_zone_color2[6]_i_657_n_0\
    );
\max_zone_color2[6]_i_658\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(3),
      I1 => \zone_count_color2_reg[70]_69\(3),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(3),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(3),
      O => \max_zone_color2[6]_i_658_n_0\
    );
\max_zone_color2[6]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_162_n_0\,
      I1 => \max_zone_color2_reg[6]_i_163_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_164_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_165_n_0\,
      O => \max_zone_color2[6]_i_66_n_0\
    );
\max_zone_color2[6]_i_663\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(0),
      I1 => \zone_count_color2_reg[74]_73\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(0),
      O => \max_zone_color2[6]_i_663_n_0\
    );
\max_zone_color2[6]_i_664\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(0),
      I1 => \zone_count_color2_reg[78]_77\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(0),
      O => \max_zone_color2[6]_i_664_n_0\
    );
\max_zone_color2[6]_i_665\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(0),
      I1 => \zone_count_color2_reg[66]_65\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(0),
      O => \max_zone_color2[6]_i_665_n_0\
    );
\max_zone_color2[6]_i_666\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(0),
      I1 => \zone_count_color2_reg[70]_69\(0),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(0),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(0),
      O => \max_zone_color2[6]_i_666_n_0\
    );
\max_zone_color2[6]_i_671\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(1),
      I1 => \zone_count_color2_reg[74]_73\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[73]_72\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[72]_71\(1),
      O => \max_zone_color2[6]_i_671_n_0\
    );
\max_zone_color2[6]_i_672\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(1),
      I1 => \zone_count_color2_reg[78]_77\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[77]_76\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[76]_75\(1),
      O => \max_zone_color2[6]_i_672_n_0\
    );
\max_zone_color2[6]_i_673\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(1),
      I1 => \zone_count_color2_reg[66]_65\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[65]_64\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[64]_63\(1),
      O => \max_zone_color2[6]_i_673_n_0\
    );
\max_zone_color2[6]_i_674\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(1),
      I1 => \zone_count_color2_reg[70]_69\(1),
      I2 => \max_zone_color2_reg[1]_rep__1_n_0\,
      I3 => \zone_count_color2_reg[69]_68\(1),
      I4 => \max_zone_color2_reg[0]_rep__1_n_0\,
      I5 => \zone_count_color2_reg[68]_67\(1),
      O => \max_zone_color2[6]_i_674_n_0\
    );
\max_zone_color2[6]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_170_n_0\,
      I1 => \max_zone_color2_reg[6]_i_171_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_172_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_173_n_0\,
      O => \max_zone_color2[6]_i_69_n_0\
    );
\max_zone_color2[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color21(24),
      I1 => \max_zone_color2[6]_i_27_n_0\,
      I2 => \max_zone_color2[6]_i_28_n_0\,
      I3 => max_zone_color21(25),
      O => \max_zone_color2[6]_i_7_n_0\
    );
\max_zone_color2[6]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color21(6),
      I1 => \max_zone_color2[6]_i_174_n_0\,
      I2 => \max_zone_color2[6]_i_175_n_0\,
      I3 => max_zone_color21(7),
      O => \max_zone_color2[6]_i_70_n_0\
    );
\max_zone_color2[6]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color21(4),
      I1 => \max_zone_color2[6]_i_176_n_0\,
      I2 => \max_zone_color2[6]_i_177_n_0\,
      I3 => max_zone_color21(5),
      O => \max_zone_color2[6]_i_71_n_0\
    );
\max_zone_color2[6]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => max_zone_color21(2),
      I1 => \max_zone_color2[6]_i_178_n_0\,
      I2 => \max_zone_color2[6]_i_179_n_0\,
      I3 => max_zone_color21(3),
      O => \max_zone_color2[6]_i_72_n_0\
    );
\max_zone_color2[6]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0151FFFF00000151"
    )
        port map (
      I0 => \max_zone_color2[6]_i_180_n_0\,
      I1 => \zone_count_color2_reg[1][0]_i_2_n_0\,
      I2 => zone_id(5),
      I3 => \max_zone_color2_reg[6]_i_181_n_0\,
      I4 => \max_zone_color2[6]_i_182_n_0\,
      I5 => max_zone_color21(1),
      O => \max_zone_color2[6]_i_73_n_0\
    );
\max_zone_color2[6]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color2[6]_i_175_n_0\,
      I1 => max_zone_color21(7),
      I2 => max_zone_color21(6),
      I3 => \max_zone_color2[6]_i_174_n_0\,
      O => \max_zone_color2[6]_i_74_n_0\
    );
\max_zone_color2[6]_i_743\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(22),
      I1 => \zone_count_color2_reg[50]_49\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(22),
      O => \max_zone_color2[6]_i_743_n_0\
    );
\max_zone_color2[6]_i_744\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(22),
      I1 => \zone_count_color2_reg[54]_53\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(22),
      O => \max_zone_color2[6]_i_744_n_0\
    );
\max_zone_color2[6]_i_745\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(22),
      I1 => \zone_count_color2_reg[58]_57\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(22),
      O => \max_zone_color2[6]_i_745_n_0\
    );
\max_zone_color2[6]_i_746\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(22),
      I1 => \zone_count_color2_reg[62]_61\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(22),
      O => \max_zone_color2[6]_i_746_n_0\
    );
\max_zone_color2[6]_i_747\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(22),
      I1 => \zone_count_color2_reg[34]_33\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(22),
      O => \max_zone_color2[6]_i_747_n_0\
    );
\max_zone_color2[6]_i_748\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(22),
      I1 => \zone_count_color2_reg[38]_37\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(22),
      O => \max_zone_color2[6]_i_748_n_0\
    );
\max_zone_color2[6]_i_749\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(22),
      I1 => \zone_count_color2_reg[42]_41\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(22),
      O => \max_zone_color2[6]_i_749_n_0\
    );
\max_zone_color2[6]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color2[6]_i_177_n_0\,
      I1 => max_zone_color21(5),
      I2 => max_zone_color21(4),
      I3 => \max_zone_color2[6]_i_176_n_0\,
      O => \max_zone_color2[6]_i_75_n_0\
    );
\max_zone_color2[6]_i_750\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(22),
      I1 => \zone_count_color2_reg[46]_45\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(22),
      O => \max_zone_color2[6]_i_750_n_0\
    );
\max_zone_color2[6]_i_751\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(22),
      I1 => \zone_count_color2_reg[18]_17\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(22),
      O => \max_zone_color2[6]_i_751_n_0\
    );
\max_zone_color2[6]_i_752\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(22),
      I1 => \zone_count_color2_reg[22]_21\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(22),
      O => \max_zone_color2[6]_i_752_n_0\
    );
\max_zone_color2[6]_i_753\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(22),
      I1 => \zone_count_color2_reg[26]_25\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(22),
      O => \max_zone_color2[6]_i_753_n_0\
    );
\max_zone_color2[6]_i_754\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(22),
      I1 => \zone_count_color2_reg[30]_29\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(22),
      O => \max_zone_color2[6]_i_754_n_0\
    );
\max_zone_color2[6]_i_755\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(22),
      I1 => \zone_count_color2_reg[2]_1\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(22),
      O => \max_zone_color2[6]_i_755_n_0\
    );
\max_zone_color2[6]_i_756\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(22),
      I1 => \zone_count_color2_reg[6]_5\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(22),
      O => \max_zone_color2[6]_i_756_n_0\
    );
\max_zone_color2[6]_i_757\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(22),
      I1 => \zone_count_color2_reg[10]_9\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(22),
      O => \max_zone_color2[6]_i_757_n_0\
    );
\max_zone_color2[6]_i_758\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(22),
      I1 => \zone_count_color2_reg[14]_13\(22),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(22),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(22),
      O => \max_zone_color2[6]_i_758_n_0\
    );
\max_zone_color2[6]_i_759\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(23),
      I1 => \zone_count_color2_reg[50]_49\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(23),
      O => \max_zone_color2[6]_i_759_n_0\
    );
\max_zone_color2[6]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color2[6]_i_179_n_0\,
      I1 => max_zone_color21(3),
      I2 => max_zone_color21(2),
      I3 => \max_zone_color2[6]_i_178_n_0\,
      O => \max_zone_color2[6]_i_76_n_0\
    );
\max_zone_color2[6]_i_760\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(23),
      I1 => \zone_count_color2_reg[54]_53\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(23),
      O => \max_zone_color2[6]_i_760_n_0\
    );
\max_zone_color2[6]_i_761\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(23),
      I1 => \zone_count_color2_reg[58]_57\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(23),
      O => \max_zone_color2[6]_i_761_n_0\
    );
\max_zone_color2[6]_i_762\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(23),
      I1 => \zone_count_color2_reg[62]_61\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(23),
      O => \max_zone_color2[6]_i_762_n_0\
    );
\max_zone_color2[6]_i_763\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(23),
      I1 => \zone_count_color2_reg[34]_33\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(23),
      O => \max_zone_color2[6]_i_763_n_0\
    );
\max_zone_color2[6]_i_764\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(23),
      I1 => \zone_count_color2_reg[38]_37\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(23),
      O => \max_zone_color2[6]_i_764_n_0\
    );
\max_zone_color2[6]_i_765\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(23),
      I1 => \zone_count_color2_reg[42]_41\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(23),
      O => \max_zone_color2[6]_i_765_n_0\
    );
\max_zone_color2[6]_i_766\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(23),
      I1 => \zone_count_color2_reg[46]_45\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(23),
      O => \max_zone_color2[6]_i_766_n_0\
    );
\max_zone_color2[6]_i_767\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(23),
      I1 => \zone_count_color2_reg[18]_17\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(23),
      O => \max_zone_color2[6]_i_767_n_0\
    );
\max_zone_color2[6]_i_768\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(23),
      I1 => \zone_count_color2_reg[22]_21\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(23),
      O => \max_zone_color2[6]_i_768_n_0\
    );
\max_zone_color2[6]_i_769\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(23),
      I1 => \zone_count_color2_reg[26]_25\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(23),
      O => \max_zone_color2[6]_i_769_n_0\
    );
\max_zone_color2[6]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900099990999000"
    )
        port map (
      I0 => \max_zone_color2[6]_i_182_n_0\,
      I1 => max_zone_color21(1),
      I2 => \max_zone_color2_reg[6]_i_181_n_0\,
      I3 => zone_id(5),
      I4 => \zone_count_color2_reg[1][0]_i_2_n_0\,
      I5 => \max_zone_color2[6]_i_180_n_0\,
      O => \max_zone_color2[6]_i_77_n_0\
    );
\max_zone_color2[6]_i_770\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(23),
      I1 => \zone_count_color2_reg[30]_29\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(23),
      O => \max_zone_color2[6]_i_770_n_0\
    );
\max_zone_color2[6]_i_771\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(23),
      I1 => \zone_count_color2_reg[2]_1\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(23),
      O => \max_zone_color2[6]_i_771_n_0\
    );
\max_zone_color2[6]_i_772\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(23),
      I1 => \zone_count_color2_reg[6]_5\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(23),
      O => \max_zone_color2[6]_i_772_n_0\
    );
\max_zone_color2[6]_i_773\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(23),
      I1 => \zone_count_color2_reg[10]_9\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(23),
      O => \max_zone_color2[6]_i_773_n_0\
    );
\max_zone_color2[6]_i_774\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(23),
      I1 => \zone_count_color2_reg[14]_13\(23),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(23),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(23),
      O => \max_zone_color2[6]_i_774_n_0\
    );
\max_zone_color2[6]_i_775\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(20),
      I1 => \zone_count_color2_reg[50]_49\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(20),
      O => \max_zone_color2[6]_i_775_n_0\
    );
\max_zone_color2[6]_i_776\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(20),
      I1 => \zone_count_color2_reg[54]_53\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(20),
      O => \max_zone_color2[6]_i_776_n_0\
    );
\max_zone_color2[6]_i_777\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(20),
      I1 => \zone_count_color2_reg[58]_57\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(20),
      O => \max_zone_color2[6]_i_777_n_0\
    );
\max_zone_color2[6]_i_778\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(20),
      I1 => \zone_count_color2_reg[62]_61\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(20),
      O => \max_zone_color2[6]_i_778_n_0\
    );
\max_zone_color2[6]_i_779\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(20),
      I1 => \zone_count_color2_reg[34]_33\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(20),
      O => \max_zone_color2[6]_i_779_n_0\
    );
\max_zone_color2[6]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_183_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_184_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_185_n_0\,
      O => \max_zone_color2[6]_i_78_n_0\
    );
\max_zone_color2[6]_i_780\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(20),
      I1 => \zone_count_color2_reg[38]_37\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(20),
      O => \max_zone_color2[6]_i_780_n_0\
    );
\max_zone_color2[6]_i_781\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(20),
      I1 => \zone_count_color2_reg[42]_41\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(20),
      O => \max_zone_color2[6]_i_781_n_0\
    );
\max_zone_color2[6]_i_782\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(20),
      I1 => \zone_count_color2_reg[46]_45\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(20),
      O => \max_zone_color2[6]_i_782_n_0\
    );
\max_zone_color2[6]_i_783\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(20),
      I1 => \zone_count_color2_reg[18]_17\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(20),
      O => \max_zone_color2[6]_i_783_n_0\
    );
\max_zone_color2[6]_i_784\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(20),
      I1 => \zone_count_color2_reg[22]_21\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(20),
      O => \max_zone_color2[6]_i_784_n_0\
    );
\max_zone_color2[6]_i_785\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(20),
      I1 => \zone_count_color2_reg[26]_25\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(20),
      O => \max_zone_color2[6]_i_785_n_0\
    );
\max_zone_color2[6]_i_786\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(20),
      I1 => \zone_count_color2_reg[30]_29\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(20),
      O => \max_zone_color2[6]_i_786_n_0\
    );
\max_zone_color2[6]_i_787\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(20),
      I1 => \zone_count_color2_reg[2]_1\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(20),
      O => \max_zone_color2[6]_i_787_n_0\
    );
\max_zone_color2[6]_i_788\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(20),
      I1 => \zone_count_color2_reg[6]_5\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(20),
      O => \max_zone_color2[6]_i_788_n_0\
    );
\max_zone_color2[6]_i_789\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(20),
      I1 => \zone_count_color2_reg[10]_9\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(20),
      O => \max_zone_color2[6]_i_789_n_0\
    );
\max_zone_color2[6]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_186_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_187_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_188_n_0\,
      O => \max_zone_color2[6]_i_79_n_0\
    );
\max_zone_color2[6]_i_790\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(20),
      I1 => \zone_count_color2_reg[14]_13\(20),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(20),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(20),
      O => \max_zone_color2[6]_i_790_n_0\
    );
\max_zone_color2[6]_i_791\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(21),
      I1 => \zone_count_color2_reg[50]_49\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(21),
      O => \max_zone_color2[6]_i_791_n_0\
    );
\max_zone_color2[6]_i_792\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(21),
      I1 => \zone_count_color2_reg[54]_53\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(21),
      O => \max_zone_color2[6]_i_792_n_0\
    );
\max_zone_color2[6]_i_793\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(21),
      I1 => \zone_count_color2_reg[58]_57\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(21),
      O => \max_zone_color2[6]_i_793_n_0\
    );
\max_zone_color2[6]_i_794\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(21),
      I1 => \zone_count_color2_reg[62]_61\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(21),
      O => \max_zone_color2[6]_i_794_n_0\
    );
\max_zone_color2[6]_i_795\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(21),
      I1 => \zone_count_color2_reg[34]_33\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(21),
      O => \max_zone_color2[6]_i_795_n_0\
    );
\max_zone_color2[6]_i_796\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(21),
      I1 => \zone_count_color2_reg[38]_37\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(21),
      O => \max_zone_color2[6]_i_796_n_0\
    );
\max_zone_color2[6]_i_797\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(21),
      I1 => \zone_count_color2_reg[42]_41\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(21),
      O => \max_zone_color2[6]_i_797_n_0\
    );
\max_zone_color2[6]_i_798\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(21),
      I1 => \zone_count_color2_reg[46]_45\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(21),
      O => \max_zone_color2[6]_i_798_n_0\
    );
\max_zone_color2[6]_i_799\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(21),
      I1 => \zone_count_color2_reg[18]_17\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(21),
      O => \max_zone_color2[6]_i_799_n_0\
    );
\max_zone_color2[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color2[6]_i_22_n_0\,
      I1 => max_zone_color21(31),
      I2 => max_zone_color21(30),
      I3 => \max_zone_color2[6]_i_21_n_0\,
      O => \max_zone_color2[6]_i_8_n_0\
    );
\max_zone_color2[6]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_189_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_190_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_191_n_0\,
      O => \max_zone_color2[6]_i_80_n_0\
    );
\max_zone_color2[6]_i_800\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(21),
      I1 => \zone_count_color2_reg[22]_21\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(21),
      O => \max_zone_color2[6]_i_800_n_0\
    );
\max_zone_color2[6]_i_801\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(21),
      I1 => \zone_count_color2_reg[26]_25\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(21),
      O => \max_zone_color2[6]_i_801_n_0\
    );
\max_zone_color2[6]_i_802\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(21),
      I1 => \zone_count_color2_reg[30]_29\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(21),
      O => \max_zone_color2[6]_i_802_n_0\
    );
\max_zone_color2[6]_i_803\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(21),
      I1 => \zone_count_color2_reg[2]_1\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(21),
      O => \max_zone_color2[6]_i_803_n_0\
    );
\max_zone_color2[6]_i_804\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(21),
      I1 => \zone_count_color2_reg[6]_5\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(21),
      O => \max_zone_color2[6]_i_804_n_0\
    );
\max_zone_color2[6]_i_805\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(21),
      I1 => \zone_count_color2_reg[10]_9\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(21),
      O => \max_zone_color2[6]_i_805_n_0\
    );
\max_zone_color2[6]_i_806\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(21),
      I1 => \zone_count_color2_reg[14]_13\(21),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(21),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(21),
      O => \max_zone_color2[6]_i_806_n_0\
    );
\max_zone_color2[6]_i_807\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(18),
      I1 => \zone_count_color2_reg[50]_49\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(18),
      O => \max_zone_color2[6]_i_807_n_0\
    );
\max_zone_color2[6]_i_808\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(18),
      I1 => \zone_count_color2_reg[54]_53\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(18),
      O => \max_zone_color2[6]_i_808_n_0\
    );
\max_zone_color2[6]_i_809\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(18),
      I1 => \zone_count_color2_reg[58]_57\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(18),
      O => \max_zone_color2[6]_i_809_n_0\
    );
\max_zone_color2[6]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_192_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_193_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_194_n_0\,
      O => \max_zone_color2[6]_i_81_n_0\
    );
\max_zone_color2[6]_i_810\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(18),
      I1 => \zone_count_color2_reg[62]_61\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(18),
      O => \max_zone_color2[6]_i_810_n_0\
    );
\max_zone_color2[6]_i_811\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(18),
      I1 => \zone_count_color2_reg[34]_33\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(18),
      O => \max_zone_color2[6]_i_811_n_0\
    );
\max_zone_color2[6]_i_812\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(18),
      I1 => \zone_count_color2_reg[38]_37\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(18),
      O => \max_zone_color2[6]_i_812_n_0\
    );
\max_zone_color2[6]_i_813\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(18),
      I1 => \zone_count_color2_reg[42]_41\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(18),
      O => \max_zone_color2[6]_i_813_n_0\
    );
\max_zone_color2[6]_i_814\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(18),
      I1 => \zone_count_color2_reg[46]_45\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(18),
      O => \max_zone_color2[6]_i_814_n_0\
    );
\max_zone_color2[6]_i_815\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(18),
      I1 => \zone_count_color2_reg[18]_17\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(18),
      O => \max_zone_color2[6]_i_815_n_0\
    );
\max_zone_color2[6]_i_816\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(18),
      I1 => \zone_count_color2_reg[22]_21\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(18),
      O => \max_zone_color2[6]_i_816_n_0\
    );
\max_zone_color2[6]_i_817\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(18),
      I1 => \zone_count_color2_reg[26]_25\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(18),
      O => \max_zone_color2[6]_i_817_n_0\
    );
\max_zone_color2[6]_i_818\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(18),
      I1 => \zone_count_color2_reg[30]_29\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(18),
      O => \max_zone_color2[6]_i_818_n_0\
    );
\max_zone_color2[6]_i_819\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(18),
      I1 => \zone_count_color2_reg[2]_1\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(18),
      O => \max_zone_color2[6]_i_819_n_0\
    );
\max_zone_color2[6]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_195_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_196_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_197_n_0\,
      O => \max_zone_color2[6]_i_82_n_0\
    );
\max_zone_color2[6]_i_820\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(18),
      I1 => \zone_count_color2_reg[6]_5\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(18),
      O => \max_zone_color2[6]_i_820_n_0\
    );
\max_zone_color2[6]_i_821\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(18),
      I1 => \zone_count_color2_reg[10]_9\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(18),
      O => \max_zone_color2[6]_i_821_n_0\
    );
\max_zone_color2[6]_i_822\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(18),
      I1 => \zone_count_color2_reg[14]_13\(18),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(18),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(18),
      O => \max_zone_color2[6]_i_822_n_0\
    );
\max_zone_color2[6]_i_823\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(19),
      I1 => \zone_count_color2_reg[50]_49\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(19),
      O => \max_zone_color2[6]_i_823_n_0\
    );
\max_zone_color2[6]_i_824\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(19),
      I1 => \zone_count_color2_reg[54]_53\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(19),
      O => \max_zone_color2[6]_i_824_n_0\
    );
\max_zone_color2[6]_i_825\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(19),
      I1 => \zone_count_color2_reg[58]_57\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(19),
      O => \max_zone_color2[6]_i_825_n_0\
    );
\max_zone_color2[6]_i_826\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(19),
      I1 => \zone_count_color2_reg[62]_61\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(19),
      O => \max_zone_color2[6]_i_826_n_0\
    );
\max_zone_color2[6]_i_827\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(19),
      I1 => \zone_count_color2_reg[34]_33\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(19),
      O => \max_zone_color2[6]_i_827_n_0\
    );
\max_zone_color2[6]_i_828\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(19),
      I1 => \zone_count_color2_reg[38]_37\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(19),
      O => \max_zone_color2[6]_i_828_n_0\
    );
\max_zone_color2[6]_i_829\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(19),
      I1 => \zone_count_color2_reg[42]_41\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(19),
      O => \max_zone_color2[6]_i_829_n_0\
    );
\max_zone_color2[6]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_198_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_199_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_200_n_0\,
      O => \max_zone_color2[6]_i_83_n_0\
    );
\max_zone_color2[6]_i_830\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(19),
      I1 => \zone_count_color2_reg[46]_45\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(19),
      O => \max_zone_color2[6]_i_830_n_0\
    );
\max_zone_color2[6]_i_831\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(19),
      I1 => \zone_count_color2_reg[18]_17\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(19),
      O => \max_zone_color2[6]_i_831_n_0\
    );
\max_zone_color2[6]_i_832\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(19),
      I1 => \zone_count_color2_reg[22]_21\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(19),
      O => \max_zone_color2[6]_i_832_n_0\
    );
\max_zone_color2[6]_i_833\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(19),
      I1 => \zone_count_color2_reg[26]_25\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(19),
      O => \max_zone_color2[6]_i_833_n_0\
    );
\max_zone_color2[6]_i_834\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(19),
      I1 => \zone_count_color2_reg[30]_29\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(19),
      O => \max_zone_color2[6]_i_834_n_0\
    );
\max_zone_color2[6]_i_835\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(19),
      I1 => \zone_count_color2_reg[2]_1\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(19),
      O => \max_zone_color2[6]_i_835_n_0\
    );
\max_zone_color2[6]_i_836\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(19),
      I1 => \zone_count_color2_reg[6]_5\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(19),
      O => \max_zone_color2[6]_i_836_n_0\
    );
\max_zone_color2[6]_i_837\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(19),
      I1 => \zone_count_color2_reg[10]_9\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(19),
      O => \max_zone_color2[6]_i_837_n_0\
    );
\max_zone_color2[6]_i_838\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(19),
      I1 => \zone_count_color2_reg[14]_13\(19),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(19),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(19),
      O => \max_zone_color2[6]_i_838_n_0\
    );
\max_zone_color2[6]_i_839\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(16),
      I1 => \zone_count_color2_reg[50]_49\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(16),
      O => \max_zone_color2[6]_i_839_n_0\
    );
\max_zone_color2[6]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_201_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_202_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_203_n_0\,
      O => \max_zone_color2[6]_i_84_n_0\
    );
\max_zone_color2[6]_i_840\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(16),
      I1 => \zone_count_color2_reg[54]_53\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(16),
      O => \max_zone_color2[6]_i_840_n_0\
    );
\max_zone_color2[6]_i_841\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(16),
      I1 => \zone_count_color2_reg[58]_57\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(16),
      O => \max_zone_color2[6]_i_841_n_0\
    );
\max_zone_color2[6]_i_842\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(16),
      I1 => \zone_count_color2_reg[62]_61\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(16),
      O => \max_zone_color2[6]_i_842_n_0\
    );
\max_zone_color2[6]_i_843\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(16),
      I1 => \zone_count_color2_reg[34]_33\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(16),
      O => \max_zone_color2[6]_i_843_n_0\
    );
\max_zone_color2[6]_i_844\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(16),
      I1 => \zone_count_color2_reg[38]_37\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(16),
      O => \max_zone_color2[6]_i_844_n_0\
    );
\max_zone_color2[6]_i_845\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(16),
      I1 => \zone_count_color2_reg[42]_41\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(16),
      O => \max_zone_color2[6]_i_845_n_0\
    );
\max_zone_color2[6]_i_846\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(16),
      I1 => \zone_count_color2_reg[46]_45\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(16),
      O => \max_zone_color2[6]_i_846_n_0\
    );
\max_zone_color2[6]_i_847\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(16),
      I1 => \zone_count_color2_reg[18]_17\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(16),
      O => \max_zone_color2[6]_i_847_n_0\
    );
\max_zone_color2[6]_i_848\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(16),
      I1 => \zone_count_color2_reg[22]_21\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(16),
      O => \max_zone_color2[6]_i_848_n_0\
    );
\max_zone_color2[6]_i_849\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(16),
      I1 => \zone_count_color2_reg[26]_25\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(16),
      O => \max_zone_color2[6]_i_849_n_0\
    );
\max_zone_color2[6]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_204_n_0\,
      I1 => \max_zone_color2_reg_n_0_[3]\,
      I2 => \max_zone_color2_reg[6]_i_205_n_0\,
      I3 => \max_zone_color2_reg_n_0_[6]\,
      I4 => \max_zone_color2[6]_i_206_n_0\,
      O => \max_zone_color2[6]_i_85_n_0\
    );
\max_zone_color2[6]_i_850\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(16),
      I1 => \zone_count_color2_reg[30]_29\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(16),
      O => \max_zone_color2[6]_i_850_n_0\
    );
\max_zone_color2[6]_i_851\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(16),
      I1 => \zone_count_color2_reg[2]_1\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(16),
      O => \max_zone_color2[6]_i_851_n_0\
    );
\max_zone_color2[6]_i_852\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(16),
      I1 => \zone_count_color2_reg[6]_5\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(16),
      O => \max_zone_color2[6]_i_852_n_0\
    );
\max_zone_color2[6]_i_853\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(16),
      I1 => \zone_count_color2_reg[10]_9\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(16),
      O => \max_zone_color2[6]_i_853_n_0\
    );
\max_zone_color2[6]_i_854\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(16),
      I1 => \zone_count_color2_reg[14]_13\(16),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(16),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(16),
      O => \max_zone_color2[6]_i_854_n_0\
    );
\max_zone_color2[6]_i_855\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(17),
      I1 => \zone_count_color2_reg[50]_49\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(17),
      O => \max_zone_color2[6]_i_855_n_0\
    );
\max_zone_color2[6]_i_856\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(17),
      I1 => \zone_count_color2_reg[54]_53\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(17),
      O => \max_zone_color2[6]_i_856_n_0\
    );
\max_zone_color2[6]_i_857\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(17),
      I1 => \zone_count_color2_reg[58]_57\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(17),
      O => \max_zone_color2[6]_i_857_n_0\
    );
\max_zone_color2[6]_i_858\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(17),
      I1 => \zone_count_color2_reg[62]_61\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(17),
      O => \max_zone_color2[6]_i_858_n_0\
    );
\max_zone_color2[6]_i_859\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(17),
      I1 => \zone_count_color2_reg[34]_33\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(17),
      O => \max_zone_color2[6]_i_859_n_0\
    );
\max_zone_color2[6]_i_860\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(17),
      I1 => \zone_count_color2_reg[38]_37\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(17),
      O => \max_zone_color2[6]_i_860_n_0\
    );
\max_zone_color2[6]_i_861\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(17),
      I1 => \zone_count_color2_reg[42]_41\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(17),
      O => \max_zone_color2[6]_i_861_n_0\
    );
\max_zone_color2[6]_i_862\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(17),
      I1 => \zone_count_color2_reg[46]_45\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(17),
      O => \max_zone_color2[6]_i_862_n_0\
    );
\max_zone_color2[6]_i_863\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(17),
      I1 => \zone_count_color2_reg[18]_17\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(17),
      O => \max_zone_color2[6]_i_863_n_0\
    );
\max_zone_color2[6]_i_864\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(17),
      I1 => \zone_count_color2_reg[22]_21\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(17),
      O => \max_zone_color2[6]_i_864_n_0\
    );
\max_zone_color2[6]_i_865\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(17),
      I1 => \zone_count_color2_reg[26]_25\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(17),
      O => \max_zone_color2[6]_i_865_n_0\
    );
\max_zone_color2[6]_i_866\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(17),
      I1 => \zone_count_color2_reg[30]_29\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(17),
      O => \max_zone_color2[6]_i_866_n_0\
    );
\max_zone_color2[6]_i_867\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(17),
      I1 => \zone_count_color2_reg[2]_1\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(17),
      O => \max_zone_color2[6]_i_867_n_0\
    );
\max_zone_color2[6]_i_868\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(17),
      I1 => \zone_count_color2_reg[6]_5\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(17),
      O => \max_zone_color2[6]_i_868_n_0\
    );
\max_zone_color2[6]_i_869\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(17),
      I1 => \zone_count_color2_reg[10]_9\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(17),
      O => \max_zone_color2[6]_i_869_n_0\
    );
\max_zone_color2[6]_i_870\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(17),
      I1 => \zone_count_color2_reg[14]_13\(17),
      I2 => \max_zone_color2_reg[1]_rep_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(17),
      I4 => \max_zone_color2_reg[0]_rep_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(17),
      O => \max_zone_color2[6]_i_870_n_0\
    );
\max_zone_color2[6]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_211_n_0\,
      I1 => \max_zone_color2_reg[6]_i_212_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_213_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_214_n_0\,
      O => \max_zone_color2[6]_i_88_n_0\
    );
\max_zone_color2[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \max_zone_color2[6]_i_24_n_0\,
      I1 => max_zone_color21(29),
      I2 => max_zone_color21(28),
      I3 => \max_zone_color2[6]_i_23_n_0\,
      O => \max_zone_color2[6]_i_9_n_0\
    );
\max_zone_color2[6]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_219_n_0\,
      I1 => \max_zone_color2_reg[6]_i_220_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_221_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_222_n_0\,
      O => \max_zone_color2[6]_i_91_n_0\
    );
\max_zone_color2[6]_i_935\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(14),
      I1 => \zone_count_color2_reg[50]_49\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(14),
      O => \max_zone_color2[6]_i_935_n_0\
    );
\max_zone_color2[6]_i_936\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(14),
      I1 => \zone_count_color2_reg[54]_53\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(14),
      O => \max_zone_color2[6]_i_936_n_0\
    );
\max_zone_color2[6]_i_937\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(14),
      I1 => \zone_count_color2_reg[58]_57\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(14),
      O => \max_zone_color2[6]_i_937_n_0\
    );
\max_zone_color2[6]_i_938\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(14),
      I1 => \zone_count_color2_reg[62]_61\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(14),
      O => \max_zone_color2[6]_i_938_n_0\
    );
\max_zone_color2[6]_i_939\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(14),
      I1 => \zone_count_color2_reg[34]_33\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(14),
      O => \max_zone_color2[6]_i_939_n_0\
    );
\max_zone_color2[6]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_227_n_0\,
      I1 => \max_zone_color2_reg[6]_i_228_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_229_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_230_n_0\,
      O => \max_zone_color2[6]_i_94_n_0\
    );
\max_zone_color2[6]_i_940\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(14),
      I1 => \zone_count_color2_reg[38]_37\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(14),
      O => \max_zone_color2[6]_i_940_n_0\
    );
\max_zone_color2[6]_i_941\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(14),
      I1 => \zone_count_color2_reg[42]_41\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(14),
      O => \max_zone_color2[6]_i_941_n_0\
    );
\max_zone_color2[6]_i_942\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(14),
      I1 => \zone_count_color2_reg[46]_45\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(14),
      O => \max_zone_color2[6]_i_942_n_0\
    );
\max_zone_color2[6]_i_943\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(14),
      I1 => \zone_count_color2_reg[18]_17\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(14),
      O => \max_zone_color2[6]_i_943_n_0\
    );
\max_zone_color2[6]_i_944\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(14),
      I1 => \zone_count_color2_reg[22]_21\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(14),
      O => \max_zone_color2[6]_i_944_n_0\
    );
\max_zone_color2[6]_i_945\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(14),
      I1 => \zone_count_color2_reg[26]_25\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(14),
      O => \max_zone_color2[6]_i_945_n_0\
    );
\max_zone_color2[6]_i_946\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(14),
      I1 => \zone_count_color2_reg[30]_29\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(14),
      O => \max_zone_color2[6]_i_946_n_0\
    );
\max_zone_color2[6]_i_947\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(14),
      I1 => \zone_count_color2_reg[2]_1\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(14),
      O => \max_zone_color2[6]_i_947_n_0\
    );
\max_zone_color2[6]_i_948\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(14),
      I1 => \zone_count_color2_reg[6]_5\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(14),
      O => \max_zone_color2[6]_i_948_n_0\
    );
\max_zone_color2[6]_i_949\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(14),
      I1 => \zone_count_color2_reg[10]_9\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(14),
      O => \max_zone_color2[6]_i_949_n_0\
    );
\max_zone_color2[6]_i_950\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(14),
      I1 => \zone_count_color2_reg[14]_13\(14),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(14),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(14),
      O => \max_zone_color2[6]_i_950_n_0\
    );
\max_zone_color2[6]_i_951\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(15),
      I1 => \zone_count_color2_reg[50]_49\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(15),
      O => \max_zone_color2[6]_i_951_n_0\
    );
\max_zone_color2[6]_i_952\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(15),
      I1 => \zone_count_color2_reg[54]_53\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(15),
      O => \max_zone_color2[6]_i_952_n_0\
    );
\max_zone_color2[6]_i_953\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(15),
      I1 => \zone_count_color2_reg[58]_57\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(15),
      O => \max_zone_color2[6]_i_953_n_0\
    );
\max_zone_color2[6]_i_954\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(15),
      I1 => \zone_count_color2_reg[62]_61\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(15),
      O => \max_zone_color2[6]_i_954_n_0\
    );
\max_zone_color2[6]_i_955\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(15),
      I1 => \zone_count_color2_reg[34]_33\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(15),
      O => \max_zone_color2[6]_i_955_n_0\
    );
\max_zone_color2[6]_i_956\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(15),
      I1 => \zone_count_color2_reg[38]_37\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(15),
      O => \max_zone_color2[6]_i_956_n_0\
    );
\max_zone_color2[6]_i_957\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(15),
      I1 => \zone_count_color2_reg[42]_41\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(15),
      O => \max_zone_color2[6]_i_957_n_0\
    );
\max_zone_color2[6]_i_958\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(15),
      I1 => \zone_count_color2_reg[46]_45\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(15),
      O => \max_zone_color2[6]_i_958_n_0\
    );
\max_zone_color2[6]_i_959\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(15),
      I1 => \zone_count_color2_reg[18]_17\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(15),
      O => \max_zone_color2[6]_i_959_n_0\
    );
\max_zone_color2[6]_i_960\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(15),
      I1 => \zone_count_color2_reg[22]_21\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(15),
      O => \max_zone_color2[6]_i_960_n_0\
    );
\max_zone_color2[6]_i_961\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(15),
      I1 => \zone_count_color2_reg[26]_25\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(15),
      O => \max_zone_color2[6]_i_961_n_0\
    );
\max_zone_color2[6]_i_962\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(15),
      I1 => \zone_count_color2_reg[30]_29\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(15),
      O => \max_zone_color2[6]_i_962_n_0\
    );
\max_zone_color2[6]_i_963\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(15),
      I1 => \zone_count_color2_reg[2]_1\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(15),
      O => \max_zone_color2[6]_i_963_n_0\
    );
\max_zone_color2[6]_i_964\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(15),
      I1 => \zone_count_color2_reg[6]_5\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(15),
      O => \max_zone_color2[6]_i_964_n_0\
    );
\max_zone_color2[6]_i_965\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(15),
      I1 => \zone_count_color2_reg[10]_9\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(15),
      O => \max_zone_color2[6]_i_965_n_0\
    );
\max_zone_color2[6]_i_966\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(15),
      I1 => \zone_count_color2_reg[14]_13\(15),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(15),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(15),
      O => \max_zone_color2[6]_i_966_n_0\
    );
\max_zone_color2[6]_i_967\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(12),
      I1 => \zone_count_color2_reg[50]_49\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(12),
      O => \max_zone_color2[6]_i_967_n_0\
    );
\max_zone_color2[6]_i_968\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(12),
      I1 => \zone_count_color2_reg[54]_53\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(12),
      O => \max_zone_color2[6]_i_968_n_0\
    );
\max_zone_color2[6]_i_969\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(12),
      I1 => \zone_count_color2_reg[58]_57\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(12),
      O => \max_zone_color2[6]_i_969_n_0\
    );
\max_zone_color2[6]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \max_zone_color2_reg[6]_i_235_n_0\,
      I1 => \max_zone_color2_reg[6]_i_236_n_0\,
      I2 => \max_zone_color2_reg_n_0_[5]\,
      I3 => \max_zone_color2_reg[6]_i_237_n_0\,
      I4 => \max_zone_color2_reg_n_0_[4]\,
      I5 => \max_zone_color2_reg[6]_i_238_n_0\,
      O => \max_zone_color2[6]_i_97_n_0\
    );
\max_zone_color2[6]_i_970\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(12),
      I1 => \zone_count_color2_reg[62]_61\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(12),
      O => \max_zone_color2[6]_i_970_n_0\
    );
\max_zone_color2[6]_i_971\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(12),
      I1 => \zone_count_color2_reg[34]_33\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(12),
      O => \max_zone_color2[6]_i_971_n_0\
    );
\max_zone_color2[6]_i_972\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(12),
      I1 => \zone_count_color2_reg[38]_37\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(12),
      O => \max_zone_color2[6]_i_972_n_0\
    );
\max_zone_color2[6]_i_973\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(12),
      I1 => \zone_count_color2_reg[42]_41\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(12),
      O => \max_zone_color2[6]_i_973_n_0\
    );
\max_zone_color2[6]_i_974\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(12),
      I1 => \zone_count_color2_reg[46]_45\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(12),
      O => \max_zone_color2[6]_i_974_n_0\
    );
\max_zone_color2[6]_i_975\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(12),
      I1 => \zone_count_color2_reg[18]_17\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(12),
      O => \max_zone_color2[6]_i_975_n_0\
    );
\max_zone_color2[6]_i_976\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(12),
      I1 => \zone_count_color2_reg[22]_21\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(12),
      O => \max_zone_color2[6]_i_976_n_0\
    );
\max_zone_color2[6]_i_977\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(12),
      I1 => \zone_count_color2_reg[26]_25\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(12),
      O => \max_zone_color2[6]_i_977_n_0\
    );
\max_zone_color2[6]_i_978\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(12),
      I1 => \zone_count_color2_reg[30]_29\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(12),
      O => \max_zone_color2[6]_i_978_n_0\
    );
\max_zone_color2[6]_i_979\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(12),
      I1 => \zone_count_color2_reg[2]_1\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(12),
      O => \max_zone_color2[6]_i_979_n_0\
    );
\max_zone_color2[6]_i_980\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(12),
      I1 => \zone_count_color2_reg[6]_5\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(12),
      O => \max_zone_color2[6]_i_980_n_0\
    );
\max_zone_color2[6]_i_981\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(12),
      I1 => \zone_count_color2_reg[10]_9\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(12),
      O => \max_zone_color2[6]_i_981_n_0\
    );
\max_zone_color2[6]_i_982\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(12),
      I1 => \zone_count_color2_reg[14]_13\(12),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(12),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(12),
      O => \max_zone_color2[6]_i_982_n_0\
    );
\max_zone_color2[6]_i_983\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(13),
      I1 => \zone_count_color2_reg[50]_49\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(13),
      O => \max_zone_color2[6]_i_983_n_0\
    );
\max_zone_color2[6]_i_984\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(13),
      I1 => \zone_count_color2_reg[54]_53\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[53]_52\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[52]_51\(13),
      O => \max_zone_color2[6]_i_984_n_0\
    );
\max_zone_color2[6]_i_985\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(13),
      I1 => \zone_count_color2_reg[58]_57\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[57]_56\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[56]_55\(13),
      O => \max_zone_color2[6]_i_985_n_0\
    );
\max_zone_color2[6]_i_986\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(13),
      I1 => \zone_count_color2_reg[62]_61\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[61]_60\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[60]_59\(13),
      O => \max_zone_color2[6]_i_986_n_0\
    );
\max_zone_color2[6]_i_987\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(13),
      I1 => \zone_count_color2_reg[34]_33\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[33]_32\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[32]_31\(13),
      O => \max_zone_color2[6]_i_987_n_0\
    );
\max_zone_color2[6]_i_988\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(13),
      I1 => \zone_count_color2_reg[38]_37\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[37]_36\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[36]_35\(13),
      O => \max_zone_color2[6]_i_988_n_0\
    );
\max_zone_color2[6]_i_989\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(13),
      I1 => \zone_count_color2_reg[42]_41\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[41]_40\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[40]_39\(13),
      O => \max_zone_color2[6]_i_989_n_0\
    );
\max_zone_color2[6]_i_990\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(13),
      I1 => \zone_count_color2_reg[46]_45\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[45]_44\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[44]_43\(13),
      O => \max_zone_color2[6]_i_990_n_0\
    );
\max_zone_color2[6]_i_991\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(13),
      I1 => \zone_count_color2_reg[18]_17\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[17]_16\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[16]_15\(13),
      O => \max_zone_color2[6]_i_991_n_0\
    );
\max_zone_color2[6]_i_992\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(13),
      I1 => \zone_count_color2_reg[22]_21\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[21]_20\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[20]_19\(13),
      O => \max_zone_color2[6]_i_992_n_0\
    );
\max_zone_color2[6]_i_993\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(13),
      I1 => \zone_count_color2_reg[26]_25\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[25]_24\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[24]_23\(13),
      O => \max_zone_color2[6]_i_993_n_0\
    );
\max_zone_color2[6]_i_994\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(13),
      I1 => \zone_count_color2_reg[30]_29\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[29]_28\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[28]_27\(13),
      O => \max_zone_color2[6]_i_994_n_0\
    );
\max_zone_color2[6]_i_995\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(13),
      I1 => \zone_count_color2_reg[2]_1\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[1]_0\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[0]_79\(13),
      O => \max_zone_color2[6]_i_995_n_0\
    );
\max_zone_color2[6]_i_996\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(13),
      I1 => \zone_count_color2_reg[6]_5\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[5]_4\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[4]_3\(13),
      O => \max_zone_color2[6]_i_996_n_0\
    );
\max_zone_color2[6]_i_997\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(13),
      I1 => \zone_count_color2_reg[10]_9\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[9]_8\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[8]_7\(13),
      O => \max_zone_color2[6]_i_997_n_0\
    );
\max_zone_color2[6]_i_998\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(13),
      I1 => \zone_count_color2_reg[14]_13\(13),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[13]_12\(13),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[12]_11\(13),
      O => \max_zone_color2[6]_i_998_n_0\
    );
\max_zone_color2[6]_i_999\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(10),
      I1 => \zone_count_color2_reg[50]_49\(10),
      I2 => \max_zone_color2_reg[1]_rep__0_n_0\,
      I3 => \zone_count_color2_reg[49]_48\(10),
      I4 => \max_zone_color2_reg[0]_rep__0_n_0\,
      I5 => \zone_count_color2_reg[48]_47\(10),
      O => \max_zone_color2[6]_i_999_n_0\
    );
\max_zone_color2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color2,
      D => C(0),
      Q => \max_zone_color2_reg_n_0_[0]\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color2_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color2,
      D => C(0),
      Q => \max_zone_color2_reg[0]_rep_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color2_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color2,
      D => C(0),
      Q => \max_zone_color2_reg[0]_rep__0_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color2_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color2,
      D => C(0),
      Q => \max_zone_color2_reg[0]_rep__1_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color2,
      D => zone_id(0),
      Q => \max_zone_color2_reg_n_0_[1]\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color2_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color2,
      D => zone_id(0),
      Q => \max_zone_color2_reg[1]_rep_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color2_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color2,
      D => zone_id(0),
      Q => \max_zone_color2_reg[1]_rep__0_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color2_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color2,
      D => zone_id(0),
      Q => \max_zone_color2_reg[1]_rep__1_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color2,
      D => zone_id(1),
      Q => \max_zone_color2_reg_n_0_[2]\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color2_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color2,
      D => zone_id(1),
      Q => \max_zone_color2_reg[2]_rep_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color2_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color2,
      D => zone_id(1),
      Q => \max_zone_color2_reg[2]_rep__0_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color2_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color2,
      D => zone_id(1),
      Q => \max_zone_color2_reg[2]_rep__1_n_0\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color2,
      D => zone_id(2),
      Q => \max_zone_color2_reg_n_0_[3]\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color2,
      D => zone_id(3),
      Q => \max_zone_color2_reg_n_0_[4]\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color2,
      D => zone_id(4),
      Q => \max_zone_color2_reg_n_0_[5]\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => max_zone_color2,
      D => zone_id(5),
      Q => \max_zone_color2_reg_n_0_[6]\,
      R => \^s_axis_tuser_0\
    );
\max_zone_color2_reg[6]_i_101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_247_n_0\,
      I1 => \max_zone_color2[6]_i_248_n_0\,
      O => \max_zone_color2_reg[6]_i_101_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_249_n_0\,
      I1 => \max_zone_color2[6]_i_250_n_0\,
      O => \max_zone_color2_reg[6]_i_102_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_255_n_0\,
      I1 => \max_zone_color2[6]_i_256_n_0\,
      O => \max_zone_color2_reg[6]_i_104_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_257_n_0\,
      I1 => \max_zone_color2[6]_i_258_n_0\,
      O => \max_zone_color2_reg[6]_i_105_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_263_n_0\,
      I1 => \max_zone_color2[6]_i_264_n_0\,
      O => \max_zone_color2_reg[6]_i_107_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_108\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_265_n_0\,
      I1 => \max_zone_color2[6]_i_266_n_0\,
      O => \max_zone_color2_reg[6]_i_108_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_114\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_271_n_0\,
      I1 => \max_zone_color2_reg[6]_i_272_n_0\,
      O => \max_zone_color2_reg[6]_i_114_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_115\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_273_n_0\,
      I1 => \max_zone_color2_reg[6]_i_274_n_0\,
      O => \max_zone_color2_reg[6]_i_115_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_116\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_275_n_0\,
      I1 => \max_zone_color2_reg[6]_i_276_n_0\,
      O => \max_zone_color2_reg[6]_i_116_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_117\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_277_n_0\,
      I1 => \max_zone_color2_reg[6]_i_278_n_0\,
      O => \max_zone_color2_reg[6]_i_117_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \max_zone_color2_reg[6]_i_29_n_0\,
      CO(3) => \max_zone_color2_reg[6]_i_12_n_0\,
      CO(2) => \max_zone_color2_reg[6]_i_12_n_1\,
      CO(1) => \max_zone_color2_reg[6]_i_12_n_2\,
      CO(0) => \max_zone_color2_reg[6]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \max_zone_color2[6]_i_30_n_0\,
      DI(2) => \max_zone_color2[6]_i_31_n_0\,
      DI(1) => \max_zone_color2[6]_i_32_n_0\,
      DI(0) => \max_zone_color2[6]_i_33_n_0\,
      O(3 downto 0) => \NLW_max_zone_color2_reg[6]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \max_zone_color2[6]_i_34_n_0\,
      S(2) => \max_zone_color2[6]_i_35_n_0\,
      S(1) => \max_zone_color2[6]_i_36_n_0\,
      S(0) => \max_zone_color2[6]_i_37_n_0\
    );
\max_zone_color2_reg[6]_i_122\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_279_n_0\,
      I1 => \max_zone_color2_reg[6]_i_280_n_0\,
      O => \max_zone_color2_reg[6]_i_122_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_123\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_281_n_0\,
      I1 => \max_zone_color2_reg[6]_i_282_n_0\,
      O => \max_zone_color2_reg[6]_i_123_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_124\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_283_n_0\,
      I1 => \max_zone_color2_reg[6]_i_284_n_0\,
      O => \max_zone_color2_reg[6]_i_124_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_125\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_285_n_0\,
      I1 => \max_zone_color2_reg[6]_i_286_n_0\,
      O => \max_zone_color2_reg[6]_i_125_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_130\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_287_n_0\,
      I1 => \max_zone_color2_reg[6]_i_288_n_0\,
      O => \max_zone_color2_reg[6]_i_130_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_131\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_289_n_0\,
      I1 => \max_zone_color2_reg[6]_i_290_n_0\,
      O => \max_zone_color2_reg[6]_i_131_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_132\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_291_n_0\,
      I1 => \max_zone_color2_reg[6]_i_292_n_0\,
      O => \max_zone_color2_reg[6]_i_132_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_133\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_293_n_0\,
      I1 => \max_zone_color2_reg[6]_i_294_n_0\,
      O => \max_zone_color2_reg[6]_i_133_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_138\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_295_n_0\,
      I1 => \max_zone_color2_reg[6]_i_296_n_0\,
      O => \max_zone_color2_reg[6]_i_138_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_139\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_297_n_0\,
      I1 => \max_zone_color2_reg[6]_i_298_n_0\,
      O => \max_zone_color2_reg[6]_i_139_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_140\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_299_n_0\,
      I1 => \max_zone_color2_reg[6]_i_300_n_0\,
      O => \max_zone_color2_reg[6]_i_140_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_141\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_301_n_0\,
      I1 => \max_zone_color2_reg[6]_i_302_n_0\,
      O => \max_zone_color2_reg[6]_i_141_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_146\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_303_n_0\,
      I1 => \max_zone_color2_reg[6]_i_304_n_0\,
      O => \max_zone_color2_reg[6]_i_146_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_147\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_305_n_0\,
      I1 => \max_zone_color2_reg[6]_i_306_n_0\,
      O => \max_zone_color2_reg[6]_i_147_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_148\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_307_n_0\,
      I1 => \max_zone_color2_reg[6]_i_308_n_0\,
      O => \max_zone_color2_reg[6]_i_148_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_149\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_309_n_0\,
      I1 => \max_zone_color2_reg[6]_i_310_n_0\,
      O => \max_zone_color2_reg[6]_i_149_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_154\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_311_n_0\,
      I1 => \max_zone_color2_reg[6]_i_312_n_0\,
      O => \max_zone_color2_reg[6]_i_154_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_155\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_313_n_0\,
      I1 => \max_zone_color2_reg[6]_i_314_n_0\,
      O => \max_zone_color2_reg[6]_i_155_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_156\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_315_n_0\,
      I1 => \max_zone_color2_reg[6]_i_316_n_0\,
      O => \max_zone_color2_reg[6]_i_156_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_157\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_317_n_0\,
      I1 => \max_zone_color2_reg[6]_i_318_n_0\,
      O => \max_zone_color2_reg[6]_i_157_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_162\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_319_n_0\,
      I1 => \max_zone_color2_reg[6]_i_320_n_0\,
      O => \max_zone_color2_reg[6]_i_162_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_163\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_321_n_0\,
      I1 => \max_zone_color2_reg[6]_i_322_n_0\,
      O => \max_zone_color2_reg[6]_i_163_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_164\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_323_n_0\,
      I1 => \max_zone_color2_reg[6]_i_324_n_0\,
      O => \max_zone_color2_reg[6]_i_164_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_165\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_325_n_0\,
      I1 => \max_zone_color2_reg[6]_i_326_n_0\,
      O => \max_zone_color2_reg[6]_i_165_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_170\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_327_n_0\,
      I1 => \max_zone_color2_reg[6]_i_328_n_0\,
      O => \max_zone_color2_reg[6]_i_170_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_171\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_329_n_0\,
      I1 => \max_zone_color2_reg[6]_i_330_n_0\,
      O => \max_zone_color2_reg[6]_i_171_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_172\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_331_n_0\,
      I1 => \max_zone_color2_reg[6]_i_332_n_0\,
      O => \max_zone_color2_reg[6]_i_172_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_173\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_333_n_0\,
      I1 => \max_zone_color2_reg[6]_i_334_n_0\,
      O => \max_zone_color2_reg[6]_i_173_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_181\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][0]_i_3_n_0\,
      I1 => \zone_count_color2_reg[1][0]_i_4_n_0\,
      O => \max_zone_color2_reg[6]_i_181_n_0\,
      S => zone_id(2)
    );
\max_zone_color2_reg[6]_i_183\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_359_n_0\,
      I1 => \max_zone_color2[6]_i_360_n_0\,
      O => \max_zone_color2_reg[6]_i_183_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_184\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_361_n_0\,
      I1 => \max_zone_color2[6]_i_362_n_0\,
      O => \max_zone_color2_reg[6]_i_184_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_186\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_367_n_0\,
      I1 => \max_zone_color2[6]_i_368_n_0\,
      O => \max_zone_color2_reg[6]_i_186_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_187\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_369_n_0\,
      I1 => \max_zone_color2[6]_i_370_n_0\,
      O => \max_zone_color2_reg[6]_i_187_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_189\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_375_n_0\,
      I1 => \max_zone_color2[6]_i_376_n_0\,
      O => \max_zone_color2_reg[6]_i_189_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_190\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_377_n_0\,
      I1 => \max_zone_color2[6]_i_378_n_0\,
      O => \max_zone_color2_reg[6]_i_190_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_192\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_383_n_0\,
      I1 => \max_zone_color2[6]_i_384_n_0\,
      O => \max_zone_color2_reg[6]_i_192_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_193\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_385_n_0\,
      I1 => \max_zone_color2[6]_i_386_n_0\,
      O => \max_zone_color2_reg[6]_i_193_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_195\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_391_n_0\,
      I1 => \max_zone_color2[6]_i_392_n_0\,
      O => \max_zone_color2_reg[6]_i_195_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_196\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_393_n_0\,
      I1 => \max_zone_color2[6]_i_394_n_0\,
      O => \max_zone_color2_reg[6]_i_196_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_198\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_399_n_0\,
      I1 => \max_zone_color2[6]_i_400_n_0\,
      O => \max_zone_color2_reg[6]_i_198_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_199\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_401_n_0\,
      I1 => \max_zone_color2[6]_i_402_n_0\,
      O => \max_zone_color2_reg[6]_i_199_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \max_zone_color2_reg[6]_i_3_n_0\,
      CO(3) => \max_zone_color2_reg[6]_i_2_n_0\,
      CO(2) => \max_zone_color2_reg[6]_i_2_n_1\,
      CO(1) => \max_zone_color2_reg[6]_i_2_n_2\,
      CO(0) => \max_zone_color2_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \max_zone_color2[6]_i_4_n_0\,
      DI(2) => \max_zone_color2[6]_i_5_n_0\,
      DI(1) => \max_zone_color2[6]_i_6_n_0\,
      DI(0) => \max_zone_color2[6]_i_7_n_0\,
      O(3 downto 0) => \NLW_max_zone_color2_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \max_zone_color2[6]_i_8_n_0\,
      S(2) => \max_zone_color2[6]_i_9_n_0\,
      S(1) => \max_zone_color2[6]_i_10_n_0\,
      S(0) => \max_zone_color2[6]_i_11_n_0\
    );
\max_zone_color2_reg[6]_i_201\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_407_n_0\,
      I1 => \max_zone_color2[6]_i_408_n_0\,
      O => \max_zone_color2_reg[6]_i_201_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_202\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_409_n_0\,
      I1 => \max_zone_color2[6]_i_410_n_0\,
      O => \max_zone_color2_reg[6]_i_202_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_204\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_415_n_0\,
      I1 => \max_zone_color2[6]_i_416_n_0\,
      O => \max_zone_color2_reg[6]_i_204_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_205\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_417_n_0\,
      I1 => \max_zone_color2[6]_i_418_n_0\,
      O => \max_zone_color2_reg[6]_i_205_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_211\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_423_n_0\,
      I1 => \max_zone_color2_reg[6]_i_424_n_0\,
      O => \max_zone_color2_reg[6]_i_211_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_212\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_425_n_0\,
      I1 => \max_zone_color2_reg[6]_i_426_n_0\,
      O => \max_zone_color2_reg[6]_i_212_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_213\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_427_n_0\,
      I1 => \max_zone_color2_reg[6]_i_428_n_0\,
      O => \max_zone_color2_reg[6]_i_213_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_214\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_429_n_0\,
      I1 => \max_zone_color2_reg[6]_i_430_n_0\,
      O => \max_zone_color2_reg[6]_i_214_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_219\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_431_n_0\,
      I1 => \max_zone_color2_reg[6]_i_432_n_0\,
      O => \max_zone_color2_reg[6]_i_219_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_220\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_433_n_0\,
      I1 => \max_zone_color2_reg[6]_i_434_n_0\,
      O => \max_zone_color2_reg[6]_i_220_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_221\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_435_n_0\,
      I1 => \max_zone_color2_reg[6]_i_436_n_0\,
      O => \max_zone_color2_reg[6]_i_221_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_222\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_437_n_0\,
      I1 => \max_zone_color2_reg[6]_i_438_n_0\,
      O => \max_zone_color2_reg[6]_i_222_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_227\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_439_n_0\,
      I1 => \max_zone_color2_reg[6]_i_440_n_0\,
      O => \max_zone_color2_reg[6]_i_227_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_228\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_441_n_0\,
      I1 => \max_zone_color2_reg[6]_i_442_n_0\,
      O => \max_zone_color2_reg[6]_i_228_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_229\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_443_n_0\,
      I1 => \max_zone_color2_reg[6]_i_444_n_0\,
      O => \max_zone_color2_reg[6]_i_229_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_230\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_445_n_0\,
      I1 => \max_zone_color2_reg[6]_i_446_n_0\,
      O => \max_zone_color2_reg[6]_i_230_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_235\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_447_n_0\,
      I1 => \max_zone_color2_reg[6]_i_448_n_0\,
      O => \max_zone_color2_reg[6]_i_235_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_236\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_449_n_0\,
      I1 => \max_zone_color2_reg[6]_i_450_n_0\,
      O => \max_zone_color2_reg[6]_i_236_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_237\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_451_n_0\,
      I1 => \max_zone_color2_reg[6]_i_452_n_0\,
      O => \max_zone_color2_reg[6]_i_237_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_238\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_453_n_0\,
      I1 => \max_zone_color2_reg[6]_i_454_n_0\,
      O => \max_zone_color2_reg[6]_i_238_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_243\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_455_n_0\,
      I1 => \max_zone_color2_reg[6]_i_456_n_0\,
      O => \max_zone_color2_reg[6]_i_243_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_244\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_457_n_0\,
      I1 => \max_zone_color2_reg[6]_i_458_n_0\,
      O => \max_zone_color2_reg[6]_i_244_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_245\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_459_n_0\,
      I1 => \max_zone_color2_reg[6]_i_460_n_0\,
      O => \max_zone_color2_reg[6]_i_245_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_246\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_461_n_0\,
      I1 => \max_zone_color2_reg[6]_i_462_n_0\,
      O => \max_zone_color2_reg[6]_i_246_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_251\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_463_n_0\,
      I1 => \max_zone_color2_reg[6]_i_464_n_0\,
      O => \max_zone_color2_reg[6]_i_251_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_252\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_465_n_0\,
      I1 => \max_zone_color2_reg[6]_i_466_n_0\,
      O => \max_zone_color2_reg[6]_i_252_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_253\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_467_n_0\,
      I1 => \max_zone_color2_reg[6]_i_468_n_0\,
      O => \max_zone_color2_reg[6]_i_253_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_254\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_469_n_0\,
      I1 => \max_zone_color2_reg[6]_i_470_n_0\,
      O => \max_zone_color2_reg[6]_i_254_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_259\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_471_n_0\,
      I1 => \max_zone_color2_reg[6]_i_472_n_0\,
      O => \max_zone_color2_reg[6]_i_259_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_260\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_473_n_0\,
      I1 => \max_zone_color2_reg[6]_i_474_n_0\,
      O => \max_zone_color2_reg[6]_i_260_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_261\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_475_n_0\,
      I1 => \max_zone_color2_reg[6]_i_476_n_0\,
      O => \max_zone_color2_reg[6]_i_261_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_262\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_477_n_0\,
      I1 => \max_zone_color2_reg[6]_i_478_n_0\,
      O => \max_zone_color2_reg[6]_i_262_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_267\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_479_n_0\,
      I1 => \max_zone_color2_reg[6]_i_480_n_0\,
      O => \max_zone_color2_reg[6]_i_267_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_268\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_481_n_0\,
      I1 => \max_zone_color2_reg[6]_i_482_n_0\,
      O => \max_zone_color2_reg[6]_i_268_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_269\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_483_n_0\,
      I1 => \max_zone_color2_reg[6]_i_484_n_0\,
      O => \max_zone_color2_reg[6]_i_269_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_270\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_485_n_0\,
      I1 => \max_zone_color2_reg[6]_i_486_n_0\,
      O => \max_zone_color2_reg[6]_i_270_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_271\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_487_n_0\,
      I1 => \max_zone_color2[6]_i_488_n_0\,
      O => \max_zone_color2_reg[6]_i_271_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_272\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_489_n_0\,
      I1 => \max_zone_color2[6]_i_490_n_0\,
      O => \max_zone_color2_reg[6]_i_272_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_273\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_491_n_0\,
      I1 => \max_zone_color2[6]_i_492_n_0\,
      O => \max_zone_color2_reg[6]_i_273_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_274\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_493_n_0\,
      I1 => \max_zone_color2[6]_i_494_n_0\,
      O => \max_zone_color2_reg[6]_i_274_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_275\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_495_n_0\,
      I1 => \max_zone_color2[6]_i_496_n_0\,
      O => \max_zone_color2_reg[6]_i_275_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_276\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_497_n_0\,
      I1 => \max_zone_color2[6]_i_498_n_0\,
      O => \max_zone_color2_reg[6]_i_276_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_277\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_499_n_0\,
      I1 => \max_zone_color2[6]_i_500_n_0\,
      O => \max_zone_color2_reg[6]_i_277_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_278\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_501_n_0\,
      I1 => \max_zone_color2[6]_i_502_n_0\,
      O => \max_zone_color2_reg[6]_i_278_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_279\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_503_n_0\,
      I1 => \max_zone_color2[6]_i_504_n_0\,
      O => \max_zone_color2_reg[6]_i_279_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_280\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_505_n_0\,
      I1 => \max_zone_color2[6]_i_506_n_0\,
      O => \max_zone_color2_reg[6]_i_280_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_281\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_507_n_0\,
      I1 => \max_zone_color2[6]_i_508_n_0\,
      O => \max_zone_color2_reg[6]_i_281_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_282\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_509_n_0\,
      I1 => \max_zone_color2[6]_i_510_n_0\,
      O => \max_zone_color2_reg[6]_i_282_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_283\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_511_n_0\,
      I1 => \max_zone_color2[6]_i_512_n_0\,
      O => \max_zone_color2_reg[6]_i_283_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_284\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_513_n_0\,
      I1 => \max_zone_color2[6]_i_514_n_0\,
      O => \max_zone_color2_reg[6]_i_284_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_285\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_515_n_0\,
      I1 => \max_zone_color2[6]_i_516_n_0\,
      O => \max_zone_color2_reg[6]_i_285_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_286\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_517_n_0\,
      I1 => \max_zone_color2[6]_i_518_n_0\,
      O => \max_zone_color2_reg[6]_i_286_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_287\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_519_n_0\,
      I1 => \max_zone_color2[6]_i_520_n_0\,
      O => \max_zone_color2_reg[6]_i_287_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_288\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_521_n_0\,
      I1 => \max_zone_color2[6]_i_522_n_0\,
      O => \max_zone_color2_reg[6]_i_288_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_289\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_523_n_0\,
      I1 => \max_zone_color2[6]_i_524_n_0\,
      O => \max_zone_color2_reg[6]_i_289_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \max_zone_color2_reg[6]_i_29_n_0\,
      CO(2) => \max_zone_color2_reg[6]_i_29_n_1\,
      CO(1) => \max_zone_color2_reg[6]_i_29_n_2\,
      CO(0) => \max_zone_color2_reg[6]_i_29_n_3\,
      CYINIT => '1',
      DI(3) => \max_zone_color2[6]_i_70_n_0\,
      DI(2) => \max_zone_color2[6]_i_71_n_0\,
      DI(1) => \max_zone_color2[6]_i_72_n_0\,
      DI(0) => \max_zone_color2[6]_i_73_n_0\,
      O(3 downto 0) => \NLW_max_zone_color2_reg[6]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \max_zone_color2[6]_i_74_n_0\,
      S(2) => \max_zone_color2[6]_i_75_n_0\,
      S(1) => \max_zone_color2[6]_i_76_n_0\,
      S(0) => \max_zone_color2[6]_i_77_n_0\
    );
\max_zone_color2_reg[6]_i_290\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_525_n_0\,
      I1 => \max_zone_color2[6]_i_526_n_0\,
      O => \max_zone_color2_reg[6]_i_290_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_291\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_527_n_0\,
      I1 => \max_zone_color2[6]_i_528_n_0\,
      O => \max_zone_color2_reg[6]_i_291_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_292\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_529_n_0\,
      I1 => \max_zone_color2[6]_i_530_n_0\,
      O => \max_zone_color2_reg[6]_i_292_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_293\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_531_n_0\,
      I1 => \max_zone_color2[6]_i_532_n_0\,
      O => \max_zone_color2_reg[6]_i_293_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_294\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_533_n_0\,
      I1 => \max_zone_color2[6]_i_534_n_0\,
      O => \max_zone_color2_reg[6]_i_294_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_295\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_535_n_0\,
      I1 => \max_zone_color2[6]_i_536_n_0\,
      O => \max_zone_color2_reg[6]_i_295_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_296\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_537_n_0\,
      I1 => \max_zone_color2[6]_i_538_n_0\,
      O => \max_zone_color2_reg[6]_i_296_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_297\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_539_n_0\,
      I1 => \max_zone_color2[6]_i_540_n_0\,
      O => \max_zone_color2_reg[6]_i_297_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_298\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_541_n_0\,
      I1 => \max_zone_color2[6]_i_542_n_0\,
      O => \max_zone_color2_reg[6]_i_298_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_299\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_543_n_0\,
      I1 => \max_zone_color2[6]_i_544_n_0\,
      O => \max_zone_color2_reg[6]_i_299_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \max_zone_color2_reg[6]_i_12_n_0\,
      CO(3) => \max_zone_color2_reg[6]_i_3_n_0\,
      CO(2) => \max_zone_color2_reg[6]_i_3_n_1\,
      CO(1) => \max_zone_color2_reg[6]_i_3_n_2\,
      CO(0) => \max_zone_color2_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \max_zone_color2[6]_i_13_n_0\,
      DI(2) => \max_zone_color2[6]_i_14_n_0\,
      DI(1) => \max_zone_color2[6]_i_15_n_0\,
      DI(0) => \max_zone_color2[6]_i_16_n_0\,
      O(3 downto 0) => \NLW_max_zone_color2_reg[6]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \max_zone_color2[6]_i_17_n_0\,
      S(2) => \max_zone_color2[6]_i_18_n_0\,
      S(1) => \max_zone_color2[6]_i_19_n_0\,
      S(0) => \max_zone_color2[6]_i_20_n_0\
    );
\max_zone_color2_reg[6]_i_300\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_545_n_0\,
      I1 => \max_zone_color2[6]_i_546_n_0\,
      O => \max_zone_color2_reg[6]_i_300_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_301\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_547_n_0\,
      I1 => \max_zone_color2[6]_i_548_n_0\,
      O => \max_zone_color2_reg[6]_i_301_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_302\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_549_n_0\,
      I1 => \max_zone_color2[6]_i_550_n_0\,
      O => \max_zone_color2_reg[6]_i_302_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_303\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_551_n_0\,
      I1 => \max_zone_color2[6]_i_552_n_0\,
      O => \max_zone_color2_reg[6]_i_303_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_304\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_553_n_0\,
      I1 => \max_zone_color2[6]_i_554_n_0\,
      O => \max_zone_color2_reg[6]_i_304_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_305\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_555_n_0\,
      I1 => \max_zone_color2[6]_i_556_n_0\,
      O => \max_zone_color2_reg[6]_i_305_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_306\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_557_n_0\,
      I1 => \max_zone_color2[6]_i_558_n_0\,
      O => \max_zone_color2_reg[6]_i_306_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_307\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_559_n_0\,
      I1 => \max_zone_color2[6]_i_560_n_0\,
      O => \max_zone_color2_reg[6]_i_307_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_308\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_561_n_0\,
      I1 => \max_zone_color2[6]_i_562_n_0\,
      O => \max_zone_color2_reg[6]_i_308_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_309\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_563_n_0\,
      I1 => \max_zone_color2[6]_i_564_n_0\,
      O => \max_zone_color2_reg[6]_i_309_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_310\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_565_n_0\,
      I1 => \max_zone_color2[6]_i_566_n_0\,
      O => \max_zone_color2_reg[6]_i_310_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_311\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_567_n_0\,
      I1 => \max_zone_color2[6]_i_568_n_0\,
      O => \max_zone_color2_reg[6]_i_311_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_312\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_569_n_0\,
      I1 => \max_zone_color2[6]_i_570_n_0\,
      O => \max_zone_color2_reg[6]_i_312_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_313\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_571_n_0\,
      I1 => \max_zone_color2[6]_i_572_n_0\,
      O => \max_zone_color2_reg[6]_i_313_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_314\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_573_n_0\,
      I1 => \max_zone_color2[6]_i_574_n_0\,
      O => \max_zone_color2_reg[6]_i_314_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_315\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_575_n_0\,
      I1 => \max_zone_color2[6]_i_576_n_0\,
      O => \max_zone_color2_reg[6]_i_315_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_316\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_577_n_0\,
      I1 => \max_zone_color2[6]_i_578_n_0\,
      O => \max_zone_color2_reg[6]_i_316_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_317\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_579_n_0\,
      I1 => \max_zone_color2[6]_i_580_n_0\,
      O => \max_zone_color2_reg[6]_i_317_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_318\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_581_n_0\,
      I1 => \max_zone_color2[6]_i_582_n_0\,
      O => \max_zone_color2_reg[6]_i_318_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_319\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_583_n_0\,
      I1 => \max_zone_color2[6]_i_584_n_0\,
      O => \max_zone_color2_reg[6]_i_319_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_320\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_585_n_0\,
      I1 => \max_zone_color2[6]_i_586_n_0\,
      O => \max_zone_color2_reg[6]_i_320_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_321\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_587_n_0\,
      I1 => \max_zone_color2[6]_i_588_n_0\,
      O => \max_zone_color2_reg[6]_i_321_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_322\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_589_n_0\,
      I1 => \max_zone_color2[6]_i_590_n_0\,
      O => \max_zone_color2_reg[6]_i_322_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_323\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_591_n_0\,
      I1 => \max_zone_color2[6]_i_592_n_0\,
      O => \max_zone_color2_reg[6]_i_323_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_324\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_593_n_0\,
      I1 => \max_zone_color2[6]_i_594_n_0\,
      O => \max_zone_color2_reg[6]_i_324_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_325\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_595_n_0\,
      I1 => \max_zone_color2[6]_i_596_n_0\,
      O => \max_zone_color2_reg[6]_i_325_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_326\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_597_n_0\,
      I1 => \max_zone_color2[6]_i_598_n_0\,
      O => \max_zone_color2_reg[6]_i_326_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_327\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_599_n_0\,
      I1 => \max_zone_color2[6]_i_600_n_0\,
      O => \max_zone_color2_reg[6]_i_327_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_328\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_601_n_0\,
      I1 => \max_zone_color2[6]_i_602_n_0\,
      O => \max_zone_color2_reg[6]_i_328_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_329\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_603_n_0\,
      I1 => \max_zone_color2[6]_i_604_n_0\,
      O => \max_zone_color2_reg[6]_i_329_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_330\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_605_n_0\,
      I1 => \max_zone_color2[6]_i_606_n_0\,
      O => \max_zone_color2_reg[6]_i_330_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_331\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_607_n_0\,
      I1 => \max_zone_color2[6]_i_608_n_0\,
      O => \max_zone_color2_reg[6]_i_331_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_332\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_609_n_0\,
      I1 => \max_zone_color2[6]_i_610_n_0\,
      O => \max_zone_color2_reg[6]_i_332_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_333\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_611_n_0\,
      I1 => \max_zone_color2[6]_i_612_n_0\,
      O => \max_zone_color2_reg[6]_i_333_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_334\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_613_n_0\,
      I1 => \max_zone_color2[6]_i_614_n_0\,
      O => \max_zone_color2_reg[6]_i_334_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_335\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_615_n_0\,
      I1 => \max_zone_color2[6]_i_616_n_0\,
      O => \max_zone_color2_reg[6]_i_335_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_336\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_617_n_0\,
      I1 => \max_zone_color2[6]_i_618_n_0\,
      O => \max_zone_color2_reg[6]_i_336_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_338\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_623_n_0\,
      I1 => \max_zone_color2[6]_i_624_n_0\,
      O => \max_zone_color2_reg[6]_i_338_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_339\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_625_n_0\,
      I1 => \max_zone_color2[6]_i_626_n_0\,
      O => \max_zone_color2_reg[6]_i_339_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_341\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_631_n_0\,
      I1 => \max_zone_color2[6]_i_632_n_0\,
      O => \max_zone_color2_reg[6]_i_341_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_342\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_633_n_0\,
      I1 => \max_zone_color2[6]_i_634_n_0\,
      O => \max_zone_color2_reg[6]_i_342_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_344\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_639_n_0\,
      I1 => \max_zone_color2[6]_i_640_n_0\,
      O => \max_zone_color2_reg[6]_i_344_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_345\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_641_n_0\,
      I1 => \max_zone_color2[6]_i_642_n_0\,
      O => \max_zone_color2_reg[6]_i_345_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_347\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_647_n_0\,
      I1 => \max_zone_color2[6]_i_648_n_0\,
      O => \max_zone_color2_reg[6]_i_347_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_348\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_649_n_0\,
      I1 => \max_zone_color2[6]_i_650_n_0\,
      O => \max_zone_color2_reg[6]_i_348_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_350\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_655_n_0\,
      I1 => \max_zone_color2[6]_i_656_n_0\,
      O => \max_zone_color2_reg[6]_i_350_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_351\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_657_n_0\,
      I1 => \max_zone_color2[6]_i_658_n_0\,
      O => \max_zone_color2_reg[6]_i_351_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_353\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_663_n_0\,
      I1 => \max_zone_color2[6]_i_664_n_0\,
      O => \max_zone_color2_reg[6]_i_353_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_354\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_665_n_0\,
      I1 => \max_zone_color2[6]_i_666_n_0\,
      O => \max_zone_color2_reg[6]_i_354_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_356\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_671_n_0\,
      I1 => \max_zone_color2[6]_i_672_n_0\,
      O => \max_zone_color2_reg[6]_i_356_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_357\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_673_n_0\,
      I1 => \max_zone_color2[6]_i_674_n_0\,
      O => \max_zone_color2_reg[6]_i_357_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_363\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_679_n_0\,
      I1 => \max_zone_color2_reg[6]_i_680_n_0\,
      O => \max_zone_color2_reg[6]_i_363_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_364\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_681_n_0\,
      I1 => \max_zone_color2_reg[6]_i_682_n_0\,
      O => \max_zone_color2_reg[6]_i_364_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_365\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_683_n_0\,
      I1 => \max_zone_color2_reg[6]_i_684_n_0\,
      O => \max_zone_color2_reg[6]_i_365_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_366\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_685_n_0\,
      I1 => \max_zone_color2_reg[6]_i_686_n_0\,
      O => \max_zone_color2_reg[6]_i_366_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_371\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_687_n_0\,
      I1 => \max_zone_color2_reg[6]_i_688_n_0\,
      O => \max_zone_color2_reg[6]_i_371_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_372\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_689_n_0\,
      I1 => \max_zone_color2_reg[6]_i_690_n_0\,
      O => \max_zone_color2_reg[6]_i_372_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_373\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_691_n_0\,
      I1 => \max_zone_color2_reg[6]_i_692_n_0\,
      O => \max_zone_color2_reg[6]_i_373_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_374\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_693_n_0\,
      I1 => \max_zone_color2_reg[6]_i_694_n_0\,
      O => \max_zone_color2_reg[6]_i_374_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_379\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_695_n_0\,
      I1 => \max_zone_color2_reg[6]_i_696_n_0\,
      O => \max_zone_color2_reg[6]_i_379_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_380\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_697_n_0\,
      I1 => \max_zone_color2_reg[6]_i_698_n_0\,
      O => \max_zone_color2_reg[6]_i_380_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_381\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_699_n_0\,
      I1 => \max_zone_color2_reg[6]_i_700_n_0\,
      O => \max_zone_color2_reg[6]_i_381_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_382\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_701_n_0\,
      I1 => \max_zone_color2_reg[6]_i_702_n_0\,
      O => \max_zone_color2_reg[6]_i_382_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_387\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_703_n_0\,
      I1 => \max_zone_color2_reg[6]_i_704_n_0\,
      O => \max_zone_color2_reg[6]_i_387_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_388\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_705_n_0\,
      I1 => \max_zone_color2_reg[6]_i_706_n_0\,
      O => \max_zone_color2_reg[6]_i_388_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_389\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_707_n_0\,
      I1 => \max_zone_color2_reg[6]_i_708_n_0\,
      O => \max_zone_color2_reg[6]_i_389_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_390\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_709_n_0\,
      I1 => \max_zone_color2_reg[6]_i_710_n_0\,
      O => \max_zone_color2_reg[6]_i_390_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_395\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_711_n_0\,
      I1 => \max_zone_color2_reg[6]_i_712_n_0\,
      O => \max_zone_color2_reg[6]_i_395_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_396\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_713_n_0\,
      I1 => \max_zone_color2_reg[6]_i_714_n_0\,
      O => \max_zone_color2_reg[6]_i_396_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_397\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_715_n_0\,
      I1 => \max_zone_color2_reg[6]_i_716_n_0\,
      O => \max_zone_color2_reg[6]_i_397_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_398\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_717_n_0\,
      I1 => \max_zone_color2_reg[6]_i_718_n_0\,
      O => \max_zone_color2_reg[6]_i_398_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_403\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_719_n_0\,
      I1 => \max_zone_color2_reg[6]_i_720_n_0\,
      O => \max_zone_color2_reg[6]_i_403_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_404\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_721_n_0\,
      I1 => \max_zone_color2_reg[6]_i_722_n_0\,
      O => \max_zone_color2_reg[6]_i_404_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_405\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_723_n_0\,
      I1 => \max_zone_color2_reg[6]_i_724_n_0\,
      O => \max_zone_color2_reg[6]_i_405_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_406\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_725_n_0\,
      I1 => \max_zone_color2_reg[6]_i_726_n_0\,
      O => \max_zone_color2_reg[6]_i_406_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_411\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_727_n_0\,
      I1 => \max_zone_color2_reg[6]_i_728_n_0\,
      O => \max_zone_color2_reg[6]_i_411_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_412\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_729_n_0\,
      I1 => \max_zone_color2_reg[6]_i_730_n_0\,
      O => \max_zone_color2_reg[6]_i_412_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_413\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_731_n_0\,
      I1 => \max_zone_color2_reg[6]_i_732_n_0\,
      O => \max_zone_color2_reg[6]_i_413_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_414\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_733_n_0\,
      I1 => \max_zone_color2_reg[6]_i_734_n_0\,
      O => \max_zone_color2_reg[6]_i_414_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_419\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_735_n_0\,
      I1 => \max_zone_color2_reg[6]_i_736_n_0\,
      O => \max_zone_color2_reg[6]_i_419_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_420\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_737_n_0\,
      I1 => \max_zone_color2_reg[6]_i_738_n_0\,
      O => \max_zone_color2_reg[6]_i_420_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_421\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_739_n_0\,
      I1 => \max_zone_color2_reg[6]_i_740_n_0\,
      O => \max_zone_color2_reg[6]_i_421_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_422\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_741_n_0\,
      I1 => \max_zone_color2_reg[6]_i_742_n_0\,
      O => \max_zone_color2_reg[6]_i_422_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_423\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_743_n_0\,
      I1 => \max_zone_color2[6]_i_744_n_0\,
      O => \max_zone_color2_reg[6]_i_423_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_424\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_745_n_0\,
      I1 => \max_zone_color2[6]_i_746_n_0\,
      O => \max_zone_color2_reg[6]_i_424_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_425\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_747_n_0\,
      I1 => \max_zone_color2[6]_i_748_n_0\,
      O => \max_zone_color2_reg[6]_i_425_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_426\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_749_n_0\,
      I1 => \max_zone_color2[6]_i_750_n_0\,
      O => \max_zone_color2_reg[6]_i_426_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_427\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_751_n_0\,
      I1 => \max_zone_color2[6]_i_752_n_0\,
      O => \max_zone_color2_reg[6]_i_427_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_428\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_753_n_0\,
      I1 => \max_zone_color2[6]_i_754_n_0\,
      O => \max_zone_color2_reg[6]_i_428_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_429\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_755_n_0\,
      I1 => \max_zone_color2[6]_i_756_n_0\,
      O => \max_zone_color2_reg[6]_i_429_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_430\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_757_n_0\,
      I1 => \max_zone_color2[6]_i_758_n_0\,
      O => \max_zone_color2_reg[6]_i_430_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_431\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_759_n_0\,
      I1 => \max_zone_color2[6]_i_760_n_0\,
      O => \max_zone_color2_reg[6]_i_431_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_432\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_761_n_0\,
      I1 => \max_zone_color2[6]_i_762_n_0\,
      O => \max_zone_color2_reg[6]_i_432_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_433\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_763_n_0\,
      I1 => \max_zone_color2[6]_i_764_n_0\,
      O => \max_zone_color2_reg[6]_i_433_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_434\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_765_n_0\,
      I1 => \max_zone_color2[6]_i_766_n_0\,
      O => \max_zone_color2_reg[6]_i_434_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_435\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_767_n_0\,
      I1 => \max_zone_color2[6]_i_768_n_0\,
      O => \max_zone_color2_reg[6]_i_435_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_436\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_769_n_0\,
      I1 => \max_zone_color2[6]_i_770_n_0\,
      O => \max_zone_color2_reg[6]_i_436_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_437\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_771_n_0\,
      I1 => \max_zone_color2[6]_i_772_n_0\,
      O => \max_zone_color2_reg[6]_i_437_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_438\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_773_n_0\,
      I1 => \max_zone_color2[6]_i_774_n_0\,
      O => \max_zone_color2_reg[6]_i_438_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_439\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_775_n_0\,
      I1 => \max_zone_color2[6]_i_776_n_0\,
      O => \max_zone_color2_reg[6]_i_439_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_440\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_777_n_0\,
      I1 => \max_zone_color2[6]_i_778_n_0\,
      O => \max_zone_color2_reg[6]_i_440_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_441\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_779_n_0\,
      I1 => \max_zone_color2[6]_i_780_n_0\,
      O => \max_zone_color2_reg[6]_i_441_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_442\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_781_n_0\,
      I1 => \max_zone_color2[6]_i_782_n_0\,
      O => \max_zone_color2_reg[6]_i_442_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_443\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_783_n_0\,
      I1 => \max_zone_color2[6]_i_784_n_0\,
      O => \max_zone_color2_reg[6]_i_443_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_444\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_785_n_0\,
      I1 => \max_zone_color2[6]_i_786_n_0\,
      O => \max_zone_color2_reg[6]_i_444_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_445\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_787_n_0\,
      I1 => \max_zone_color2[6]_i_788_n_0\,
      O => \max_zone_color2_reg[6]_i_445_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_446\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_789_n_0\,
      I1 => \max_zone_color2[6]_i_790_n_0\,
      O => \max_zone_color2_reg[6]_i_446_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_447\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_791_n_0\,
      I1 => \max_zone_color2[6]_i_792_n_0\,
      O => \max_zone_color2_reg[6]_i_447_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_448\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_793_n_0\,
      I1 => \max_zone_color2[6]_i_794_n_0\,
      O => \max_zone_color2_reg[6]_i_448_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_449\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_795_n_0\,
      I1 => \max_zone_color2[6]_i_796_n_0\,
      O => \max_zone_color2_reg[6]_i_449_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_450\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_797_n_0\,
      I1 => \max_zone_color2[6]_i_798_n_0\,
      O => \max_zone_color2_reg[6]_i_450_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_451\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_799_n_0\,
      I1 => \max_zone_color2[6]_i_800_n_0\,
      O => \max_zone_color2_reg[6]_i_451_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_452\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_801_n_0\,
      I1 => \max_zone_color2[6]_i_802_n_0\,
      O => \max_zone_color2_reg[6]_i_452_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_453\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_803_n_0\,
      I1 => \max_zone_color2[6]_i_804_n_0\,
      O => \max_zone_color2_reg[6]_i_453_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_454\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_805_n_0\,
      I1 => \max_zone_color2[6]_i_806_n_0\,
      O => \max_zone_color2_reg[6]_i_454_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_455\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_807_n_0\,
      I1 => \max_zone_color2[6]_i_808_n_0\,
      O => \max_zone_color2_reg[6]_i_455_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_456\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_809_n_0\,
      I1 => \max_zone_color2[6]_i_810_n_0\,
      O => \max_zone_color2_reg[6]_i_456_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_457\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_811_n_0\,
      I1 => \max_zone_color2[6]_i_812_n_0\,
      O => \max_zone_color2_reg[6]_i_457_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_458\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_813_n_0\,
      I1 => \max_zone_color2[6]_i_814_n_0\,
      O => \max_zone_color2_reg[6]_i_458_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_459\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_815_n_0\,
      I1 => \max_zone_color2[6]_i_816_n_0\,
      O => \max_zone_color2_reg[6]_i_459_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_110_n_0\,
      I1 => \max_zone_color2[6]_i_111_n_0\,
      O => \max_zone_color2_reg[6]_i_46_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_460\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_817_n_0\,
      I1 => \max_zone_color2[6]_i_818_n_0\,
      O => \max_zone_color2_reg[6]_i_460_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_461\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_819_n_0\,
      I1 => \max_zone_color2[6]_i_820_n_0\,
      O => \max_zone_color2_reg[6]_i_461_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_462\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_821_n_0\,
      I1 => \max_zone_color2[6]_i_822_n_0\,
      O => \max_zone_color2_reg[6]_i_462_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_463\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_823_n_0\,
      I1 => \max_zone_color2[6]_i_824_n_0\,
      O => \max_zone_color2_reg[6]_i_463_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_464\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_825_n_0\,
      I1 => \max_zone_color2[6]_i_826_n_0\,
      O => \max_zone_color2_reg[6]_i_464_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_465\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_827_n_0\,
      I1 => \max_zone_color2[6]_i_828_n_0\,
      O => \max_zone_color2_reg[6]_i_465_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_466\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_829_n_0\,
      I1 => \max_zone_color2[6]_i_830_n_0\,
      O => \max_zone_color2_reg[6]_i_466_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_467\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_831_n_0\,
      I1 => \max_zone_color2[6]_i_832_n_0\,
      O => \max_zone_color2_reg[6]_i_467_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_468\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_833_n_0\,
      I1 => \max_zone_color2[6]_i_834_n_0\,
      O => \max_zone_color2_reg[6]_i_468_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_469\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_835_n_0\,
      I1 => \max_zone_color2[6]_i_836_n_0\,
      O => \max_zone_color2_reg[6]_i_469_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_112_n_0\,
      I1 => \max_zone_color2[6]_i_113_n_0\,
      O => \max_zone_color2_reg[6]_i_47_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_470\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_837_n_0\,
      I1 => \max_zone_color2[6]_i_838_n_0\,
      O => \max_zone_color2_reg[6]_i_470_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_471\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_839_n_0\,
      I1 => \max_zone_color2[6]_i_840_n_0\,
      O => \max_zone_color2_reg[6]_i_471_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_472\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_841_n_0\,
      I1 => \max_zone_color2[6]_i_842_n_0\,
      O => \max_zone_color2_reg[6]_i_472_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_473\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_843_n_0\,
      I1 => \max_zone_color2[6]_i_844_n_0\,
      O => \max_zone_color2_reg[6]_i_473_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_474\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_845_n_0\,
      I1 => \max_zone_color2[6]_i_846_n_0\,
      O => \max_zone_color2_reg[6]_i_474_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_475\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_847_n_0\,
      I1 => \max_zone_color2[6]_i_848_n_0\,
      O => \max_zone_color2_reg[6]_i_475_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_476\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_849_n_0\,
      I1 => \max_zone_color2[6]_i_850_n_0\,
      O => \max_zone_color2_reg[6]_i_476_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_477\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_851_n_0\,
      I1 => \max_zone_color2[6]_i_852_n_0\,
      O => \max_zone_color2_reg[6]_i_477_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_478\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_853_n_0\,
      I1 => \max_zone_color2[6]_i_854_n_0\,
      O => \max_zone_color2_reg[6]_i_478_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_479\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_855_n_0\,
      I1 => \max_zone_color2[6]_i_856_n_0\,
      O => \max_zone_color2_reg[6]_i_479_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_480\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_857_n_0\,
      I1 => \max_zone_color2[6]_i_858_n_0\,
      O => \max_zone_color2_reg[6]_i_480_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_481\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_859_n_0\,
      I1 => \max_zone_color2[6]_i_860_n_0\,
      O => \max_zone_color2_reg[6]_i_481_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_482\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_861_n_0\,
      I1 => \max_zone_color2[6]_i_862_n_0\,
      O => \max_zone_color2_reg[6]_i_482_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_483\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_863_n_0\,
      I1 => \max_zone_color2[6]_i_864_n_0\,
      O => \max_zone_color2_reg[6]_i_483_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_484\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_865_n_0\,
      I1 => \max_zone_color2[6]_i_866_n_0\,
      O => \max_zone_color2_reg[6]_i_484_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_485\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_867_n_0\,
      I1 => \max_zone_color2[6]_i_868_n_0\,
      O => \max_zone_color2_reg[6]_i_485_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_486\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_869_n_0\,
      I1 => \max_zone_color2[6]_i_870_n_0\,
      O => \max_zone_color2_reg[6]_i_486_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_118_n_0\,
      I1 => \max_zone_color2[6]_i_119_n_0\,
      O => \max_zone_color2_reg[6]_i_49_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_120_n_0\,
      I1 => \max_zone_color2[6]_i_121_n_0\,
      O => \max_zone_color2_reg[6]_i_50_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_126_n_0\,
      I1 => \max_zone_color2[6]_i_127_n_0\,
      O => \max_zone_color2_reg[6]_i_52_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_128_n_0\,
      I1 => \max_zone_color2[6]_i_129_n_0\,
      O => \max_zone_color2_reg[6]_i_53_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_134_n_0\,
      I1 => \max_zone_color2[6]_i_135_n_0\,
      O => \max_zone_color2_reg[6]_i_55_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_136_n_0\,
      I1 => \max_zone_color2[6]_i_137_n_0\,
      O => \max_zone_color2_reg[6]_i_56_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_142_n_0\,
      I1 => \max_zone_color2[6]_i_143_n_0\,
      O => \max_zone_color2_reg[6]_i_58_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_144_n_0\,
      I1 => \max_zone_color2[6]_i_145_n_0\,
      O => \max_zone_color2_reg[6]_i_59_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_150_n_0\,
      I1 => \max_zone_color2[6]_i_151_n_0\,
      O => \max_zone_color2_reg[6]_i_61_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_619\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_871_n_0\,
      I1 => \max_zone_color2_reg[6]_i_872_n_0\,
      O => \max_zone_color2_reg[6]_i_619_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_152_n_0\,
      I1 => \max_zone_color2[6]_i_153_n_0\,
      O => \max_zone_color2_reg[6]_i_62_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_620\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_873_n_0\,
      I1 => \max_zone_color2_reg[6]_i_874_n_0\,
      O => \max_zone_color2_reg[6]_i_620_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_621\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_875_n_0\,
      I1 => \max_zone_color2_reg[6]_i_876_n_0\,
      O => \max_zone_color2_reg[6]_i_621_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_622\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_877_n_0\,
      I1 => \max_zone_color2_reg[6]_i_878_n_0\,
      O => \max_zone_color2_reg[6]_i_622_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_627\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_879_n_0\,
      I1 => \max_zone_color2_reg[6]_i_880_n_0\,
      O => \max_zone_color2_reg[6]_i_627_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_628\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_881_n_0\,
      I1 => \max_zone_color2_reg[6]_i_882_n_0\,
      O => \max_zone_color2_reg[6]_i_628_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_629\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_883_n_0\,
      I1 => \max_zone_color2_reg[6]_i_884_n_0\,
      O => \max_zone_color2_reg[6]_i_629_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_630\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_885_n_0\,
      I1 => \max_zone_color2_reg[6]_i_886_n_0\,
      O => \max_zone_color2_reg[6]_i_630_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_635\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_887_n_0\,
      I1 => \max_zone_color2_reg[6]_i_888_n_0\,
      O => \max_zone_color2_reg[6]_i_635_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_636\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_889_n_0\,
      I1 => \max_zone_color2_reg[6]_i_890_n_0\,
      O => \max_zone_color2_reg[6]_i_636_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_637\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_891_n_0\,
      I1 => \max_zone_color2_reg[6]_i_892_n_0\,
      O => \max_zone_color2_reg[6]_i_637_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_638\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_893_n_0\,
      I1 => \max_zone_color2_reg[6]_i_894_n_0\,
      O => \max_zone_color2_reg[6]_i_638_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_158_n_0\,
      I1 => \max_zone_color2[6]_i_159_n_0\,
      O => \max_zone_color2_reg[6]_i_64_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_643\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_895_n_0\,
      I1 => \max_zone_color2_reg[6]_i_896_n_0\,
      O => \max_zone_color2_reg[6]_i_643_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_644\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_897_n_0\,
      I1 => \max_zone_color2_reg[6]_i_898_n_0\,
      O => \max_zone_color2_reg[6]_i_644_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_645\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_899_n_0\,
      I1 => \max_zone_color2_reg[6]_i_900_n_0\,
      O => \max_zone_color2_reg[6]_i_645_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_646\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_901_n_0\,
      I1 => \max_zone_color2_reg[6]_i_902_n_0\,
      O => \max_zone_color2_reg[6]_i_646_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_160_n_0\,
      I1 => \max_zone_color2[6]_i_161_n_0\,
      O => \max_zone_color2_reg[6]_i_65_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_651\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_903_n_0\,
      I1 => \max_zone_color2_reg[6]_i_904_n_0\,
      O => \max_zone_color2_reg[6]_i_651_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_652\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_905_n_0\,
      I1 => \max_zone_color2_reg[6]_i_906_n_0\,
      O => \max_zone_color2_reg[6]_i_652_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_653\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_907_n_0\,
      I1 => \max_zone_color2_reg[6]_i_908_n_0\,
      O => \max_zone_color2_reg[6]_i_653_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_654\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_909_n_0\,
      I1 => \max_zone_color2_reg[6]_i_910_n_0\,
      O => \max_zone_color2_reg[6]_i_654_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_659\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_911_n_0\,
      I1 => \max_zone_color2_reg[6]_i_912_n_0\,
      O => \max_zone_color2_reg[6]_i_659_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_660\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_913_n_0\,
      I1 => \max_zone_color2_reg[6]_i_914_n_0\,
      O => \max_zone_color2_reg[6]_i_660_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_661\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_915_n_0\,
      I1 => \max_zone_color2_reg[6]_i_916_n_0\,
      O => \max_zone_color2_reg[6]_i_661_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_662\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_917_n_0\,
      I1 => \max_zone_color2_reg[6]_i_918_n_0\,
      O => \max_zone_color2_reg[6]_i_662_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_667\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_919_n_0\,
      I1 => \max_zone_color2_reg[6]_i_920_n_0\,
      O => \max_zone_color2_reg[6]_i_667_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_668\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_921_n_0\,
      I1 => \max_zone_color2_reg[6]_i_922_n_0\,
      O => \max_zone_color2_reg[6]_i_668_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_669\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_923_n_0\,
      I1 => \max_zone_color2_reg[6]_i_924_n_0\,
      O => \max_zone_color2_reg[6]_i_669_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_166_n_0\,
      I1 => \max_zone_color2[6]_i_167_n_0\,
      O => \max_zone_color2_reg[6]_i_67_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_670\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_925_n_0\,
      I1 => \max_zone_color2_reg[6]_i_926_n_0\,
      O => \max_zone_color2_reg[6]_i_670_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_675\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_927_n_0\,
      I1 => \max_zone_color2_reg[6]_i_928_n_0\,
      O => \max_zone_color2_reg[6]_i_675_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_676\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_929_n_0\,
      I1 => \max_zone_color2_reg[6]_i_930_n_0\,
      O => \max_zone_color2_reg[6]_i_676_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_677\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_931_n_0\,
      I1 => \max_zone_color2_reg[6]_i_932_n_0\,
      O => \max_zone_color2_reg[6]_i_677_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_678\: unisim.vcomponents.MUXF8
     port map (
      I0 => \max_zone_color2_reg[6]_i_933_n_0\,
      I1 => \max_zone_color2_reg[6]_i_934_n_0\,
      O => \max_zone_color2_reg[6]_i_678_n_0\,
      S => \max_zone_color2_reg_n_0_[3]\
    );
\max_zone_color2_reg[6]_i_679\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_935_n_0\,
      I1 => \max_zone_color2[6]_i_936_n_0\,
      O => \max_zone_color2_reg[6]_i_679_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_168_n_0\,
      I1 => \max_zone_color2[6]_i_169_n_0\,
      O => \max_zone_color2_reg[6]_i_68_n_0\,
      S => \max_zone_color2_reg_n_0_[2]\
    );
\max_zone_color2_reg[6]_i_680\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_937_n_0\,
      I1 => \max_zone_color2[6]_i_938_n_0\,
      O => \max_zone_color2_reg[6]_i_680_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_681\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_939_n_0\,
      I1 => \max_zone_color2[6]_i_940_n_0\,
      O => \max_zone_color2_reg[6]_i_681_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_682\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_941_n_0\,
      I1 => \max_zone_color2[6]_i_942_n_0\,
      O => \max_zone_color2_reg[6]_i_682_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_683\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_943_n_0\,
      I1 => \max_zone_color2[6]_i_944_n_0\,
      O => \max_zone_color2_reg[6]_i_683_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_684\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_945_n_0\,
      I1 => \max_zone_color2[6]_i_946_n_0\,
      O => \max_zone_color2_reg[6]_i_684_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_685\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_947_n_0\,
      I1 => \max_zone_color2[6]_i_948_n_0\,
      O => \max_zone_color2_reg[6]_i_685_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_686\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_949_n_0\,
      I1 => \max_zone_color2[6]_i_950_n_0\,
      O => \max_zone_color2_reg[6]_i_686_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_687\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_951_n_0\,
      I1 => \max_zone_color2[6]_i_952_n_0\,
      O => \max_zone_color2_reg[6]_i_687_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_688\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_953_n_0\,
      I1 => \max_zone_color2[6]_i_954_n_0\,
      O => \max_zone_color2_reg[6]_i_688_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_689\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_955_n_0\,
      I1 => \max_zone_color2[6]_i_956_n_0\,
      O => \max_zone_color2_reg[6]_i_689_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_690\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_957_n_0\,
      I1 => \max_zone_color2[6]_i_958_n_0\,
      O => \max_zone_color2_reg[6]_i_690_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_691\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_959_n_0\,
      I1 => \max_zone_color2[6]_i_960_n_0\,
      O => \max_zone_color2_reg[6]_i_691_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_692\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_961_n_0\,
      I1 => \max_zone_color2[6]_i_962_n_0\,
      O => \max_zone_color2_reg[6]_i_692_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_693\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_963_n_0\,
      I1 => \max_zone_color2[6]_i_964_n_0\,
      O => \max_zone_color2_reg[6]_i_693_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_694\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_965_n_0\,
      I1 => \max_zone_color2[6]_i_966_n_0\,
      O => \max_zone_color2_reg[6]_i_694_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_695\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_967_n_0\,
      I1 => \max_zone_color2[6]_i_968_n_0\,
      O => \max_zone_color2_reg[6]_i_695_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_696\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_969_n_0\,
      I1 => \max_zone_color2[6]_i_970_n_0\,
      O => \max_zone_color2_reg[6]_i_696_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_697\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_971_n_0\,
      I1 => \max_zone_color2[6]_i_972_n_0\,
      O => \max_zone_color2_reg[6]_i_697_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_698\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_973_n_0\,
      I1 => \max_zone_color2[6]_i_974_n_0\,
      O => \max_zone_color2_reg[6]_i_698_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_699\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_975_n_0\,
      I1 => \max_zone_color2[6]_i_976_n_0\,
      O => \max_zone_color2_reg[6]_i_699_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_700\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_977_n_0\,
      I1 => \max_zone_color2[6]_i_978_n_0\,
      O => \max_zone_color2_reg[6]_i_700_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_701\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_979_n_0\,
      I1 => \max_zone_color2[6]_i_980_n_0\,
      O => \max_zone_color2_reg[6]_i_701_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_702\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_981_n_0\,
      I1 => \max_zone_color2[6]_i_982_n_0\,
      O => \max_zone_color2_reg[6]_i_702_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_703\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_983_n_0\,
      I1 => \max_zone_color2[6]_i_984_n_0\,
      O => \max_zone_color2_reg[6]_i_703_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_704\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_985_n_0\,
      I1 => \max_zone_color2[6]_i_986_n_0\,
      O => \max_zone_color2_reg[6]_i_704_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_705\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_987_n_0\,
      I1 => \max_zone_color2[6]_i_988_n_0\,
      O => \max_zone_color2_reg[6]_i_705_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_706\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_989_n_0\,
      I1 => \max_zone_color2[6]_i_990_n_0\,
      O => \max_zone_color2_reg[6]_i_706_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_707\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_991_n_0\,
      I1 => \max_zone_color2[6]_i_992_n_0\,
      O => \max_zone_color2_reg[6]_i_707_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_708\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_993_n_0\,
      I1 => \max_zone_color2[6]_i_994_n_0\,
      O => \max_zone_color2_reg[6]_i_708_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_709\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_995_n_0\,
      I1 => \max_zone_color2[6]_i_996_n_0\,
      O => \max_zone_color2_reg[6]_i_709_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_710\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_997_n_0\,
      I1 => \max_zone_color2[6]_i_998_n_0\,
      O => \max_zone_color2_reg[6]_i_710_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_711\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_999_n_0\,
      I1 => \max_zone_color2[6]_i_1000_n_0\,
      O => \max_zone_color2_reg[6]_i_711_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_712\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1001_n_0\,
      I1 => \max_zone_color2[6]_i_1002_n_0\,
      O => \max_zone_color2_reg[6]_i_712_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_713\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1003_n_0\,
      I1 => \max_zone_color2[6]_i_1004_n_0\,
      O => \max_zone_color2_reg[6]_i_713_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_714\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1005_n_0\,
      I1 => \max_zone_color2[6]_i_1006_n_0\,
      O => \max_zone_color2_reg[6]_i_714_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_715\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1007_n_0\,
      I1 => \max_zone_color2[6]_i_1008_n_0\,
      O => \max_zone_color2_reg[6]_i_715_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_716\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1009_n_0\,
      I1 => \max_zone_color2[6]_i_1010_n_0\,
      O => \max_zone_color2_reg[6]_i_716_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_717\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1011_n_0\,
      I1 => \max_zone_color2[6]_i_1012_n_0\,
      O => \max_zone_color2_reg[6]_i_717_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_718\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1013_n_0\,
      I1 => \max_zone_color2[6]_i_1014_n_0\,
      O => \max_zone_color2_reg[6]_i_718_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_719\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1015_n_0\,
      I1 => \max_zone_color2[6]_i_1016_n_0\,
      O => \max_zone_color2_reg[6]_i_719_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_720\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1017_n_0\,
      I1 => \max_zone_color2[6]_i_1018_n_0\,
      O => \max_zone_color2_reg[6]_i_720_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_721\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1019_n_0\,
      I1 => \max_zone_color2[6]_i_1020_n_0\,
      O => \max_zone_color2_reg[6]_i_721_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_722\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1021_n_0\,
      I1 => \max_zone_color2[6]_i_1022_n_0\,
      O => \max_zone_color2_reg[6]_i_722_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_723\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1023_n_0\,
      I1 => \max_zone_color2[6]_i_1024_n_0\,
      O => \max_zone_color2_reg[6]_i_723_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_724\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1025_n_0\,
      I1 => \max_zone_color2[6]_i_1026_n_0\,
      O => \max_zone_color2_reg[6]_i_724_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_725\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1027_n_0\,
      I1 => \max_zone_color2[6]_i_1028_n_0\,
      O => \max_zone_color2_reg[6]_i_725_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_726\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1029_n_0\,
      I1 => \max_zone_color2[6]_i_1030_n_0\,
      O => \max_zone_color2_reg[6]_i_726_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_727\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1031_n_0\,
      I1 => \max_zone_color2[6]_i_1032_n_0\,
      O => \max_zone_color2_reg[6]_i_727_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_728\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1033_n_0\,
      I1 => \max_zone_color2[6]_i_1034_n_0\,
      O => \max_zone_color2_reg[6]_i_728_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_729\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1035_n_0\,
      I1 => \max_zone_color2[6]_i_1036_n_0\,
      O => \max_zone_color2_reg[6]_i_729_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_730\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1037_n_0\,
      I1 => \max_zone_color2[6]_i_1038_n_0\,
      O => \max_zone_color2_reg[6]_i_730_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_731\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1039_n_0\,
      I1 => \max_zone_color2[6]_i_1040_n_0\,
      O => \max_zone_color2_reg[6]_i_731_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_732\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1041_n_0\,
      I1 => \max_zone_color2[6]_i_1042_n_0\,
      O => \max_zone_color2_reg[6]_i_732_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_733\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1043_n_0\,
      I1 => \max_zone_color2[6]_i_1044_n_0\,
      O => \max_zone_color2_reg[6]_i_733_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_734\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1045_n_0\,
      I1 => \max_zone_color2[6]_i_1046_n_0\,
      O => \max_zone_color2_reg[6]_i_734_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_735\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1047_n_0\,
      I1 => \max_zone_color2[6]_i_1048_n_0\,
      O => \max_zone_color2_reg[6]_i_735_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_736\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1049_n_0\,
      I1 => \max_zone_color2[6]_i_1050_n_0\,
      O => \max_zone_color2_reg[6]_i_736_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_737\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1051_n_0\,
      I1 => \max_zone_color2[6]_i_1052_n_0\,
      O => \max_zone_color2_reg[6]_i_737_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_738\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1053_n_0\,
      I1 => \max_zone_color2[6]_i_1054_n_0\,
      O => \max_zone_color2_reg[6]_i_738_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_739\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1055_n_0\,
      I1 => \max_zone_color2[6]_i_1056_n_0\,
      O => \max_zone_color2_reg[6]_i_739_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_740\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1057_n_0\,
      I1 => \max_zone_color2[6]_i_1058_n_0\,
      O => \max_zone_color2_reg[6]_i_740_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_741\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1059_n_0\,
      I1 => \max_zone_color2[6]_i_1060_n_0\,
      O => \max_zone_color2_reg[6]_i_741_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_742\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1061_n_0\,
      I1 => \max_zone_color2[6]_i_1062_n_0\,
      O => \max_zone_color2_reg[6]_i_742_n_0\,
      S => \max_zone_color2_reg[2]_rep__0_n_0\
    );
\max_zone_color2_reg[6]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_207_n_0\,
      I1 => \max_zone_color2[6]_i_208_n_0\,
      O => \max_zone_color2_reg[6]_i_86_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_209_n_0\,
      I1 => \max_zone_color2[6]_i_210_n_0\,
      O => \max_zone_color2_reg[6]_i_87_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_871\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1063_n_0\,
      I1 => \max_zone_color2[6]_i_1064_n_0\,
      O => \max_zone_color2_reg[6]_i_871_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_872\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1065_n_0\,
      I1 => \max_zone_color2[6]_i_1066_n_0\,
      O => \max_zone_color2_reg[6]_i_872_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_873\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1067_n_0\,
      I1 => \max_zone_color2[6]_i_1068_n_0\,
      O => \max_zone_color2_reg[6]_i_873_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_874\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1069_n_0\,
      I1 => \max_zone_color2[6]_i_1070_n_0\,
      O => \max_zone_color2_reg[6]_i_874_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_875\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1071_n_0\,
      I1 => \max_zone_color2[6]_i_1072_n_0\,
      O => \max_zone_color2_reg[6]_i_875_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_876\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1073_n_0\,
      I1 => \max_zone_color2[6]_i_1074_n_0\,
      O => \max_zone_color2_reg[6]_i_876_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_877\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1075_n_0\,
      I1 => \max_zone_color2[6]_i_1076_n_0\,
      O => \max_zone_color2_reg[6]_i_877_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_878\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1077_n_0\,
      I1 => \max_zone_color2[6]_i_1078_n_0\,
      O => \max_zone_color2_reg[6]_i_878_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_879\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1079_n_0\,
      I1 => \max_zone_color2[6]_i_1080_n_0\,
      O => \max_zone_color2_reg[6]_i_879_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_880\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1081_n_0\,
      I1 => \max_zone_color2[6]_i_1082_n_0\,
      O => \max_zone_color2_reg[6]_i_880_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_881\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1083_n_0\,
      I1 => \max_zone_color2[6]_i_1084_n_0\,
      O => \max_zone_color2_reg[6]_i_881_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_882\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1085_n_0\,
      I1 => \max_zone_color2[6]_i_1086_n_0\,
      O => \max_zone_color2_reg[6]_i_882_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_883\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1087_n_0\,
      I1 => \max_zone_color2[6]_i_1088_n_0\,
      O => \max_zone_color2_reg[6]_i_883_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_884\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1089_n_0\,
      I1 => \max_zone_color2[6]_i_1090_n_0\,
      O => \max_zone_color2_reg[6]_i_884_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_885\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1091_n_0\,
      I1 => \max_zone_color2[6]_i_1092_n_0\,
      O => \max_zone_color2_reg[6]_i_885_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_886\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1093_n_0\,
      I1 => \max_zone_color2[6]_i_1094_n_0\,
      O => \max_zone_color2_reg[6]_i_886_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_887\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1095_n_0\,
      I1 => \max_zone_color2[6]_i_1096_n_0\,
      O => \max_zone_color2_reg[6]_i_887_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_888\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1097_n_0\,
      I1 => \max_zone_color2[6]_i_1098_n_0\,
      O => \max_zone_color2_reg[6]_i_888_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_889\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1099_n_0\,
      I1 => \max_zone_color2[6]_i_1100_n_0\,
      O => \max_zone_color2_reg[6]_i_889_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_215_n_0\,
      I1 => \max_zone_color2[6]_i_216_n_0\,
      O => \max_zone_color2_reg[6]_i_89_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_890\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1101_n_0\,
      I1 => \max_zone_color2[6]_i_1102_n_0\,
      O => \max_zone_color2_reg[6]_i_890_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_891\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1103_n_0\,
      I1 => \max_zone_color2[6]_i_1104_n_0\,
      O => \max_zone_color2_reg[6]_i_891_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_892\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1105_n_0\,
      I1 => \max_zone_color2[6]_i_1106_n_0\,
      O => \max_zone_color2_reg[6]_i_892_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_893\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1107_n_0\,
      I1 => \max_zone_color2[6]_i_1108_n_0\,
      O => \max_zone_color2_reg[6]_i_893_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_894\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1109_n_0\,
      I1 => \max_zone_color2[6]_i_1110_n_0\,
      O => \max_zone_color2_reg[6]_i_894_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_895\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1111_n_0\,
      I1 => \max_zone_color2[6]_i_1112_n_0\,
      O => \max_zone_color2_reg[6]_i_895_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_896\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1113_n_0\,
      I1 => \max_zone_color2[6]_i_1114_n_0\,
      O => \max_zone_color2_reg[6]_i_896_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_897\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1115_n_0\,
      I1 => \max_zone_color2[6]_i_1116_n_0\,
      O => \max_zone_color2_reg[6]_i_897_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_898\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1117_n_0\,
      I1 => \max_zone_color2[6]_i_1118_n_0\,
      O => \max_zone_color2_reg[6]_i_898_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_899\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1119_n_0\,
      I1 => \max_zone_color2[6]_i_1120_n_0\,
      O => \max_zone_color2_reg[6]_i_899_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_217_n_0\,
      I1 => \max_zone_color2[6]_i_218_n_0\,
      O => \max_zone_color2_reg[6]_i_90_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_900\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1121_n_0\,
      I1 => \max_zone_color2[6]_i_1122_n_0\,
      O => \max_zone_color2_reg[6]_i_900_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_901\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1123_n_0\,
      I1 => \max_zone_color2[6]_i_1124_n_0\,
      O => \max_zone_color2_reg[6]_i_901_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_902\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1125_n_0\,
      I1 => \max_zone_color2[6]_i_1126_n_0\,
      O => \max_zone_color2_reg[6]_i_902_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_903\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1127_n_0\,
      I1 => \max_zone_color2[6]_i_1128_n_0\,
      O => \max_zone_color2_reg[6]_i_903_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_904\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1129_n_0\,
      I1 => \max_zone_color2[6]_i_1130_n_0\,
      O => \max_zone_color2_reg[6]_i_904_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_905\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1131_n_0\,
      I1 => \max_zone_color2[6]_i_1132_n_0\,
      O => \max_zone_color2_reg[6]_i_905_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_906\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1133_n_0\,
      I1 => \max_zone_color2[6]_i_1134_n_0\,
      O => \max_zone_color2_reg[6]_i_906_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_907\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1135_n_0\,
      I1 => \max_zone_color2[6]_i_1136_n_0\,
      O => \max_zone_color2_reg[6]_i_907_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_908\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1137_n_0\,
      I1 => \max_zone_color2[6]_i_1138_n_0\,
      O => \max_zone_color2_reg[6]_i_908_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_909\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1139_n_0\,
      I1 => \max_zone_color2[6]_i_1140_n_0\,
      O => \max_zone_color2_reg[6]_i_909_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_910\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1141_n_0\,
      I1 => \max_zone_color2[6]_i_1142_n_0\,
      O => \max_zone_color2_reg[6]_i_910_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_911\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1143_n_0\,
      I1 => \max_zone_color2[6]_i_1144_n_0\,
      O => \max_zone_color2_reg[6]_i_911_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_912\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1145_n_0\,
      I1 => \max_zone_color2[6]_i_1146_n_0\,
      O => \max_zone_color2_reg[6]_i_912_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_913\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1147_n_0\,
      I1 => \max_zone_color2[6]_i_1148_n_0\,
      O => \max_zone_color2_reg[6]_i_913_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_914\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1149_n_0\,
      I1 => \max_zone_color2[6]_i_1150_n_0\,
      O => \max_zone_color2_reg[6]_i_914_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_915\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1151_n_0\,
      I1 => \max_zone_color2[6]_i_1152_n_0\,
      O => \max_zone_color2_reg[6]_i_915_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_916\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1153_n_0\,
      I1 => \max_zone_color2[6]_i_1154_n_0\,
      O => \max_zone_color2_reg[6]_i_916_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_917\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1155_n_0\,
      I1 => \max_zone_color2[6]_i_1156_n_0\,
      O => \max_zone_color2_reg[6]_i_917_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_918\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1157_n_0\,
      I1 => \max_zone_color2[6]_i_1158_n_0\,
      O => \max_zone_color2_reg[6]_i_918_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_919\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1159_n_0\,
      I1 => \max_zone_color2[6]_i_1160_n_0\,
      O => \max_zone_color2_reg[6]_i_919_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_223_n_0\,
      I1 => \max_zone_color2[6]_i_224_n_0\,
      O => \max_zone_color2_reg[6]_i_92_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_920\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1161_n_0\,
      I1 => \max_zone_color2[6]_i_1162_n_0\,
      O => \max_zone_color2_reg[6]_i_920_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_921\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1163_n_0\,
      I1 => \max_zone_color2[6]_i_1164_n_0\,
      O => \max_zone_color2_reg[6]_i_921_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_922\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1165_n_0\,
      I1 => \max_zone_color2[6]_i_1166_n_0\,
      O => \max_zone_color2_reg[6]_i_922_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_923\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1167_n_0\,
      I1 => \max_zone_color2[6]_i_1168_n_0\,
      O => \max_zone_color2_reg[6]_i_923_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_924\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1169_n_0\,
      I1 => \max_zone_color2[6]_i_1170_n_0\,
      O => \max_zone_color2_reg[6]_i_924_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_925\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1171_n_0\,
      I1 => \max_zone_color2[6]_i_1172_n_0\,
      O => \max_zone_color2_reg[6]_i_925_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_926\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1173_n_0\,
      I1 => \max_zone_color2[6]_i_1174_n_0\,
      O => \max_zone_color2_reg[6]_i_926_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_927\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1175_n_0\,
      I1 => \max_zone_color2[6]_i_1176_n_0\,
      O => \max_zone_color2_reg[6]_i_927_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_928\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1177_n_0\,
      I1 => \max_zone_color2[6]_i_1178_n_0\,
      O => \max_zone_color2_reg[6]_i_928_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_929\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1179_n_0\,
      I1 => \max_zone_color2[6]_i_1180_n_0\,
      O => \max_zone_color2_reg[6]_i_929_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_225_n_0\,
      I1 => \max_zone_color2[6]_i_226_n_0\,
      O => \max_zone_color2_reg[6]_i_93_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_930\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1181_n_0\,
      I1 => \max_zone_color2[6]_i_1182_n_0\,
      O => \max_zone_color2_reg[6]_i_930_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_931\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1183_n_0\,
      I1 => \max_zone_color2[6]_i_1184_n_0\,
      O => \max_zone_color2_reg[6]_i_931_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_932\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1185_n_0\,
      I1 => \max_zone_color2[6]_i_1186_n_0\,
      O => \max_zone_color2_reg[6]_i_932_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_933\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1187_n_0\,
      I1 => \max_zone_color2[6]_i_1188_n_0\,
      O => \max_zone_color2_reg[6]_i_933_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_934\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_1189_n_0\,
      I1 => \max_zone_color2[6]_i_1190_n_0\,
      O => \max_zone_color2_reg[6]_i_934_n_0\,
      S => \max_zone_color2_reg[2]_rep__1_n_0\
    );
\max_zone_color2_reg[6]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_231_n_0\,
      I1 => \max_zone_color2[6]_i_232_n_0\,
      O => \max_zone_color2_reg[6]_i_95_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_96\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_233_n_0\,
      I1 => \max_zone_color2[6]_i_234_n_0\,
      O => \max_zone_color2_reg[6]_i_96_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_98\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_239_n_0\,
      I1 => \max_zone_color2[6]_i_240_n_0\,
      O => \max_zone_color2_reg[6]_i_98_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\max_zone_color2_reg[6]_i_99\: unisim.vcomponents.MUXF7
     port map (
      I0 => \max_zone_color2[6]_i_241_n_0\,
      I1 => \max_zone_color2[6]_i_242_n_0\,
      O => \max_zone_color2_reg[6]_i_99_n_0\,
      S => \max_zone_color2_reg[2]_rep_n_0\
    );
\o_color_spi_data[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B244"
    )
        port map (
      I0 => red_flag(4),
      I1 => red_flag(6),
      I2 => red_flag(3),
      I3 => red_flag(5),
      O => o_color_spi_data(6)
    );
\o_color_spi_data[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => red_flag(4),
      I1 => red_flag(5),
      I2 => red_flag(6),
      O => o_color_spi_data(7)
    );
\o_color_spi_data[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CC6311863318CC6"
    )
        port map (
      I0 => blue_flag(4),
      I1 => blue_flag(1),
      I2 => blue_flag(2),
      I3 => blue_flag(6),
      I4 => blue_flag(5),
      I5 => blue_flag(3),
      O => o_color_spi_data(9)
    );
\o_color_spi_data[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A52994A552944A52"
    )
        port map (
      I0 => blue_flag(4),
      I1 => blue_flag(1),
      I2 => blue_flag(2),
      I3 => blue_flag(3),
      I4 => blue_flag(5),
      I5 => blue_flag(6),
      O => o_color_spi_data(10)
    );
\o_color_spi_data[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1042841008214208"
    )
        port map (
      I0 => blue_flag(4),
      I1 => blue_flag(1),
      I2 => blue_flag(2),
      I3 => blue_flag(5),
      I4 => blue_flag(3),
      I5 => blue_flag(6),
      O => o_color_spi_data(11)
    );
\o_color_spi_data[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CC6311863318CC6"
    )
        port map (
      I0 => red_flag(4),
      I1 => red_flag(1),
      I2 => red_flag(2),
      I3 => red_flag(6),
      I4 => red_flag(5),
      I5 => red_flag(3),
      O => o_color_spi_data(1)
    );
\o_color_spi_data[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400AFDD4AFFD400A"
    )
        port map (
      I0 => blue_flag(4),
      I1 => blue_flag(1),
      I2 => blue_flag(2),
      I3 => blue_flag(6),
      I4 => blue_flag(5),
      I5 => blue_flag(3),
      O => o_color_spi_data(12)
    );
\o_color_spi_data[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"58E55A58"
    )
        port map (
      I0 => blue_flag(4),
      I1 => blue_flag(2),
      I2 => blue_flag(6),
      I3 => blue_flag(3),
      I4 => blue_flag(5),
      O => o_color_spi_data(13)
    );
\o_color_spi_data[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B244"
    )
        port map (
      I0 => blue_flag(4),
      I1 => blue_flag(6),
      I2 => blue_flag(3),
      I3 => blue_flag(5),
      O => o_color_spi_data(14)
    );
\o_color_spi_data[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => blue_flag(4),
      I1 => blue_flag(5),
      I2 => blue_flag(6),
      O => o_color_spi_data(15)
    );
\o_color_spi_data[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A52994A552944A52"
    )
        port map (
      I0 => red_flag(4),
      I1 => red_flag(1),
      I2 => red_flag(2),
      I3 => red_flag(3),
      I4 => red_flag(5),
      I5 => red_flag(6),
      O => o_color_spi_data(2)
    );
\o_color_spi_data[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1042841008214208"
    )
        port map (
      I0 => red_flag(4),
      I1 => red_flag(1),
      I2 => red_flag(2),
      I3 => red_flag(5),
      I4 => red_flag(3),
      I5 => red_flag(6),
      O => o_color_spi_data(3)
    );
\o_color_spi_data[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400AFDD4AFFD400A"
    )
        port map (
      I0 => red_flag(4),
      I1 => red_flag(1),
      I2 => red_flag(2),
      I3 => red_flag(6),
      I4 => red_flag(5),
      I5 => red_flag(3),
      O => o_color_spi_data(4)
    );
\o_color_spi_data[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"58E55A58"
    )
        port map (
      I0 => red_flag(4),
      I1 => red_flag(2),
      I2 => red_flag(6),
      I3 => red_flag(3),
      I4 => red_flag(5),
      O => o_color_spi_data(5)
    );
\red_flag_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \blue_flag[0]_i_2_n_0\,
      D => \max_zone_color2_reg_n_0_[0]\,
      Q => o_color_spi_data(0),
      R => u_color_detect_n_1
    );
\red_flag_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \blue_flag[0]_i_2_n_0\,
      D => \max_zone_color2_reg_n_0_[1]\,
      Q => red_flag(1),
      R => u_color_detect_n_1
    );
\red_flag_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \blue_flag[0]_i_2_n_0\,
      D => \max_zone_color2_reg_n_0_[2]\,
      Q => red_flag(2),
      R => u_color_detect_n_1
    );
\red_flag_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \blue_flag[0]_i_2_n_0\,
      D => \max_zone_color2_reg_n_0_[3]\,
      Q => red_flag(3),
      R => u_color_detect_n_1
    );
\red_flag_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \blue_flag[0]_i_2_n_0\,
      D => \max_zone_color2_reg_n_0_[4]\,
      Q => red_flag(4),
      R => u_color_detect_n_1
    );
\red_flag_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \blue_flag[0]_i_2_n_0\,
      D => \max_zone_color2_reg_n_0_[5]\,
      Q => red_flag(5),
      R => u_color_detect_n_1
    );
\red_flag_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \blue_flag[0]_i_2_n_0\,
      D => \max_zone_color2_reg_n_0_[6]\,
      Q => red_flag(6),
      R => u_color_detect_n_1
    );
u_color_detect: entity work.system_AXI4_HandSignal_0_0_rgb_color_detect
     port map (
      CO(0) => CO(0),
      SR(0) => u_color_detect_n_1,
      aresetn => aresetn,
      \hist_blue_reg[0]_0\(0) => \hist_blue_reg[0]\(0),
      \hist_red_reg[0]_0\(0) => \hist_red_reg[0]\(0),
      \hist_red_reg[0]_1\(0) => \hist_red_reg[0]_0\(0),
      is_color1 => is_color1,
      is_color2 => is_color2,
      max_zone_color1 => max_zone_color1,
      \max_zone_color1_reg[0]_rep__1\(0) => \max_zone_color1_reg[6]_i_3_n_0\,
      max_zone_color2 => max_zone_color2,
      \max_zone_color2_reg[0]_rep__1\(0) => \max_zone_color2_reg[6]_i_2_n_0\,
      pclk => pclk,
      s_axis_tdata(15 downto 0) => s_axis_tdata(15 downto 0),
      s_axis_tvalid => s_axis_tvalid
    );
\v_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => v_cnt_reg(0),
      O => p_0_in(0)
    );
\v_cnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => s_axis_tlast,
      O => \^e\(0)
    );
\v_cnt[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => v_cnt_reg(8),
      I1 => v_cnt_reg(6),
      I2 => \v_cnt[10]_i_3_n_0\,
      I3 => v_cnt_reg(7),
      I4 => v_cnt_reg(9),
      I5 => v_cnt_reg(10),
      O => p_0_in(10)
    );
\v_cnt[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => v_cnt_reg(5),
      I1 => v_cnt_reg(3),
      I2 => v_cnt_reg(1),
      I3 => v_cnt_reg(0),
      I4 => v_cnt_reg(2),
      I5 => v_cnt_reg(4),
      O => \v_cnt[10]_i_3_n_0\
    );
\v_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => v_cnt_reg(0),
      I1 => v_cnt_reg(1),
      O => p_0_in(1)
    );
\v_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => v_cnt_reg(0),
      I1 => v_cnt_reg(1),
      I2 => v_cnt_reg(2),
      O => \v_cnt[2]_i_1_n_0\
    );
\v_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => v_cnt_reg(1),
      I1 => v_cnt_reg(0),
      I2 => v_cnt_reg(2),
      I3 => v_cnt_reg(3),
      O => p_0_in(3)
    );
\v_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => v_cnt_reg(2),
      I1 => v_cnt_reg(0),
      I2 => v_cnt_reg(1),
      I3 => v_cnt_reg(3),
      I4 => v_cnt_reg(4),
      O => p_0_in(4)
    );
\v_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => v_cnt_reg(3),
      I1 => v_cnt_reg(1),
      I2 => v_cnt_reg(0),
      I3 => v_cnt_reg(2),
      I4 => v_cnt_reg(4),
      I5 => v_cnt_reg(5),
      O => p_0_in(5)
    );
\v_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => v_cnt_reg(4),
      I1 => v_cnt_reg(2),
      I2 => \v_cnt[6]_i_2_n_0\,
      I3 => v_cnt_reg(3),
      I4 => v_cnt_reg(5),
      I5 => v_cnt_reg(6),
      O => p_0_in(6)
    );
\v_cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => v_cnt_reg(1),
      I1 => v_cnt_reg(0),
      O => \v_cnt[6]_i_2_n_0\
    );
\v_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \v_cnt[10]_i_3_n_0\,
      I1 => v_cnt_reg(6),
      I2 => v_cnt_reg(7),
      O => p_0_in(7)
    );
\v_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => v_cnt_reg(6),
      I1 => \v_cnt[10]_i_3_n_0\,
      I2 => v_cnt_reg(7),
      I3 => v_cnt_reg(8),
      O => p_0_in(8)
    );
\v_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => v_cnt_reg(7),
      I1 => \v_cnt[10]_i_3_n_0\,
      I2 => v_cnt_reg(6),
      I3 => v_cnt_reg(8),
      I4 => v_cnt_reg(9),
      O => p_0_in(9)
    );
\v_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \^e\(0),
      D => p_0_in(0),
      Q => v_cnt_reg(0),
      R => \^s_axis_tuser_0\
    );
\v_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \^e\(0),
      D => p_0_in(10),
      Q => v_cnt_reg(10),
      R => \^s_axis_tuser_0\
    );
\v_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \^e\(0),
      D => p_0_in(1),
      Q => v_cnt_reg(1),
      R => \^s_axis_tuser_0\
    );
\v_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \^e\(0),
      D => \v_cnt[2]_i_1_n_0\,
      Q => v_cnt_reg(2),
      R => \^s_axis_tuser_0\
    );
\v_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \^e\(0),
      D => p_0_in(3),
      Q => v_cnt_reg(3),
      R => \^s_axis_tuser_0\
    );
\v_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \^e\(0),
      D => p_0_in(4),
      Q => v_cnt_reg(4),
      R => \^s_axis_tuser_0\
    );
\v_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \^e\(0),
      D => p_0_in(5),
      Q => v_cnt_reg(5),
      R => \^s_axis_tuser_0\
    );
\v_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \^e\(0),
      D => p_0_in(6),
      Q => v_cnt_reg(6),
      R => \^s_axis_tuser_0\
    );
\v_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \^e\(0),
      D => p_0_in(7),
      Q => v_cnt_reg(7),
      R => \^s_axis_tuser_0\
    );
\v_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \^e\(0),
      D => p_0_in(8),
      Q => v_cnt_reg(8),
      R => \^s_axis_tuser_0\
    );
\v_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \^e\(0),
      D => p_0_in(9),
      Q => v_cnt_reg(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color1[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111DDD1D"
    )
        port map (
      I0 => \zone_count_color1_reg[1][0]_i_2_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1_reg[1][0]_i_3_n_0\,
      I3 => zone_id(2),
      I4 => \zone_count_color1_reg[1][0]_i_4_n_0\,
      O => max_zone_color11(0)
    );
\zone_count_color1[1][0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][0]\,
      I1 => \zone_count_color1_reg_n_0_[78][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][0]\,
      O => \zone_count_color1[1][0]_i_10_n_0\
    );
\zone_count_color1[1][0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zone_count_color1[1][0]_i_19_n_0\,
      I1 => zone_id(1),
      I2 => \zone_count_color1[1][0]_i_20_n_0\,
      O => \zone_count_color1[1][0]_i_11_n_0\
    );
\zone_count_color1[1][0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zone_count_color1[1][0]_i_21_n_0\,
      I1 => zone_id(1),
      I2 => \zone_count_color1[1][0]_i_22_n_0\,
      O => \zone_count_color1[1][0]_i_12_n_0\
    );
\zone_count_color1[1][0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zone_count_color1[1][0]_i_23_n_0\,
      I1 => zone_id(1),
      I2 => \zone_count_color1[1][0]_i_24_n_0\,
      O => \zone_count_color1[1][0]_i_13_n_0\
    );
\zone_count_color1[1][0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zone_count_color1[1][0]_i_25_n_0\,
      I1 => zone_id(1),
      I2 => \zone_count_color1[1][0]_i_26_n_0\,
      O => \zone_count_color1[1][0]_i_14_n_0\
    );
\zone_count_color1[1][0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zone_count_color1[1][0]_i_27_n_0\,
      I1 => zone_id(1),
      I2 => \zone_count_color1[1][0]_i_28_n_0\,
      O => \zone_count_color1[1][0]_i_15_n_0\
    );
\zone_count_color1[1][0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zone_count_color1[1][0]_i_29_n_0\,
      I1 => zone_id(1),
      I2 => \zone_count_color1[1][0]_i_30_n_0\,
      O => \zone_count_color1[1][0]_i_16_n_0\
    );
\zone_count_color1[1][0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zone_count_color1[1][0]_i_31_n_0\,
      I1 => zone_id(1),
      I2 => \zone_count_color1[1][0]_i_32_n_0\,
      O => \zone_count_color1[1][0]_i_17_n_0\
    );
\zone_count_color1[1][0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zone_count_color1[1][0]_i_33_n_0\,
      I1 => zone_id(1),
      I2 => \zone_count_color1[1][0]_i_34_n_0\,
      O => \zone_count_color1[1][0]_i_18_n_0\
    );
\zone_count_color1[1][0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][0]\,
      I1 => \zone_count_color1_reg_n_0_[30][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][0]\,
      O => \zone_count_color1[1][0]_i_19_n_0\
    );
\zone_count_color1[1][0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][0]\,
      I1 => \zone_count_color1_reg_n_0_[26][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][0]\,
      O => \zone_count_color1[1][0]_i_20_n_0\
    );
\zone_count_color1[1][0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][0]\,
      I1 => \zone_count_color1_reg_n_0_[22][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][0]\,
      O => \zone_count_color1[1][0]_i_21_n_0\
    );
\zone_count_color1[1][0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][0]\,
      I1 => \zone_count_color1_reg_n_0_[18][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][0]\,
      O => \zone_count_color1[1][0]_i_22_n_0\
    );
\zone_count_color1[1][0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][0]\,
      I1 => \zone_count_color1_reg_n_0_[14][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][0]\,
      O => \zone_count_color1[1][0]_i_23_n_0\
    );
\zone_count_color1[1][0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][0]\,
      I1 => \zone_count_color1_reg_n_0_[10][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][0]\,
      O => \zone_count_color1[1][0]_i_24_n_0\
    );
\zone_count_color1[1][0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][0]\,
      I1 => \zone_count_color1_reg_n_0_[6][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][0]\,
      O => \zone_count_color1[1][0]_i_25_n_0\
    );
\zone_count_color1[1][0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][0]\,
      I1 => \zone_count_color1_reg_n_0_[2][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][0]\,
      O => \zone_count_color1[1][0]_i_26_n_0\
    );
\zone_count_color1[1][0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][0]\,
      I1 => \zone_count_color1_reg_n_0_[62][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][0]\,
      O => \zone_count_color1[1][0]_i_27_n_0\
    );
\zone_count_color1[1][0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][0]\,
      I1 => \zone_count_color1_reg_n_0_[58][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][0]\,
      O => \zone_count_color1[1][0]_i_28_n_0\
    );
\zone_count_color1[1][0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][0]\,
      I1 => \zone_count_color1_reg_n_0_[54][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][0]\,
      O => \zone_count_color1[1][0]_i_29_n_0\
    );
\zone_count_color1[1][0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][0]\,
      I1 => \zone_count_color1_reg_n_0_[50][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][0]\,
      O => \zone_count_color1[1][0]_i_30_n_0\
    );
\zone_count_color1[1][0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][0]\,
      I1 => \zone_count_color1_reg_n_0_[46][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][0]\,
      O => \zone_count_color1[1][0]_i_31_n_0\
    );
\zone_count_color1[1][0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][0]\,
      I1 => \zone_count_color1_reg_n_0_[42][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][0]\,
      O => \zone_count_color1[1][0]_i_32_n_0\
    );
\zone_count_color1[1][0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][0]\,
      I1 => \zone_count_color1_reg_n_0_[38][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][0]\,
      O => \zone_count_color1[1][0]_i_33_n_0\
    );
\zone_count_color1[1][0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][0]\,
      I1 => \zone_count_color1_reg_n_0_[34][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][0]\,
      O => \zone_count_color1[1][0]_i_34_n_0\
    );
\zone_count_color1[1][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1[1][0]_i_11_n_0\,
      I1 => \zone_count_color1[1][0]_i_12_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1[1][0]_i_13_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1[1][0]_i_14_n_0\,
      O => \zone_count_color1[1][0]_i_5_n_0\
    );
\zone_count_color1[1][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1[1][0]_i_15_n_0\,
      I1 => \zone_count_color1[1][0]_i_16_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1[1][0]_i_17_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1[1][0]_i_18_n_0\,
      O => \zone_count_color1[1][0]_i_6_n_0\
    );
\zone_count_color1[1][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][0]\,
      I1 => \zone_count_color1_reg_n_0_[66][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][0]\,
      O => \zone_count_color1[1][0]_i_7_n_0\
    );
\zone_count_color1[1][0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][0]\,
      I1 => \zone_count_color1_reg_n_0_[70][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][0]\,
      O => \zone_count_color1[1][0]_i_8_n_0\
    );
\zone_count_color1[1][0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][0]\,
      I1 => \zone_count_color1_reg_n_0_[74][0]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][0]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][0]\,
      O => \zone_count_color1[1][0]_i_9_n_0\
    );
\zone_count_color1[1][12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][12]_i_30_n_0\,
      I1 => \zone_count_color1_reg[1][12]_i_31_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][12]_i_32_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][12]_i_33_n_0\,
      O => \zone_count_color1[1][12]_i_10_n_0\
    );
\zone_count_color1[1][12]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][10]\,
      I1 => \zone_count_color1_reg_n_0_[74][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][10]\,
      O => \zone_count_color1[1][12]_i_100_n_0\
    );
\zone_count_color1[1][12]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][10]\,
      I1 => \zone_count_color1_reg_n_0_[78][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][10]\,
      O => \zone_count_color1[1][12]_i_101_n_0\
    );
\zone_count_color1[1][12]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][10]\,
      I1 => \zone_count_color1_reg_n_0_[58][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][10]\,
      O => \zone_count_color1[1][12]_i_102_n_0\
    );
\zone_count_color1[1][12]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][10]\,
      I1 => \zone_count_color1_reg_n_0_[62][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][10]\,
      O => \zone_count_color1[1][12]_i_103_n_0\
    );
\zone_count_color1[1][12]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][10]\,
      I1 => \zone_count_color1_reg_n_0_[50][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][10]\,
      O => \zone_count_color1[1][12]_i_104_n_0\
    );
\zone_count_color1[1][12]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][10]\,
      I1 => \zone_count_color1_reg_n_0_[54][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][10]\,
      O => \zone_count_color1[1][12]_i_105_n_0\
    );
\zone_count_color1[1][12]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][10]\,
      I1 => \zone_count_color1_reg_n_0_[42][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][10]\,
      O => \zone_count_color1[1][12]_i_106_n_0\
    );
\zone_count_color1[1][12]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][10]\,
      I1 => \zone_count_color1_reg_n_0_[46][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][10]\,
      O => \zone_count_color1[1][12]_i_107_n_0\
    );
\zone_count_color1[1][12]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][10]\,
      I1 => \zone_count_color1_reg_n_0_[34][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][10]\,
      O => \zone_count_color1[1][12]_i_108_n_0\
    );
\zone_count_color1[1][12]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][10]\,
      I1 => \zone_count_color1_reg_n_0_[38][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][10]\,
      O => \zone_count_color1[1][12]_i_109_n_0\
    );
\zone_count_color1[1][12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][12]_i_34_n_0\,
      I1 => \zone_count_color1_reg[1][12]_i_35_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][12]_i_36_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][12]_i_37_n_0\,
      O => \zone_count_color1[1][12]_i_11_n_0\
    );
\zone_count_color1[1][12]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][10]\,
      I1 => \zone_count_color1_reg_n_0_[26][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][10]\,
      O => \zone_count_color1[1][12]_i_110_n_0\
    );
\zone_count_color1[1][12]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][10]\,
      I1 => \zone_count_color1_reg_n_0_[30][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][10]\,
      O => \zone_count_color1[1][12]_i_111_n_0\
    );
\zone_count_color1[1][12]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][10]\,
      I1 => \zone_count_color1_reg_n_0_[18][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][10]\,
      O => \zone_count_color1[1][12]_i_112_n_0\
    );
\zone_count_color1[1][12]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][10]\,
      I1 => \zone_count_color1_reg_n_0_[22][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][10]\,
      O => \zone_count_color1[1][12]_i_113_n_0\
    );
\zone_count_color1[1][12]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][10]\,
      I1 => \zone_count_color1_reg_n_0_[10][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][10]\,
      O => \zone_count_color1[1][12]_i_114_n_0\
    );
\zone_count_color1[1][12]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][10]\,
      I1 => \zone_count_color1_reg_n_0_[14][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][10]\,
      O => \zone_count_color1[1][12]_i_115_n_0\
    );
\zone_count_color1[1][12]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][10]\,
      I1 => \zone_count_color1_reg_n_0_[2][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][10]\,
      O => \zone_count_color1[1][12]_i_116_n_0\
    );
\zone_count_color1[1][12]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][10]\,
      I1 => \zone_count_color1_reg_n_0_[6][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][10]\,
      O => \zone_count_color1[1][12]_i_117_n_0\
    );
\zone_count_color1[1][12]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][9]\,
      I1 => \zone_count_color1_reg_n_0_[66][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][9]\,
      O => \zone_count_color1[1][12]_i_118_n_0\
    );
\zone_count_color1[1][12]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][9]\,
      I1 => \zone_count_color1_reg_n_0_[70][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][9]\,
      O => \zone_count_color1[1][12]_i_119_n_0\
    );
\zone_count_color1[1][12]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][9]\,
      I1 => \zone_count_color1_reg_n_0_[74][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][9]\,
      O => \zone_count_color1[1][12]_i_120_n_0\
    );
\zone_count_color1[1][12]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][9]\,
      I1 => \zone_count_color1_reg_n_0_[78][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][9]\,
      O => \zone_count_color1[1][12]_i_121_n_0\
    );
\zone_count_color1[1][12]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][9]\,
      I1 => \zone_count_color1_reg_n_0_[58][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][9]\,
      O => \zone_count_color1[1][12]_i_122_n_0\
    );
\zone_count_color1[1][12]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][9]\,
      I1 => \zone_count_color1_reg_n_0_[62][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][9]\,
      O => \zone_count_color1[1][12]_i_123_n_0\
    );
\zone_count_color1[1][12]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][9]\,
      I1 => \zone_count_color1_reg_n_0_[50][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][9]\,
      O => \zone_count_color1[1][12]_i_124_n_0\
    );
\zone_count_color1[1][12]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][9]\,
      I1 => \zone_count_color1_reg_n_0_[54][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][9]\,
      O => \zone_count_color1[1][12]_i_125_n_0\
    );
\zone_count_color1[1][12]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][9]\,
      I1 => \zone_count_color1_reg_n_0_[42][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][9]\,
      O => \zone_count_color1[1][12]_i_126_n_0\
    );
\zone_count_color1[1][12]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][9]\,
      I1 => \zone_count_color1_reg_n_0_[46][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][9]\,
      O => \zone_count_color1[1][12]_i_127_n_0\
    );
\zone_count_color1[1][12]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][9]\,
      I1 => \zone_count_color1_reg_n_0_[34][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][9]\,
      O => \zone_count_color1[1][12]_i_128_n_0\
    );
\zone_count_color1[1][12]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][9]\,
      I1 => \zone_count_color1_reg_n_0_[38][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][9]\,
      O => \zone_count_color1[1][12]_i_129_n_0\
    );
\zone_count_color1[1][12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][12]_i_40_n_0\,
      I1 => \zone_count_color1_reg[1][12]_i_41_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][12]_i_42_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][12]_i_43_n_0\,
      O => \zone_count_color1[1][12]_i_13_n_0\
    );
\zone_count_color1[1][12]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][9]\,
      I1 => \zone_count_color1_reg_n_0_[26][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][9]\,
      O => \zone_count_color1[1][12]_i_130_n_0\
    );
\zone_count_color1[1][12]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][9]\,
      I1 => \zone_count_color1_reg_n_0_[30][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][9]\,
      O => \zone_count_color1[1][12]_i_131_n_0\
    );
\zone_count_color1[1][12]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][9]\,
      I1 => \zone_count_color1_reg_n_0_[18][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][9]\,
      O => \zone_count_color1[1][12]_i_132_n_0\
    );
\zone_count_color1[1][12]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][9]\,
      I1 => \zone_count_color1_reg_n_0_[22][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][9]\,
      O => \zone_count_color1[1][12]_i_133_n_0\
    );
\zone_count_color1[1][12]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][9]\,
      I1 => \zone_count_color1_reg_n_0_[10][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][9]\,
      O => \zone_count_color1[1][12]_i_134_n_0\
    );
\zone_count_color1[1][12]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][9]\,
      I1 => \zone_count_color1_reg_n_0_[14][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][9]\,
      O => \zone_count_color1[1][12]_i_135_n_0\
    );
\zone_count_color1[1][12]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][9]\,
      I1 => \zone_count_color1_reg_n_0_[2][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][9]\,
      O => \zone_count_color1[1][12]_i_136_n_0\
    );
\zone_count_color1[1][12]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][9]\,
      I1 => \zone_count_color1_reg_n_0_[6][9]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][9]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][9]\,
      O => \zone_count_color1[1][12]_i_137_n_0\
    );
\zone_count_color1[1][12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][12]_i_44_n_0\,
      I1 => \zone_count_color1_reg[1][12]_i_45_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][12]_i_46_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][12]_i_47_n_0\,
      O => \zone_count_color1[1][12]_i_14_n_0\
    );
\zone_count_color1[1][12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][12]_i_50_n_0\,
      I1 => \zone_count_color1_reg[1][12]_i_51_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][12]_i_52_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][12]_i_53_n_0\,
      O => \zone_count_color1[1][12]_i_16_n_0\
    );
\zone_count_color1[1][12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][12]_i_54_n_0\,
      I1 => \zone_count_color1_reg[1][12]_i_55_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][12]_i_56_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][12]_i_57_n_0\,
      O => \zone_count_color1[1][12]_i_17_n_0\
    );
\zone_count_color1[1][12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][12]_i_6_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][12]_i_7_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][12]_i_8_n_0\,
      O => zone_count_color1(12)
    );
\zone_count_color1[1][12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][12]_i_9_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][12]_i_10_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][12]_i_11_n_0\,
      O => zone_count_color1(11)
    );
\zone_count_color1[1][12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][12]_i_12_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][12]_i_13_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][12]_i_14_n_0\,
      O => zone_count_color1(10)
    );
\zone_count_color1[1][12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][12]_i_15_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][12]_i_16_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][12]_i_17_n_0\,
      O => zone_count_color1(9)
    );
\zone_count_color1[1][12]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][12]\,
      I1 => \zone_count_color1_reg_n_0_[66][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][12]\,
      O => \zone_count_color1[1][12]_i_58_n_0\
    );
\zone_count_color1[1][12]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][12]\,
      I1 => \zone_count_color1_reg_n_0_[70][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][12]\,
      O => \zone_count_color1[1][12]_i_59_n_0\
    );
\zone_count_color1[1][12]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][12]\,
      I1 => \zone_count_color1_reg_n_0_[74][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][12]\,
      O => \zone_count_color1[1][12]_i_60_n_0\
    );
\zone_count_color1[1][12]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][12]\,
      I1 => \zone_count_color1_reg_n_0_[78][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][12]\,
      O => \zone_count_color1[1][12]_i_61_n_0\
    );
\zone_count_color1[1][12]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][12]\,
      I1 => \zone_count_color1_reg_n_0_[58][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][12]\,
      O => \zone_count_color1[1][12]_i_62_n_0\
    );
\zone_count_color1[1][12]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][12]\,
      I1 => \zone_count_color1_reg_n_0_[62][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][12]\,
      O => \zone_count_color1[1][12]_i_63_n_0\
    );
\zone_count_color1[1][12]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][12]\,
      I1 => \zone_count_color1_reg_n_0_[50][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][12]\,
      O => \zone_count_color1[1][12]_i_64_n_0\
    );
\zone_count_color1[1][12]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][12]\,
      I1 => \zone_count_color1_reg_n_0_[54][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][12]\,
      O => \zone_count_color1[1][12]_i_65_n_0\
    );
\zone_count_color1[1][12]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][12]\,
      I1 => \zone_count_color1_reg_n_0_[42][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][12]\,
      O => \zone_count_color1[1][12]_i_66_n_0\
    );
\zone_count_color1[1][12]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][12]\,
      I1 => \zone_count_color1_reg_n_0_[46][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][12]\,
      O => \zone_count_color1[1][12]_i_67_n_0\
    );
\zone_count_color1[1][12]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][12]\,
      I1 => \zone_count_color1_reg_n_0_[34][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][12]\,
      O => \zone_count_color1[1][12]_i_68_n_0\
    );
\zone_count_color1[1][12]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][12]\,
      I1 => \zone_count_color1_reg_n_0_[38][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][12]\,
      O => \zone_count_color1[1][12]_i_69_n_0\
    );
\zone_count_color1[1][12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][12]_i_20_n_0\,
      I1 => \zone_count_color1_reg[1][12]_i_21_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][12]_i_22_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][12]_i_23_n_0\,
      O => \zone_count_color1[1][12]_i_7_n_0\
    );
\zone_count_color1[1][12]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][12]\,
      I1 => \zone_count_color1_reg_n_0_[26][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][12]\,
      O => \zone_count_color1[1][12]_i_70_n_0\
    );
\zone_count_color1[1][12]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][12]\,
      I1 => \zone_count_color1_reg_n_0_[30][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][12]\,
      O => \zone_count_color1[1][12]_i_71_n_0\
    );
\zone_count_color1[1][12]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][12]\,
      I1 => \zone_count_color1_reg_n_0_[18][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][12]\,
      O => \zone_count_color1[1][12]_i_72_n_0\
    );
\zone_count_color1[1][12]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][12]\,
      I1 => \zone_count_color1_reg_n_0_[22][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][12]\,
      O => \zone_count_color1[1][12]_i_73_n_0\
    );
\zone_count_color1[1][12]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][12]\,
      I1 => \zone_count_color1_reg_n_0_[10][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][12]\,
      O => \zone_count_color1[1][12]_i_74_n_0\
    );
\zone_count_color1[1][12]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][12]\,
      I1 => \zone_count_color1_reg_n_0_[14][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][12]\,
      O => \zone_count_color1[1][12]_i_75_n_0\
    );
\zone_count_color1[1][12]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][12]\,
      I1 => \zone_count_color1_reg_n_0_[2][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][12]\,
      O => \zone_count_color1[1][12]_i_76_n_0\
    );
\zone_count_color1[1][12]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][12]\,
      I1 => \zone_count_color1_reg_n_0_[6][12]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][12]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][12]\,
      O => \zone_count_color1[1][12]_i_77_n_0\
    );
\zone_count_color1[1][12]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][11]\,
      I1 => \zone_count_color1_reg_n_0_[66][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][11]\,
      O => \zone_count_color1[1][12]_i_78_n_0\
    );
\zone_count_color1[1][12]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][11]\,
      I1 => \zone_count_color1_reg_n_0_[70][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][11]\,
      O => \zone_count_color1[1][12]_i_79_n_0\
    );
\zone_count_color1[1][12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][12]_i_24_n_0\,
      I1 => \zone_count_color1_reg[1][12]_i_25_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][12]_i_26_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][12]_i_27_n_0\,
      O => \zone_count_color1[1][12]_i_8_n_0\
    );
\zone_count_color1[1][12]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][11]\,
      I1 => \zone_count_color1_reg_n_0_[74][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][11]\,
      O => \zone_count_color1[1][12]_i_80_n_0\
    );
\zone_count_color1[1][12]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][11]\,
      I1 => \zone_count_color1_reg_n_0_[78][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][11]\,
      O => \zone_count_color1[1][12]_i_81_n_0\
    );
\zone_count_color1[1][12]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][11]\,
      I1 => \zone_count_color1_reg_n_0_[58][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][11]\,
      O => \zone_count_color1[1][12]_i_82_n_0\
    );
\zone_count_color1[1][12]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][11]\,
      I1 => \zone_count_color1_reg_n_0_[62][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][11]\,
      O => \zone_count_color1[1][12]_i_83_n_0\
    );
\zone_count_color1[1][12]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][11]\,
      I1 => \zone_count_color1_reg_n_0_[50][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][11]\,
      O => \zone_count_color1[1][12]_i_84_n_0\
    );
\zone_count_color1[1][12]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][11]\,
      I1 => \zone_count_color1_reg_n_0_[54][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][11]\,
      O => \zone_count_color1[1][12]_i_85_n_0\
    );
\zone_count_color1[1][12]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][11]\,
      I1 => \zone_count_color1_reg_n_0_[42][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][11]\,
      O => \zone_count_color1[1][12]_i_86_n_0\
    );
\zone_count_color1[1][12]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][11]\,
      I1 => \zone_count_color1_reg_n_0_[46][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][11]\,
      O => \zone_count_color1[1][12]_i_87_n_0\
    );
\zone_count_color1[1][12]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][11]\,
      I1 => \zone_count_color1_reg_n_0_[34][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][11]\,
      O => \zone_count_color1[1][12]_i_88_n_0\
    );
\zone_count_color1[1][12]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][11]\,
      I1 => \zone_count_color1_reg_n_0_[38][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][11]\,
      O => \zone_count_color1[1][12]_i_89_n_0\
    );
\zone_count_color1[1][12]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][11]\,
      I1 => \zone_count_color1_reg_n_0_[26][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][11]\,
      O => \zone_count_color1[1][12]_i_90_n_0\
    );
\zone_count_color1[1][12]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][11]\,
      I1 => \zone_count_color1_reg_n_0_[30][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][11]\,
      O => \zone_count_color1[1][12]_i_91_n_0\
    );
\zone_count_color1[1][12]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][11]\,
      I1 => \zone_count_color1_reg_n_0_[18][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][11]\,
      O => \zone_count_color1[1][12]_i_92_n_0\
    );
\zone_count_color1[1][12]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][11]\,
      I1 => \zone_count_color1_reg_n_0_[22][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][11]\,
      O => \zone_count_color1[1][12]_i_93_n_0\
    );
\zone_count_color1[1][12]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][11]\,
      I1 => \zone_count_color1_reg_n_0_[10][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][11]\,
      O => \zone_count_color1[1][12]_i_94_n_0\
    );
\zone_count_color1[1][12]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][11]\,
      I1 => \zone_count_color1_reg_n_0_[14][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][11]\,
      O => \zone_count_color1[1][12]_i_95_n_0\
    );
\zone_count_color1[1][12]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][11]\,
      I1 => \zone_count_color1_reg_n_0_[2][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][11]\,
      O => \zone_count_color1[1][12]_i_96_n_0\
    );
\zone_count_color1[1][12]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][11]\,
      I1 => \zone_count_color1_reg_n_0_[6][11]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][11]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][11]\,
      O => \zone_count_color1[1][12]_i_97_n_0\
    );
\zone_count_color1[1][12]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][10]\,
      I1 => \zone_count_color1_reg_n_0_[66][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][10]\,
      O => \zone_count_color1[1][12]_i_98_n_0\
    );
\zone_count_color1[1][12]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][10]\,
      I1 => \zone_count_color1_reg_n_0_[70][10]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][10]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][10]\,
      O => \zone_count_color1[1][12]_i_99_n_0\
    );
\zone_count_color1[1][16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][16]_i_30_n_0\,
      I1 => \zone_count_color1_reg[1][16]_i_31_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][16]_i_32_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][16]_i_33_n_0\,
      O => \zone_count_color1[1][16]_i_10_n_0\
    );
\zone_count_color1[1][16]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][14]\,
      I1 => \zone_count_color1_reg_n_0_[74][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][14]\,
      O => \zone_count_color1[1][16]_i_100_n_0\
    );
\zone_count_color1[1][16]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][14]\,
      I1 => \zone_count_color1_reg_n_0_[78][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][14]\,
      O => \zone_count_color1[1][16]_i_101_n_0\
    );
\zone_count_color1[1][16]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][14]\,
      I1 => \zone_count_color1_reg_n_0_[58][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][14]\,
      O => \zone_count_color1[1][16]_i_102_n_0\
    );
\zone_count_color1[1][16]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][14]\,
      I1 => \zone_count_color1_reg_n_0_[62][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][14]\,
      O => \zone_count_color1[1][16]_i_103_n_0\
    );
\zone_count_color1[1][16]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][14]\,
      I1 => \zone_count_color1_reg_n_0_[50][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][14]\,
      O => \zone_count_color1[1][16]_i_104_n_0\
    );
\zone_count_color1[1][16]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][14]\,
      I1 => \zone_count_color1_reg_n_0_[54][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][14]\,
      O => \zone_count_color1[1][16]_i_105_n_0\
    );
\zone_count_color1[1][16]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][14]\,
      I1 => \zone_count_color1_reg_n_0_[42][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][14]\,
      O => \zone_count_color1[1][16]_i_106_n_0\
    );
\zone_count_color1[1][16]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][14]\,
      I1 => \zone_count_color1_reg_n_0_[46][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][14]\,
      O => \zone_count_color1[1][16]_i_107_n_0\
    );
\zone_count_color1[1][16]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][14]\,
      I1 => \zone_count_color1_reg_n_0_[34][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][14]\,
      O => \zone_count_color1[1][16]_i_108_n_0\
    );
\zone_count_color1[1][16]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][14]\,
      I1 => \zone_count_color1_reg_n_0_[38][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][14]\,
      O => \zone_count_color1[1][16]_i_109_n_0\
    );
\zone_count_color1[1][16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][16]_i_34_n_0\,
      I1 => \zone_count_color1_reg[1][16]_i_35_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][16]_i_36_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][16]_i_37_n_0\,
      O => \zone_count_color1[1][16]_i_11_n_0\
    );
\zone_count_color1[1][16]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][14]\,
      I1 => \zone_count_color1_reg_n_0_[26][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][14]\,
      O => \zone_count_color1[1][16]_i_110_n_0\
    );
\zone_count_color1[1][16]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][14]\,
      I1 => \zone_count_color1_reg_n_0_[30][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][14]\,
      O => \zone_count_color1[1][16]_i_111_n_0\
    );
\zone_count_color1[1][16]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][14]\,
      I1 => \zone_count_color1_reg_n_0_[18][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][14]\,
      O => \zone_count_color1[1][16]_i_112_n_0\
    );
\zone_count_color1[1][16]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][14]\,
      I1 => \zone_count_color1_reg_n_0_[22][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][14]\,
      O => \zone_count_color1[1][16]_i_113_n_0\
    );
\zone_count_color1[1][16]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][14]\,
      I1 => \zone_count_color1_reg_n_0_[10][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][14]\,
      O => \zone_count_color1[1][16]_i_114_n_0\
    );
\zone_count_color1[1][16]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][14]\,
      I1 => \zone_count_color1_reg_n_0_[14][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][14]\,
      O => \zone_count_color1[1][16]_i_115_n_0\
    );
\zone_count_color1[1][16]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][14]\,
      I1 => \zone_count_color1_reg_n_0_[2][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][14]\,
      O => \zone_count_color1[1][16]_i_116_n_0\
    );
\zone_count_color1[1][16]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][14]\,
      I1 => \zone_count_color1_reg_n_0_[6][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][14]\,
      O => \zone_count_color1[1][16]_i_117_n_0\
    );
\zone_count_color1[1][16]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][13]\,
      I1 => \zone_count_color1_reg_n_0_[66][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][13]\,
      O => \zone_count_color1[1][16]_i_118_n_0\
    );
\zone_count_color1[1][16]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][13]\,
      I1 => \zone_count_color1_reg_n_0_[70][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][13]\,
      O => \zone_count_color1[1][16]_i_119_n_0\
    );
\zone_count_color1[1][16]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][13]\,
      I1 => \zone_count_color1_reg_n_0_[74][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][13]\,
      O => \zone_count_color1[1][16]_i_120_n_0\
    );
\zone_count_color1[1][16]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][13]\,
      I1 => \zone_count_color1_reg_n_0_[78][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][13]\,
      O => \zone_count_color1[1][16]_i_121_n_0\
    );
\zone_count_color1[1][16]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][13]\,
      I1 => \zone_count_color1_reg_n_0_[58][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][13]\,
      O => \zone_count_color1[1][16]_i_122_n_0\
    );
\zone_count_color1[1][16]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][13]\,
      I1 => \zone_count_color1_reg_n_0_[62][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][13]\,
      O => \zone_count_color1[1][16]_i_123_n_0\
    );
\zone_count_color1[1][16]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][13]\,
      I1 => \zone_count_color1_reg_n_0_[50][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][13]\,
      O => \zone_count_color1[1][16]_i_124_n_0\
    );
\zone_count_color1[1][16]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][13]\,
      I1 => \zone_count_color1_reg_n_0_[54][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][13]\,
      O => \zone_count_color1[1][16]_i_125_n_0\
    );
\zone_count_color1[1][16]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][13]\,
      I1 => \zone_count_color1_reg_n_0_[42][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][13]\,
      O => \zone_count_color1[1][16]_i_126_n_0\
    );
\zone_count_color1[1][16]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][13]\,
      I1 => \zone_count_color1_reg_n_0_[46][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][13]\,
      O => \zone_count_color1[1][16]_i_127_n_0\
    );
\zone_count_color1[1][16]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][13]\,
      I1 => \zone_count_color1_reg_n_0_[34][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][13]\,
      O => \zone_count_color1[1][16]_i_128_n_0\
    );
\zone_count_color1[1][16]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][13]\,
      I1 => \zone_count_color1_reg_n_0_[38][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][13]\,
      O => \zone_count_color1[1][16]_i_129_n_0\
    );
\zone_count_color1[1][16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][16]_i_40_n_0\,
      I1 => \zone_count_color1_reg[1][16]_i_41_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][16]_i_42_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][16]_i_43_n_0\,
      O => \zone_count_color1[1][16]_i_13_n_0\
    );
\zone_count_color1[1][16]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][13]\,
      I1 => \zone_count_color1_reg_n_0_[26][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][13]\,
      O => \zone_count_color1[1][16]_i_130_n_0\
    );
\zone_count_color1[1][16]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][13]\,
      I1 => \zone_count_color1_reg_n_0_[30][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][13]\,
      O => \zone_count_color1[1][16]_i_131_n_0\
    );
\zone_count_color1[1][16]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][13]\,
      I1 => \zone_count_color1_reg_n_0_[18][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][13]\,
      O => \zone_count_color1[1][16]_i_132_n_0\
    );
\zone_count_color1[1][16]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][13]\,
      I1 => \zone_count_color1_reg_n_0_[22][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][13]\,
      O => \zone_count_color1[1][16]_i_133_n_0\
    );
\zone_count_color1[1][16]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][13]\,
      I1 => \zone_count_color1_reg_n_0_[10][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][13]\,
      O => \zone_count_color1[1][16]_i_134_n_0\
    );
\zone_count_color1[1][16]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][13]\,
      I1 => \zone_count_color1_reg_n_0_[14][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][13]\,
      O => \zone_count_color1[1][16]_i_135_n_0\
    );
\zone_count_color1[1][16]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][13]\,
      I1 => \zone_count_color1_reg_n_0_[2][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][13]\,
      O => \zone_count_color1[1][16]_i_136_n_0\
    );
\zone_count_color1[1][16]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][13]\,
      I1 => \zone_count_color1_reg_n_0_[6][13]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][13]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][13]\,
      O => \zone_count_color1[1][16]_i_137_n_0\
    );
\zone_count_color1[1][16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][16]_i_44_n_0\,
      I1 => \zone_count_color1_reg[1][16]_i_45_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][16]_i_46_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][16]_i_47_n_0\,
      O => \zone_count_color1[1][16]_i_14_n_0\
    );
\zone_count_color1[1][16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][16]_i_50_n_0\,
      I1 => \zone_count_color1_reg[1][16]_i_51_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][16]_i_52_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][16]_i_53_n_0\,
      O => \zone_count_color1[1][16]_i_16_n_0\
    );
\zone_count_color1[1][16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][16]_i_54_n_0\,
      I1 => \zone_count_color1_reg[1][16]_i_55_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][16]_i_56_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][16]_i_57_n_0\,
      O => \zone_count_color1[1][16]_i_17_n_0\
    );
\zone_count_color1[1][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][16]_i_6_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][16]_i_7_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][16]_i_8_n_0\,
      O => zone_count_color1(16)
    );
\zone_count_color1[1][16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][16]_i_9_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][16]_i_10_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][16]_i_11_n_0\,
      O => zone_count_color1(15)
    );
\zone_count_color1[1][16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][16]_i_12_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][16]_i_13_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][16]_i_14_n_0\,
      O => zone_count_color1(14)
    );
\zone_count_color1[1][16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][16]_i_15_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][16]_i_16_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][16]_i_17_n_0\,
      O => zone_count_color1(13)
    );
\zone_count_color1[1][16]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][16]\,
      I1 => \zone_count_color1_reg_n_0_[66][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][16]\,
      O => \zone_count_color1[1][16]_i_58_n_0\
    );
\zone_count_color1[1][16]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][16]\,
      I1 => \zone_count_color1_reg_n_0_[70][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][16]\,
      O => \zone_count_color1[1][16]_i_59_n_0\
    );
\zone_count_color1[1][16]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][16]\,
      I1 => \zone_count_color1_reg_n_0_[74][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][16]\,
      O => \zone_count_color1[1][16]_i_60_n_0\
    );
\zone_count_color1[1][16]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][16]\,
      I1 => \zone_count_color1_reg_n_0_[78][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][16]\,
      O => \zone_count_color1[1][16]_i_61_n_0\
    );
\zone_count_color1[1][16]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][16]\,
      I1 => \zone_count_color1_reg_n_0_[58][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][16]\,
      O => \zone_count_color1[1][16]_i_62_n_0\
    );
\zone_count_color1[1][16]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][16]\,
      I1 => \zone_count_color1_reg_n_0_[62][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][16]\,
      O => \zone_count_color1[1][16]_i_63_n_0\
    );
\zone_count_color1[1][16]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][16]\,
      I1 => \zone_count_color1_reg_n_0_[50][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][16]\,
      O => \zone_count_color1[1][16]_i_64_n_0\
    );
\zone_count_color1[1][16]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][16]\,
      I1 => \zone_count_color1_reg_n_0_[54][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][16]\,
      O => \zone_count_color1[1][16]_i_65_n_0\
    );
\zone_count_color1[1][16]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][16]\,
      I1 => \zone_count_color1_reg_n_0_[42][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][16]\,
      O => \zone_count_color1[1][16]_i_66_n_0\
    );
\zone_count_color1[1][16]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][16]\,
      I1 => \zone_count_color1_reg_n_0_[46][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][16]\,
      O => \zone_count_color1[1][16]_i_67_n_0\
    );
\zone_count_color1[1][16]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][16]\,
      I1 => \zone_count_color1_reg_n_0_[34][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][16]\,
      O => \zone_count_color1[1][16]_i_68_n_0\
    );
\zone_count_color1[1][16]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][16]\,
      I1 => \zone_count_color1_reg_n_0_[38][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][16]\,
      O => \zone_count_color1[1][16]_i_69_n_0\
    );
\zone_count_color1[1][16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][16]_i_20_n_0\,
      I1 => \zone_count_color1_reg[1][16]_i_21_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][16]_i_22_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][16]_i_23_n_0\,
      O => \zone_count_color1[1][16]_i_7_n_0\
    );
\zone_count_color1[1][16]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][16]\,
      I1 => \zone_count_color1_reg_n_0_[26][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][16]\,
      O => \zone_count_color1[1][16]_i_70_n_0\
    );
\zone_count_color1[1][16]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][16]\,
      I1 => \zone_count_color1_reg_n_0_[30][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][16]\,
      O => \zone_count_color1[1][16]_i_71_n_0\
    );
\zone_count_color1[1][16]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][16]\,
      I1 => \zone_count_color1_reg_n_0_[18][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][16]\,
      O => \zone_count_color1[1][16]_i_72_n_0\
    );
\zone_count_color1[1][16]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][16]\,
      I1 => \zone_count_color1_reg_n_0_[22][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][16]\,
      O => \zone_count_color1[1][16]_i_73_n_0\
    );
\zone_count_color1[1][16]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][16]\,
      I1 => \zone_count_color1_reg_n_0_[10][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][16]\,
      O => \zone_count_color1[1][16]_i_74_n_0\
    );
\zone_count_color1[1][16]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][16]\,
      I1 => \zone_count_color1_reg_n_0_[14][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][16]\,
      O => \zone_count_color1[1][16]_i_75_n_0\
    );
\zone_count_color1[1][16]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][16]\,
      I1 => \zone_count_color1_reg_n_0_[2][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][16]\,
      O => \zone_count_color1[1][16]_i_76_n_0\
    );
\zone_count_color1[1][16]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][16]\,
      I1 => \zone_count_color1_reg_n_0_[6][16]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][16]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][16]\,
      O => \zone_count_color1[1][16]_i_77_n_0\
    );
\zone_count_color1[1][16]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][15]\,
      I1 => \zone_count_color1_reg_n_0_[66][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][15]\,
      O => \zone_count_color1[1][16]_i_78_n_0\
    );
\zone_count_color1[1][16]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][15]\,
      I1 => \zone_count_color1_reg_n_0_[70][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][15]\,
      O => \zone_count_color1[1][16]_i_79_n_0\
    );
\zone_count_color1[1][16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][16]_i_24_n_0\,
      I1 => \zone_count_color1_reg[1][16]_i_25_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][16]_i_26_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][16]_i_27_n_0\,
      O => \zone_count_color1[1][16]_i_8_n_0\
    );
\zone_count_color1[1][16]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][15]\,
      I1 => \zone_count_color1_reg_n_0_[74][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][15]\,
      O => \zone_count_color1[1][16]_i_80_n_0\
    );
\zone_count_color1[1][16]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][15]\,
      I1 => \zone_count_color1_reg_n_0_[78][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][15]\,
      O => \zone_count_color1[1][16]_i_81_n_0\
    );
\zone_count_color1[1][16]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][15]\,
      I1 => \zone_count_color1_reg_n_0_[58][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][15]\,
      O => \zone_count_color1[1][16]_i_82_n_0\
    );
\zone_count_color1[1][16]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][15]\,
      I1 => \zone_count_color1_reg_n_0_[62][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][15]\,
      O => \zone_count_color1[1][16]_i_83_n_0\
    );
\zone_count_color1[1][16]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][15]\,
      I1 => \zone_count_color1_reg_n_0_[50][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][15]\,
      O => \zone_count_color1[1][16]_i_84_n_0\
    );
\zone_count_color1[1][16]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][15]\,
      I1 => \zone_count_color1_reg_n_0_[54][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][15]\,
      O => \zone_count_color1[1][16]_i_85_n_0\
    );
\zone_count_color1[1][16]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][15]\,
      I1 => \zone_count_color1_reg_n_0_[42][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][15]\,
      O => \zone_count_color1[1][16]_i_86_n_0\
    );
\zone_count_color1[1][16]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][15]\,
      I1 => \zone_count_color1_reg_n_0_[46][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][15]\,
      O => \zone_count_color1[1][16]_i_87_n_0\
    );
\zone_count_color1[1][16]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][15]\,
      I1 => \zone_count_color1_reg_n_0_[34][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][15]\,
      O => \zone_count_color1[1][16]_i_88_n_0\
    );
\zone_count_color1[1][16]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][15]\,
      I1 => \zone_count_color1_reg_n_0_[38][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][15]\,
      O => \zone_count_color1[1][16]_i_89_n_0\
    );
\zone_count_color1[1][16]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][15]\,
      I1 => \zone_count_color1_reg_n_0_[26][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][15]\,
      O => \zone_count_color1[1][16]_i_90_n_0\
    );
\zone_count_color1[1][16]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][15]\,
      I1 => \zone_count_color1_reg_n_0_[30][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][15]\,
      O => \zone_count_color1[1][16]_i_91_n_0\
    );
\zone_count_color1[1][16]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][15]\,
      I1 => \zone_count_color1_reg_n_0_[18][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][15]\,
      O => \zone_count_color1[1][16]_i_92_n_0\
    );
\zone_count_color1[1][16]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][15]\,
      I1 => \zone_count_color1_reg_n_0_[22][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][15]\,
      O => \zone_count_color1[1][16]_i_93_n_0\
    );
\zone_count_color1[1][16]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][15]\,
      I1 => \zone_count_color1_reg_n_0_[10][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][15]\,
      O => \zone_count_color1[1][16]_i_94_n_0\
    );
\zone_count_color1[1][16]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][15]\,
      I1 => \zone_count_color1_reg_n_0_[14][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][15]\,
      O => \zone_count_color1[1][16]_i_95_n_0\
    );
\zone_count_color1[1][16]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][15]\,
      I1 => \zone_count_color1_reg_n_0_[2][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][15]\,
      O => \zone_count_color1[1][16]_i_96_n_0\
    );
\zone_count_color1[1][16]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][15]\,
      I1 => \zone_count_color1_reg_n_0_[6][15]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][15]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][15]\,
      O => \zone_count_color1[1][16]_i_97_n_0\
    );
\zone_count_color1[1][16]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][14]\,
      I1 => \zone_count_color1_reg_n_0_[66][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][14]\,
      O => \zone_count_color1[1][16]_i_98_n_0\
    );
\zone_count_color1[1][16]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][14]\,
      I1 => \zone_count_color1_reg_n_0_[70][14]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][14]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][14]\,
      O => \zone_count_color1[1][16]_i_99_n_0\
    );
\zone_count_color1[1][20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][20]_i_30_n_0\,
      I1 => \zone_count_color1_reg[1][20]_i_31_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][20]_i_32_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][20]_i_33_n_0\,
      O => \zone_count_color1[1][20]_i_10_n_0\
    );
\zone_count_color1[1][20]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][18]\,
      I1 => \zone_count_color1_reg_n_0_[74][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][18]\,
      O => \zone_count_color1[1][20]_i_100_n_0\
    );
\zone_count_color1[1][20]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][18]\,
      I1 => \zone_count_color1_reg_n_0_[78][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][18]\,
      O => \zone_count_color1[1][20]_i_101_n_0\
    );
\zone_count_color1[1][20]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][18]\,
      I1 => \zone_count_color1_reg_n_0_[58][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][18]\,
      O => \zone_count_color1[1][20]_i_102_n_0\
    );
\zone_count_color1[1][20]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][18]\,
      I1 => \zone_count_color1_reg_n_0_[62][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][18]\,
      O => \zone_count_color1[1][20]_i_103_n_0\
    );
\zone_count_color1[1][20]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][18]\,
      I1 => \zone_count_color1_reg_n_0_[50][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][18]\,
      O => \zone_count_color1[1][20]_i_104_n_0\
    );
\zone_count_color1[1][20]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][18]\,
      I1 => \zone_count_color1_reg_n_0_[54][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][18]\,
      O => \zone_count_color1[1][20]_i_105_n_0\
    );
\zone_count_color1[1][20]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][18]\,
      I1 => \zone_count_color1_reg_n_0_[42][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][18]\,
      O => \zone_count_color1[1][20]_i_106_n_0\
    );
\zone_count_color1[1][20]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][18]\,
      I1 => \zone_count_color1_reg_n_0_[46][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][18]\,
      O => \zone_count_color1[1][20]_i_107_n_0\
    );
\zone_count_color1[1][20]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][18]\,
      I1 => \zone_count_color1_reg_n_0_[34][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][18]\,
      O => \zone_count_color1[1][20]_i_108_n_0\
    );
\zone_count_color1[1][20]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][18]\,
      I1 => \zone_count_color1_reg_n_0_[38][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][18]\,
      O => \zone_count_color1[1][20]_i_109_n_0\
    );
\zone_count_color1[1][20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][20]_i_34_n_0\,
      I1 => \zone_count_color1_reg[1][20]_i_35_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][20]_i_36_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][20]_i_37_n_0\,
      O => \zone_count_color1[1][20]_i_11_n_0\
    );
\zone_count_color1[1][20]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][18]\,
      I1 => \zone_count_color1_reg_n_0_[26][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][18]\,
      O => \zone_count_color1[1][20]_i_110_n_0\
    );
\zone_count_color1[1][20]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][18]\,
      I1 => \zone_count_color1_reg_n_0_[30][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][18]\,
      O => \zone_count_color1[1][20]_i_111_n_0\
    );
\zone_count_color1[1][20]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][18]\,
      I1 => \zone_count_color1_reg_n_0_[18][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][18]\,
      O => \zone_count_color1[1][20]_i_112_n_0\
    );
\zone_count_color1[1][20]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][18]\,
      I1 => \zone_count_color1_reg_n_0_[22][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][18]\,
      O => \zone_count_color1[1][20]_i_113_n_0\
    );
\zone_count_color1[1][20]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][18]\,
      I1 => \zone_count_color1_reg_n_0_[10][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][18]\,
      O => \zone_count_color1[1][20]_i_114_n_0\
    );
\zone_count_color1[1][20]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][18]\,
      I1 => \zone_count_color1_reg_n_0_[14][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][18]\,
      O => \zone_count_color1[1][20]_i_115_n_0\
    );
\zone_count_color1[1][20]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][18]\,
      I1 => \zone_count_color1_reg_n_0_[2][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][18]\,
      O => \zone_count_color1[1][20]_i_116_n_0\
    );
\zone_count_color1[1][20]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][18]\,
      I1 => \zone_count_color1_reg_n_0_[6][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][18]\,
      O => \zone_count_color1[1][20]_i_117_n_0\
    );
\zone_count_color1[1][20]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][17]\,
      I1 => \zone_count_color1_reg_n_0_[66][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][17]\,
      O => \zone_count_color1[1][20]_i_118_n_0\
    );
\zone_count_color1[1][20]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][17]\,
      I1 => \zone_count_color1_reg_n_0_[70][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][17]\,
      O => \zone_count_color1[1][20]_i_119_n_0\
    );
\zone_count_color1[1][20]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][17]\,
      I1 => \zone_count_color1_reg_n_0_[74][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][17]\,
      O => \zone_count_color1[1][20]_i_120_n_0\
    );
\zone_count_color1[1][20]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][17]\,
      I1 => \zone_count_color1_reg_n_0_[78][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][17]\,
      O => \zone_count_color1[1][20]_i_121_n_0\
    );
\zone_count_color1[1][20]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][17]\,
      I1 => \zone_count_color1_reg_n_0_[58][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][17]\,
      O => \zone_count_color1[1][20]_i_122_n_0\
    );
\zone_count_color1[1][20]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][17]\,
      I1 => \zone_count_color1_reg_n_0_[62][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][17]\,
      O => \zone_count_color1[1][20]_i_123_n_0\
    );
\zone_count_color1[1][20]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][17]\,
      I1 => \zone_count_color1_reg_n_0_[50][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][17]\,
      O => \zone_count_color1[1][20]_i_124_n_0\
    );
\zone_count_color1[1][20]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][17]\,
      I1 => \zone_count_color1_reg_n_0_[54][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][17]\,
      O => \zone_count_color1[1][20]_i_125_n_0\
    );
\zone_count_color1[1][20]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][17]\,
      I1 => \zone_count_color1_reg_n_0_[42][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][17]\,
      O => \zone_count_color1[1][20]_i_126_n_0\
    );
\zone_count_color1[1][20]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][17]\,
      I1 => \zone_count_color1_reg_n_0_[46][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][17]\,
      O => \zone_count_color1[1][20]_i_127_n_0\
    );
\zone_count_color1[1][20]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][17]\,
      I1 => \zone_count_color1_reg_n_0_[34][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][17]\,
      O => \zone_count_color1[1][20]_i_128_n_0\
    );
\zone_count_color1[1][20]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][17]\,
      I1 => \zone_count_color1_reg_n_0_[38][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][17]\,
      O => \zone_count_color1[1][20]_i_129_n_0\
    );
\zone_count_color1[1][20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][20]_i_40_n_0\,
      I1 => \zone_count_color1_reg[1][20]_i_41_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][20]_i_42_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][20]_i_43_n_0\,
      O => \zone_count_color1[1][20]_i_13_n_0\
    );
\zone_count_color1[1][20]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][17]\,
      I1 => \zone_count_color1_reg_n_0_[26][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][17]\,
      O => \zone_count_color1[1][20]_i_130_n_0\
    );
\zone_count_color1[1][20]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][17]\,
      I1 => \zone_count_color1_reg_n_0_[30][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][17]\,
      O => \zone_count_color1[1][20]_i_131_n_0\
    );
\zone_count_color1[1][20]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][17]\,
      I1 => \zone_count_color1_reg_n_0_[18][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][17]\,
      O => \zone_count_color1[1][20]_i_132_n_0\
    );
\zone_count_color1[1][20]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][17]\,
      I1 => \zone_count_color1_reg_n_0_[22][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][17]\,
      O => \zone_count_color1[1][20]_i_133_n_0\
    );
\zone_count_color1[1][20]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][17]\,
      I1 => \zone_count_color1_reg_n_0_[10][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][17]\,
      O => \zone_count_color1[1][20]_i_134_n_0\
    );
\zone_count_color1[1][20]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][17]\,
      I1 => \zone_count_color1_reg_n_0_[14][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][17]\,
      O => \zone_count_color1[1][20]_i_135_n_0\
    );
\zone_count_color1[1][20]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][17]\,
      I1 => \zone_count_color1_reg_n_0_[2][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][17]\,
      O => \zone_count_color1[1][20]_i_136_n_0\
    );
\zone_count_color1[1][20]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][17]\,
      I1 => \zone_count_color1_reg_n_0_[6][17]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][17]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][17]\,
      O => \zone_count_color1[1][20]_i_137_n_0\
    );
\zone_count_color1[1][20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][20]_i_44_n_0\,
      I1 => \zone_count_color1_reg[1][20]_i_45_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][20]_i_46_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][20]_i_47_n_0\,
      O => \zone_count_color1[1][20]_i_14_n_0\
    );
\zone_count_color1[1][20]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][20]_i_50_n_0\,
      I1 => \zone_count_color1_reg[1][20]_i_51_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][20]_i_52_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][20]_i_53_n_0\,
      O => \zone_count_color1[1][20]_i_16_n_0\
    );
\zone_count_color1[1][20]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][20]_i_54_n_0\,
      I1 => \zone_count_color1_reg[1][20]_i_55_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][20]_i_56_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][20]_i_57_n_0\,
      O => \zone_count_color1[1][20]_i_17_n_0\
    );
\zone_count_color1[1][20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][20]_i_6_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][20]_i_7_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][20]_i_8_n_0\,
      O => zone_count_color1(20)
    );
\zone_count_color1[1][20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][20]_i_9_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][20]_i_10_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][20]_i_11_n_0\,
      O => zone_count_color1(19)
    );
\zone_count_color1[1][20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][20]_i_12_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][20]_i_13_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][20]_i_14_n_0\,
      O => zone_count_color1(18)
    );
\zone_count_color1[1][20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][20]_i_15_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][20]_i_16_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][20]_i_17_n_0\,
      O => zone_count_color1(17)
    );
\zone_count_color1[1][20]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][20]\,
      I1 => \zone_count_color1_reg_n_0_[66][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][20]\,
      O => \zone_count_color1[1][20]_i_58_n_0\
    );
\zone_count_color1[1][20]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][20]\,
      I1 => \zone_count_color1_reg_n_0_[70][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][20]\,
      O => \zone_count_color1[1][20]_i_59_n_0\
    );
\zone_count_color1[1][20]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][20]\,
      I1 => \zone_count_color1_reg_n_0_[74][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][20]\,
      O => \zone_count_color1[1][20]_i_60_n_0\
    );
\zone_count_color1[1][20]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][20]\,
      I1 => \zone_count_color1_reg_n_0_[78][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][20]\,
      O => \zone_count_color1[1][20]_i_61_n_0\
    );
\zone_count_color1[1][20]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][20]\,
      I1 => \zone_count_color1_reg_n_0_[58][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][20]\,
      O => \zone_count_color1[1][20]_i_62_n_0\
    );
\zone_count_color1[1][20]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][20]\,
      I1 => \zone_count_color1_reg_n_0_[62][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][20]\,
      O => \zone_count_color1[1][20]_i_63_n_0\
    );
\zone_count_color1[1][20]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][20]\,
      I1 => \zone_count_color1_reg_n_0_[50][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][20]\,
      O => \zone_count_color1[1][20]_i_64_n_0\
    );
\zone_count_color1[1][20]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][20]\,
      I1 => \zone_count_color1_reg_n_0_[54][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][20]\,
      O => \zone_count_color1[1][20]_i_65_n_0\
    );
\zone_count_color1[1][20]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][20]\,
      I1 => \zone_count_color1_reg_n_0_[42][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][20]\,
      O => \zone_count_color1[1][20]_i_66_n_0\
    );
\zone_count_color1[1][20]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][20]\,
      I1 => \zone_count_color1_reg_n_0_[46][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][20]\,
      O => \zone_count_color1[1][20]_i_67_n_0\
    );
\zone_count_color1[1][20]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][20]\,
      I1 => \zone_count_color1_reg_n_0_[34][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][20]\,
      O => \zone_count_color1[1][20]_i_68_n_0\
    );
\zone_count_color1[1][20]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][20]\,
      I1 => \zone_count_color1_reg_n_0_[38][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][20]\,
      O => \zone_count_color1[1][20]_i_69_n_0\
    );
\zone_count_color1[1][20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][20]_i_20_n_0\,
      I1 => \zone_count_color1_reg[1][20]_i_21_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][20]_i_22_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][20]_i_23_n_0\,
      O => \zone_count_color1[1][20]_i_7_n_0\
    );
\zone_count_color1[1][20]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][20]\,
      I1 => \zone_count_color1_reg_n_0_[26][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][20]\,
      O => \zone_count_color1[1][20]_i_70_n_0\
    );
\zone_count_color1[1][20]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][20]\,
      I1 => \zone_count_color1_reg_n_0_[30][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][20]\,
      O => \zone_count_color1[1][20]_i_71_n_0\
    );
\zone_count_color1[1][20]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][20]\,
      I1 => \zone_count_color1_reg_n_0_[18][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][20]\,
      O => \zone_count_color1[1][20]_i_72_n_0\
    );
\zone_count_color1[1][20]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][20]\,
      I1 => \zone_count_color1_reg_n_0_[22][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][20]\,
      O => \zone_count_color1[1][20]_i_73_n_0\
    );
\zone_count_color1[1][20]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][20]\,
      I1 => \zone_count_color1_reg_n_0_[10][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][20]\,
      O => \zone_count_color1[1][20]_i_74_n_0\
    );
\zone_count_color1[1][20]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][20]\,
      I1 => \zone_count_color1_reg_n_0_[14][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][20]\,
      O => \zone_count_color1[1][20]_i_75_n_0\
    );
\zone_count_color1[1][20]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][20]\,
      I1 => \zone_count_color1_reg_n_0_[2][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][20]\,
      O => \zone_count_color1[1][20]_i_76_n_0\
    );
\zone_count_color1[1][20]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][20]\,
      I1 => \zone_count_color1_reg_n_0_[6][20]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][20]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][20]\,
      O => \zone_count_color1[1][20]_i_77_n_0\
    );
\zone_count_color1[1][20]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][19]\,
      I1 => \zone_count_color1_reg_n_0_[66][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][19]\,
      O => \zone_count_color1[1][20]_i_78_n_0\
    );
\zone_count_color1[1][20]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][19]\,
      I1 => \zone_count_color1_reg_n_0_[70][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][19]\,
      O => \zone_count_color1[1][20]_i_79_n_0\
    );
\zone_count_color1[1][20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][20]_i_24_n_0\,
      I1 => \zone_count_color1_reg[1][20]_i_25_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][20]_i_26_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][20]_i_27_n_0\,
      O => \zone_count_color1[1][20]_i_8_n_0\
    );
\zone_count_color1[1][20]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][19]\,
      I1 => \zone_count_color1_reg_n_0_[74][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][19]\,
      O => \zone_count_color1[1][20]_i_80_n_0\
    );
\zone_count_color1[1][20]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][19]\,
      I1 => \zone_count_color1_reg_n_0_[78][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][19]\,
      O => \zone_count_color1[1][20]_i_81_n_0\
    );
\zone_count_color1[1][20]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][19]\,
      I1 => \zone_count_color1_reg_n_0_[58][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][19]\,
      O => \zone_count_color1[1][20]_i_82_n_0\
    );
\zone_count_color1[1][20]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][19]\,
      I1 => \zone_count_color1_reg_n_0_[62][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][19]\,
      O => \zone_count_color1[1][20]_i_83_n_0\
    );
\zone_count_color1[1][20]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][19]\,
      I1 => \zone_count_color1_reg_n_0_[50][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][19]\,
      O => \zone_count_color1[1][20]_i_84_n_0\
    );
\zone_count_color1[1][20]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][19]\,
      I1 => \zone_count_color1_reg_n_0_[54][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][19]\,
      O => \zone_count_color1[1][20]_i_85_n_0\
    );
\zone_count_color1[1][20]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][19]\,
      I1 => \zone_count_color1_reg_n_0_[42][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][19]\,
      O => \zone_count_color1[1][20]_i_86_n_0\
    );
\zone_count_color1[1][20]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][19]\,
      I1 => \zone_count_color1_reg_n_0_[46][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][19]\,
      O => \zone_count_color1[1][20]_i_87_n_0\
    );
\zone_count_color1[1][20]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][19]\,
      I1 => \zone_count_color1_reg_n_0_[34][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][19]\,
      O => \zone_count_color1[1][20]_i_88_n_0\
    );
\zone_count_color1[1][20]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][19]\,
      I1 => \zone_count_color1_reg_n_0_[38][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][19]\,
      O => \zone_count_color1[1][20]_i_89_n_0\
    );
\zone_count_color1[1][20]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][19]\,
      I1 => \zone_count_color1_reg_n_0_[26][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][19]\,
      O => \zone_count_color1[1][20]_i_90_n_0\
    );
\zone_count_color1[1][20]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][19]\,
      I1 => \zone_count_color1_reg_n_0_[30][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][19]\,
      O => \zone_count_color1[1][20]_i_91_n_0\
    );
\zone_count_color1[1][20]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][19]\,
      I1 => \zone_count_color1_reg_n_0_[18][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][19]\,
      O => \zone_count_color1[1][20]_i_92_n_0\
    );
\zone_count_color1[1][20]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][19]\,
      I1 => \zone_count_color1_reg_n_0_[22][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][19]\,
      O => \zone_count_color1[1][20]_i_93_n_0\
    );
\zone_count_color1[1][20]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][19]\,
      I1 => \zone_count_color1_reg_n_0_[10][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][19]\,
      O => \zone_count_color1[1][20]_i_94_n_0\
    );
\zone_count_color1[1][20]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][19]\,
      I1 => \zone_count_color1_reg_n_0_[14][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][19]\,
      O => \zone_count_color1[1][20]_i_95_n_0\
    );
\zone_count_color1[1][20]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][19]\,
      I1 => \zone_count_color1_reg_n_0_[2][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][19]\,
      O => \zone_count_color1[1][20]_i_96_n_0\
    );
\zone_count_color1[1][20]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][19]\,
      I1 => \zone_count_color1_reg_n_0_[6][19]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][19]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][19]\,
      O => \zone_count_color1[1][20]_i_97_n_0\
    );
\zone_count_color1[1][20]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][18]\,
      I1 => \zone_count_color1_reg_n_0_[66][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][18]\,
      O => \zone_count_color1[1][20]_i_98_n_0\
    );
\zone_count_color1[1][20]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][18]\,
      I1 => \zone_count_color1_reg_n_0_[70][18]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][18]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][18]\,
      O => \zone_count_color1[1][20]_i_99_n_0\
    );
\zone_count_color1[1][24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][24]_i_30_n_0\,
      I1 => \zone_count_color1_reg[1][24]_i_31_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][24]_i_32_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][24]_i_33_n_0\,
      O => \zone_count_color1[1][24]_i_10_n_0\
    );
\zone_count_color1[1][24]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][22]\,
      I1 => \zone_count_color1_reg_n_0_[74][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][22]\,
      O => \zone_count_color1[1][24]_i_100_n_0\
    );
\zone_count_color1[1][24]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][22]\,
      I1 => \zone_count_color1_reg_n_0_[78][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][22]\,
      O => \zone_count_color1[1][24]_i_101_n_0\
    );
\zone_count_color1[1][24]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][22]\,
      I1 => \zone_count_color1_reg_n_0_[58][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][22]\,
      O => \zone_count_color1[1][24]_i_102_n_0\
    );
\zone_count_color1[1][24]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][22]\,
      I1 => \zone_count_color1_reg_n_0_[62][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][22]\,
      O => \zone_count_color1[1][24]_i_103_n_0\
    );
\zone_count_color1[1][24]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][22]\,
      I1 => \zone_count_color1_reg_n_0_[50][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][22]\,
      O => \zone_count_color1[1][24]_i_104_n_0\
    );
\zone_count_color1[1][24]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][22]\,
      I1 => \zone_count_color1_reg_n_0_[54][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][22]\,
      O => \zone_count_color1[1][24]_i_105_n_0\
    );
\zone_count_color1[1][24]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][22]\,
      I1 => \zone_count_color1_reg_n_0_[42][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][22]\,
      O => \zone_count_color1[1][24]_i_106_n_0\
    );
\zone_count_color1[1][24]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][22]\,
      I1 => \zone_count_color1_reg_n_0_[46][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][22]\,
      O => \zone_count_color1[1][24]_i_107_n_0\
    );
\zone_count_color1[1][24]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][22]\,
      I1 => \zone_count_color1_reg_n_0_[34][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][22]\,
      O => \zone_count_color1[1][24]_i_108_n_0\
    );
\zone_count_color1[1][24]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][22]\,
      I1 => \zone_count_color1_reg_n_0_[38][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][22]\,
      O => \zone_count_color1[1][24]_i_109_n_0\
    );
\zone_count_color1[1][24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][24]_i_34_n_0\,
      I1 => \zone_count_color1_reg[1][24]_i_35_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][24]_i_36_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][24]_i_37_n_0\,
      O => \zone_count_color1[1][24]_i_11_n_0\
    );
\zone_count_color1[1][24]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][22]\,
      I1 => \zone_count_color1_reg_n_0_[26][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][22]\,
      O => \zone_count_color1[1][24]_i_110_n_0\
    );
\zone_count_color1[1][24]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][22]\,
      I1 => \zone_count_color1_reg_n_0_[30][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][22]\,
      O => \zone_count_color1[1][24]_i_111_n_0\
    );
\zone_count_color1[1][24]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][22]\,
      I1 => \zone_count_color1_reg_n_0_[18][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][22]\,
      O => \zone_count_color1[1][24]_i_112_n_0\
    );
\zone_count_color1[1][24]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][22]\,
      I1 => \zone_count_color1_reg_n_0_[22][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][22]\,
      O => \zone_count_color1[1][24]_i_113_n_0\
    );
\zone_count_color1[1][24]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][22]\,
      I1 => \zone_count_color1_reg_n_0_[10][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][22]\,
      O => \zone_count_color1[1][24]_i_114_n_0\
    );
\zone_count_color1[1][24]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][22]\,
      I1 => \zone_count_color1_reg_n_0_[14][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][22]\,
      O => \zone_count_color1[1][24]_i_115_n_0\
    );
\zone_count_color1[1][24]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][22]\,
      I1 => \zone_count_color1_reg_n_0_[2][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][22]\,
      O => \zone_count_color1[1][24]_i_116_n_0\
    );
\zone_count_color1[1][24]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][22]\,
      I1 => \zone_count_color1_reg_n_0_[6][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][22]\,
      O => \zone_count_color1[1][24]_i_117_n_0\
    );
\zone_count_color1[1][24]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][21]\,
      I1 => \zone_count_color1_reg_n_0_[66][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][21]\,
      O => \zone_count_color1[1][24]_i_118_n_0\
    );
\zone_count_color1[1][24]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][21]\,
      I1 => \zone_count_color1_reg_n_0_[70][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][21]\,
      O => \zone_count_color1[1][24]_i_119_n_0\
    );
\zone_count_color1[1][24]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][21]\,
      I1 => \zone_count_color1_reg_n_0_[74][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][21]\,
      O => \zone_count_color1[1][24]_i_120_n_0\
    );
\zone_count_color1[1][24]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][21]\,
      I1 => \zone_count_color1_reg_n_0_[78][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][21]\,
      O => \zone_count_color1[1][24]_i_121_n_0\
    );
\zone_count_color1[1][24]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][21]\,
      I1 => \zone_count_color1_reg_n_0_[58][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][21]\,
      O => \zone_count_color1[1][24]_i_122_n_0\
    );
\zone_count_color1[1][24]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][21]\,
      I1 => \zone_count_color1_reg_n_0_[62][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][21]\,
      O => \zone_count_color1[1][24]_i_123_n_0\
    );
\zone_count_color1[1][24]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][21]\,
      I1 => \zone_count_color1_reg_n_0_[50][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][21]\,
      O => \zone_count_color1[1][24]_i_124_n_0\
    );
\zone_count_color1[1][24]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][21]\,
      I1 => \zone_count_color1_reg_n_0_[54][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][21]\,
      O => \zone_count_color1[1][24]_i_125_n_0\
    );
\zone_count_color1[1][24]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][21]\,
      I1 => \zone_count_color1_reg_n_0_[42][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][21]\,
      O => \zone_count_color1[1][24]_i_126_n_0\
    );
\zone_count_color1[1][24]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][21]\,
      I1 => \zone_count_color1_reg_n_0_[46][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][21]\,
      O => \zone_count_color1[1][24]_i_127_n_0\
    );
\zone_count_color1[1][24]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][21]\,
      I1 => \zone_count_color1_reg_n_0_[34][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][21]\,
      O => \zone_count_color1[1][24]_i_128_n_0\
    );
\zone_count_color1[1][24]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][21]\,
      I1 => \zone_count_color1_reg_n_0_[38][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][21]\,
      O => \zone_count_color1[1][24]_i_129_n_0\
    );
\zone_count_color1[1][24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][24]_i_40_n_0\,
      I1 => \zone_count_color1_reg[1][24]_i_41_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][24]_i_42_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][24]_i_43_n_0\,
      O => \zone_count_color1[1][24]_i_13_n_0\
    );
\zone_count_color1[1][24]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][21]\,
      I1 => \zone_count_color1_reg_n_0_[26][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][21]\,
      O => \zone_count_color1[1][24]_i_130_n_0\
    );
\zone_count_color1[1][24]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][21]\,
      I1 => \zone_count_color1_reg_n_0_[30][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][21]\,
      O => \zone_count_color1[1][24]_i_131_n_0\
    );
\zone_count_color1[1][24]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][21]\,
      I1 => \zone_count_color1_reg_n_0_[18][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][21]\,
      O => \zone_count_color1[1][24]_i_132_n_0\
    );
\zone_count_color1[1][24]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][21]\,
      I1 => \zone_count_color1_reg_n_0_[22][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][21]\,
      O => \zone_count_color1[1][24]_i_133_n_0\
    );
\zone_count_color1[1][24]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][21]\,
      I1 => \zone_count_color1_reg_n_0_[10][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][21]\,
      O => \zone_count_color1[1][24]_i_134_n_0\
    );
\zone_count_color1[1][24]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][21]\,
      I1 => \zone_count_color1_reg_n_0_[14][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][21]\,
      O => \zone_count_color1[1][24]_i_135_n_0\
    );
\zone_count_color1[1][24]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][21]\,
      I1 => \zone_count_color1_reg_n_0_[2][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][21]\,
      O => \zone_count_color1[1][24]_i_136_n_0\
    );
\zone_count_color1[1][24]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][21]\,
      I1 => \zone_count_color1_reg_n_0_[6][21]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][21]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][21]\,
      O => \zone_count_color1[1][24]_i_137_n_0\
    );
\zone_count_color1[1][24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][24]_i_44_n_0\,
      I1 => \zone_count_color1_reg[1][24]_i_45_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][24]_i_46_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][24]_i_47_n_0\,
      O => \zone_count_color1[1][24]_i_14_n_0\
    );
\zone_count_color1[1][24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][24]_i_50_n_0\,
      I1 => \zone_count_color1_reg[1][24]_i_51_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][24]_i_52_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][24]_i_53_n_0\,
      O => \zone_count_color1[1][24]_i_16_n_0\
    );
\zone_count_color1[1][24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][24]_i_54_n_0\,
      I1 => \zone_count_color1_reg[1][24]_i_55_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][24]_i_56_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][24]_i_57_n_0\,
      O => \zone_count_color1[1][24]_i_17_n_0\
    );
\zone_count_color1[1][24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][24]_i_6_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][24]_i_7_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][24]_i_8_n_0\,
      O => zone_count_color1(24)
    );
\zone_count_color1[1][24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][24]_i_9_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][24]_i_10_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][24]_i_11_n_0\,
      O => zone_count_color1(23)
    );
\zone_count_color1[1][24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][24]_i_12_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][24]_i_13_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][24]_i_14_n_0\,
      O => zone_count_color1(22)
    );
\zone_count_color1[1][24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][24]_i_15_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][24]_i_16_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][24]_i_17_n_0\,
      O => zone_count_color1(21)
    );
\zone_count_color1[1][24]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][24]\,
      I1 => \zone_count_color1_reg_n_0_[66][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][24]\,
      O => \zone_count_color1[1][24]_i_58_n_0\
    );
\zone_count_color1[1][24]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][24]\,
      I1 => \zone_count_color1_reg_n_0_[70][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][24]\,
      O => \zone_count_color1[1][24]_i_59_n_0\
    );
\zone_count_color1[1][24]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][24]\,
      I1 => \zone_count_color1_reg_n_0_[74][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][24]\,
      O => \zone_count_color1[1][24]_i_60_n_0\
    );
\zone_count_color1[1][24]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][24]\,
      I1 => \zone_count_color1_reg_n_0_[78][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][24]\,
      O => \zone_count_color1[1][24]_i_61_n_0\
    );
\zone_count_color1[1][24]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][24]\,
      I1 => \zone_count_color1_reg_n_0_[58][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][24]\,
      O => \zone_count_color1[1][24]_i_62_n_0\
    );
\zone_count_color1[1][24]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][24]\,
      I1 => \zone_count_color1_reg_n_0_[62][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][24]\,
      O => \zone_count_color1[1][24]_i_63_n_0\
    );
\zone_count_color1[1][24]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][24]\,
      I1 => \zone_count_color1_reg_n_0_[50][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][24]\,
      O => \zone_count_color1[1][24]_i_64_n_0\
    );
\zone_count_color1[1][24]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][24]\,
      I1 => \zone_count_color1_reg_n_0_[54][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][24]\,
      O => \zone_count_color1[1][24]_i_65_n_0\
    );
\zone_count_color1[1][24]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][24]\,
      I1 => \zone_count_color1_reg_n_0_[42][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][24]\,
      O => \zone_count_color1[1][24]_i_66_n_0\
    );
\zone_count_color1[1][24]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][24]\,
      I1 => \zone_count_color1_reg_n_0_[46][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][24]\,
      O => \zone_count_color1[1][24]_i_67_n_0\
    );
\zone_count_color1[1][24]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][24]\,
      I1 => \zone_count_color1_reg_n_0_[34][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][24]\,
      O => \zone_count_color1[1][24]_i_68_n_0\
    );
\zone_count_color1[1][24]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][24]\,
      I1 => \zone_count_color1_reg_n_0_[38][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][24]\,
      O => \zone_count_color1[1][24]_i_69_n_0\
    );
\zone_count_color1[1][24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][24]_i_20_n_0\,
      I1 => \zone_count_color1_reg[1][24]_i_21_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][24]_i_22_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][24]_i_23_n_0\,
      O => \zone_count_color1[1][24]_i_7_n_0\
    );
\zone_count_color1[1][24]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][24]\,
      I1 => \zone_count_color1_reg_n_0_[26][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][24]\,
      O => \zone_count_color1[1][24]_i_70_n_0\
    );
\zone_count_color1[1][24]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][24]\,
      I1 => \zone_count_color1_reg_n_0_[30][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][24]\,
      O => \zone_count_color1[1][24]_i_71_n_0\
    );
\zone_count_color1[1][24]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][24]\,
      I1 => \zone_count_color1_reg_n_0_[18][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][24]\,
      O => \zone_count_color1[1][24]_i_72_n_0\
    );
\zone_count_color1[1][24]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][24]\,
      I1 => \zone_count_color1_reg_n_0_[22][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][24]\,
      O => \zone_count_color1[1][24]_i_73_n_0\
    );
\zone_count_color1[1][24]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][24]\,
      I1 => \zone_count_color1_reg_n_0_[10][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][24]\,
      O => \zone_count_color1[1][24]_i_74_n_0\
    );
\zone_count_color1[1][24]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][24]\,
      I1 => \zone_count_color1_reg_n_0_[14][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][24]\,
      O => \zone_count_color1[1][24]_i_75_n_0\
    );
\zone_count_color1[1][24]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][24]\,
      I1 => \zone_count_color1_reg_n_0_[2][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][24]\,
      O => \zone_count_color1[1][24]_i_76_n_0\
    );
\zone_count_color1[1][24]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][24]\,
      I1 => \zone_count_color1_reg_n_0_[6][24]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][24]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][24]\,
      O => \zone_count_color1[1][24]_i_77_n_0\
    );
\zone_count_color1[1][24]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][23]\,
      I1 => \zone_count_color1_reg_n_0_[66][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][23]\,
      O => \zone_count_color1[1][24]_i_78_n_0\
    );
\zone_count_color1[1][24]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][23]\,
      I1 => \zone_count_color1_reg_n_0_[70][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][23]\,
      O => \zone_count_color1[1][24]_i_79_n_0\
    );
\zone_count_color1[1][24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][24]_i_24_n_0\,
      I1 => \zone_count_color1_reg[1][24]_i_25_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][24]_i_26_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][24]_i_27_n_0\,
      O => \zone_count_color1[1][24]_i_8_n_0\
    );
\zone_count_color1[1][24]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][23]\,
      I1 => \zone_count_color1_reg_n_0_[74][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][23]\,
      O => \zone_count_color1[1][24]_i_80_n_0\
    );
\zone_count_color1[1][24]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][23]\,
      I1 => \zone_count_color1_reg_n_0_[78][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][23]\,
      O => \zone_count_color1[1][24]_i_81_n_0\
    );
\zone_count_color1[1][24]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][23]\,
      I1 => \zone_count_color1_reg_n_0_[58][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][23]\,
      O => \zone_count_color1[1][24]_i_82_n_0\
    );
\zone_count_color1[1][24]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][23]\,
      I1 => \zone_count_color1_reg_n_0_[62][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][23]\,
      O => \zone_count_color1[1][24]_i_83_n_0\
    );
\zone_count_color1[1][24]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][23]\,
      I1 => \zone_count_color1_reg_n_0_[50][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][23]\,
      O => \zone_count_color1[1][24]_i_84_n_0\
    );
\zone_count_color1[1][24]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][23]\,
      I1 => \zone_count_color1_reg_n_0_[54][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][23]\,
      O => \zone_count_color1[1][24]_i_85_n_0\
    );
\zone_count_color1[1][24]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][23]\,
      I1 => \zone_count_color1_reg_n_0_[42][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][23]\,
      O => \zone_count_color1[1][24]_i_86_n_0\
    );
\zone_count_color1[1][24]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][23]\,
      I1 => \zone_count_color1_reg_n_0_[46][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][23]\,
      O => \zone_count_color1[1][24]_i_87_n_0\
    );
\zone_count_color1[1][24]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][23]\,
      I1 => \zone_count_color1_reg_n_0_[34][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][23]\,
      O => \zone_count_color1[1][24]_i_88_n_0\
    );
\zone_count_color1[1][24]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][23]\,
      I1 => \zone_count_color1_reg_n_0_[38][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][23]\,
      O => \zone_count_color1[1][24]_i_89_n_0\
    );
\zone_count_color1[1][24]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][23]\,
      I1 => \zone_count_color1_reg_n_0_[26][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][23]\,
      O => \zone_count_color1[1][24]_i_90_n_0\
    );
\zone_count_color1[1][24]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][23]\,
      I1 => \zone_count_color1_reg_n_0_[30][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][23]\,
      O => \zone_count_color1[1][24]_i_91_n_0\
    );
\zone_count_color1[1][24]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][23]\,
      I1 => \zone_count_color1_reg_n_0_[18][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][23]\,
      O => \zone_count_color1[1][24]_i_92_n_0\
    );
\zone_count_color1[1][24]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][23]\,
      I1 => \zone_count_color1_reg_n_0_[22][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][23]\,
      O => \zone_count_color1[1][24]_i_93_n_0\
    );
\zone_count_color1[1][24]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][23]\,
      I1 => \zone_count_color1_reg_n_0_[10][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][23]\,
      O => \zone_count_color1[1][24]_i_94_n_0\
    );
\zone_count_color1[1][24]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][23]\,
      I1 => \zone_count_color1_reg_n_0_[14][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][23]\,
      O => \zone_count_color1[1][24]_i_95_n_0\
    );
\zone_count_color1[1][24]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][23]\,
      I1 => \zone_count_color1_reg_n_0_[2][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][23]\,
      O => \zone_count_color1[1][24]_i_96_n_0\
    );
\zone_count_color1[1][24]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][23]\,
      I1 => \zone_count_color1_reg_n_0_[6][23]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][23]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][23]\,
      O => \zone_count_color1[1][24]_i_97_n_0\
    );
\zone_count_color1[1][24]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][22]\,
      I1 => \zone_count_color1_reg_n_0_[66][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][22]\,
      O => \zone_count_color1[1][24]_i_98_n_0\
    );
\zone_count_color1[1][24]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][22]\,
      I1 => \zone_count_color1_reg_n_0_[70][22]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][22]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][22]\,
      O => \zone_count_color1[1][24]_i_99_n_0\
    );
\zone_count_color1[1][28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][28]_i_30_n_0\,
      I1 => \zone_count_color1_reg[1][28]_i_31_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][28]_i_32_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][28]_i_33_n_0\,
      O => \zone_count_color1[1][28]_i_10_n_0\
    );
\zone_count_color1[1][28]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][26]\,
      I1 => \zone_count_color1_reg_n_0_[74][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][26]\,
      O => \zone_count_color1[1][28]_i_100_n_0\
    );
\zone_count_color1[1][28]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][26]\,
      I1 => \zone_count_color1_reg_n_0_[78][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][26]\,
      O => \zone_count_color1[1][28]_i_101_n_0\
    );
\zone_count_color1[1][28]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][26]\,
      I1 => \zone_count_color1_reg_n_0_[58][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][26]\,
      O => \zone_count_color1[1][28]_i_102_n_0\
    );
\zone_count_color1[1][28]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][26]\,
      I1 => \zone_count_color1_reg_n_0_[62][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][26]\,
      O => \zone_count_color1[1][28]_i_103_n_0\
    );
\zone_count_color1[1][28]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][26]\,
      I1 => \zone_count_color1_reg_n_0_[50][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][26]\,
      O => \zone_count_color1[1][28]_i_104_n_0\
    );
\zone_count_color1[1][28]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][26]\,
      I1 => \zone_count_color1_reg_n_0_[54][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][26]\,
      O => \zone_count_color1[1][28]_i_105_n_0\
    );
\zone_count_color1[1][28]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][26]\,
      I1 => \zone_count_color1_reg_n_0_[42][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][26]\,
      O => \zone_count_color1[1][28]_i_106_n_0\
    );
\zone_count_color1[1][28]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][26]\,
      I1 => \zone_count_color1_reg_n_0_[46][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][26]\,
      O => \zone_count_color1[1][28]_i_107_n_0\
    );
\zone_count_color1[1][28]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][26]\,
      I1 => \zone_count_color1_reg_n_0_[34][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][26]\,
      O => \zone_count_color1[1][28]_i_108_n_0\
    );
\zone_count_color1[1][28]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][26]\,
      I1 => \zone_count_color1_reg_n_0_[38][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][26]\,
      O => \zone_count_color1[1][28]_i_109_n_0\
    );
\zone_count_color1[1][28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][28]_i_34_n_0\,
      I1 => \zone_count_color1_reg[1][28]_i_35_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][28]_i_36_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][28]_i_37_n_0\,
      O => \zone_count_color1[1][28]_i_11_n_0\
    );
\zone_count_color1[1][28]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][26]\,
      I1 => \zone_count_color1_reg_n_0_[26][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][26]\,
      O => \zone_count_color1[1][28]_i_110_n_0\
    );
\zone_count_color1[1][28]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][26]\,
      I1 => \zone_count_color1_reg_n_0_[30][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][26]\,
      O => \zone_count_color1[1][28]_i_111_n_0\
    );
\zone_count_color1[1][28]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][26]\,
      I1 => \zone_count_color1_reg_n_0_[18][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][26]\,
      O => \zone_count_color1[1][28]_i_112_n_0\
    );
\zone_count_color1[1][28]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][26]\,
      I1 => \zone_count_color1_reg_n_0_[22][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][26]\,
      O => \zone_count_color1[1][28]_i_113_n_0\
    );
\zone_count_color1[1][28]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][26]\,
      I1 => \zone_count_color1_reg_n_0_[10][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][26]\,
      O => \zone_count_color1[1][28]_i_114_n_0\
    );
\zone_count_color1[1][28]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][26]\,
      I1 => \zone_count_color1_reg_n_0_[14][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][26]\,
      O => \zone_count_color1[1][28]_i_115_n_0\
    );
\zone_count_color1[1][28]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][26]\,
      I1 => \zone_count_color1_reg_n_0_[2][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][26]\,
      O => \zone_count_color1[1][28]_i_116_n_0\
    );
\zone_count_color1[1][28]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][26]\,
      I1 => \zone_count_color1_reg_n_0_[6][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][26]\,
      O => \zone_count_color1[1][28]_i_117_n_0\
    );
\zone_count_color1[1][28]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][25]\,
      I1 => \zone_count_color1_reg_n_0_[66][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][25]\,
      O => \zone_count_color1[1][28]_i_118_n_0\
    );
\zone_count_color1[1][28]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][25]\,
      I1 => \zone_count_color1_reg_n_0_[70][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][25]\,
      O => \zone_count_color1[1][28]_i_119_n_0\
    );
\zone_count_color1[1][28]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][25]\,
      I1 => \zone_count_color1_reg_n_0_[74][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][25]\,
      O => \zone_count_color1[1][28]_i_120_n_0\
    );
\zone_count_color1[1][28]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][25]\,
      I1 => \zone_count_color1_reg_n_0_[78][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][25]\,
      O => \zone_count_color1[1][28]_i_121_n_0\
    );
\zone_count_color1[1][28]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][25]\,
      I1 => \zone_count_color1_reg_n_0_[58][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][25]\,
      O => \zone_count_color1[1][28]_i_122_n_0\
    );
\zone_count_color1[1][28]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][25]\,
      I1 => \zone_count_color1_reg_n_0_[62][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][25]\,
      O => \zone_count_color1[1][28]_i_123_n_0\
    );
\zone_count_color1[1][28]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][25]\,
      I1 => \zone_count_color1_reg_n_0_[50][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][25]\,
      O => \zone_count_color1[1][28]_i_124_n_0\
    );
\zone_count_color1[1][28]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][25]\,
      I1 => \zone_count_color1_reg_n_0_[54][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][25]\,
      O => \zone_count_color1[1][28]_i_125_n_0\
    );
\zone_count_color1[1][28]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][25]\,
      I1 => \zone_count_color1_reg_n_0_[42][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][25]\,
      O => \zone_count_color1[1][28]_i_126_n_0\
    );
\zone_count_color1[1][28]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][25]\,
      I1 => \zone_count_color1_reg_n_0_[46][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][25]\,
      O => \zone_count_color1[1][28]_i_127_n_0\
    );
\zone_count_color1[1][28]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][25]\,
      I1 => \zone_count_color1_reg_n_0_[34][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][25]\,
      O => \zone_count_color1[1][28]_i_128_n_0\
    );
\zone_count_color1[1][28]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][25]\,
      I1 => \zone_count_color1_reg_n_0_[38][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][25]\,
      O => \zone_count_color1[1][28]_i_129_n_0\
    );
\zone_count_color1[1][28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][28]_i_40_n_0\,
      I1 => \zone_count_color1_reg[1][28]_i_41_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][28]_i_42_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][28]_i_43_n_0\,
      O => \zone_count_color1[1][28]_i_13_n_0\
    );
\zone_count_color1[1][28]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][25]\,
      I1 => \zone_count_color1_reg_n_0_[26][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][25]\,
      O => \zone_count_color1[1][28]_i_130_n_0\
    );
\zone_count_color1[1][28]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][25]\,
      I1 => \zone_count_color1_reg_n_0_[30][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][25]\,
      O => \zone_count_color1[1][28]_i_131_n_0\
    );
\zone_count_color1[1][28]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][25]\,
      I1 => \zone_count_color1_reg_n_0_[18][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][25]\,
      O => \zone_count_color1[1][28]_i_132_n_0\
    );
\zone_count_color1[1][28]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][25]\,
      I1 => \zone_count_color1_reg_n_0_[22][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][25]\,
      O => \zone_count_color1[1][28]_i_133_n_0\
    );
\zone_count_color1[1][28]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][25]\,
      I1 => \zone_count_color1_reg_n_0_[10][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][25]\,
      O => \zone_count_color1[1][28]_i_134_n_0\
    );
\zone_count_color1[1][28]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][25]\,
      I1 => \zone_count_color1_reg_n_0_[14][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][25]\,
      O => \zone_count_color1[1][28]_i_135_n_0\
    );
\zone_count_color1[1][28]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][25]\,
      I1 => \zone_count_color1_reg_n_0_[2][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][25]\,
      O => \zone_count_color1[1][28]_i_136_n_0\
    );
\zone_count_color1[1][28]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][25]\,
      I1 => \zone_count_color1_reg_n_0_[6][25]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][25]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][25]\,
      O => \zone_count_color1[1][28]_i_137_n_0\
    );
\zone_count_color1[1][28]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][28]_i_44_n_0\,
      I1 => \zone_count_color1_reg[1][28]_i_45_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][28]_i_46_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][28]_i_47_n_0\,
      O => \zone_count_color1[1][28]_i_14_n_0\
    );
\zone_count_color1[1][28]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][28]_i_50_n_0\,
      I1 => \zone_count_color1_reg[1][28]_i_51_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][28]_i_52_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][28]_i_53_n_0\,
      O => \zone_count_color1[1][28]_i_16_n_0\
    );
\zone_count_color1[1][28]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][28]_i_54_n_0\,
      I1 => \zone_count_color1_reg[1][28]_i_55_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][28]_i_56_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][28]_i_57_n_0\,
      O => \zone_count_color1[1][28]_i_17_n_0\
    );
\zone_count_color1[1][28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][28]_i_6_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][28]_i_7_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][28]_i_8_n_0\,
      O => zone_count_color1(28)
    );
\zone_count_color1[1][28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][28]_i_9_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][28]_i_10_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][28]_i_11_n_0\,
      O => zone_count_color1(27)
    );
\zone_count_color1[1][28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][28]_i_12_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][28]_i_13_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][28]_i_14_n_0\,
      O => zone_count_color1(26)
    );
\zone_count_color1[1][28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][28]_i_15_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][28]_i_16_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][28]_i_17_n_0\,
      O => zone_count_color1(25)
    );
\zone_count_color1[1][28]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][28]\,
      I1 => \zone_count_color1_reg_n_0_[66][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][28]\,
      O => \zone_count_color1[1][28]_i_58_n_0\
    );
\zone_count_color1[1][28]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][28]\,
      I1 => \zone_count_color1_reg_n_0_[70][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][28]\,
      O => \zone_count_color1[1][28]_i_59_n_0\
    );
\zone_count_color1[1][28]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][28]\,
      I1 => \zone_count_color1_reg_n_0_[74][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][28]\,
      O => \zone_count_color1[1][28]_i_60_n_0\
    );
\zone_count_color1[1][28]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][28]\,
      I1 => \zone_count_color1_reg_n_0_[78][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][28]\,
      O => \zone_count_color1[1][28]_i_61_n_0\
    );
\zone_count_color1[1][28]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][28]\,
      I1 => \zone_count_color1_reg_n_0_[58][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][28]\,
      O => \zone_count_color1[1][28]_i_62_n_0\
    );
\zone_count_color1[1][28]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][28]\,
      I1 => \zone_count_color1_reg_n_0_[62][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][28]\,
      O => \zone_count_color1[1][28]_i_63_n_0\
    );
\zone_count_color1[1][28]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][28]\,
      I1 => \zone_count_color1_reg_n_0_[50][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][28]\,
      O => \zone_count_color1[1][28]_i_64_n_0\
    );
\zone_count_color1[1][28]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][28]\,
      I1 => \zone_count_color1_reg_n_0_[54][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][28]\,
      O => \zone_count_color1[1][28]_i_65_n_0\
    );
\zone_count_color1[1][28]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][28]\,
      I1 => \zone_count_color1_reg_n_0_[42][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][28]\,
      O => \zone_count_color1[1][28]_i_66_n_0\
    );
\zone_count_color1[1][28]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][28]\,
      I1 => \zone_count_color1_reg_n_0_[46][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][28]\,
      O => \zone_count_color1[1][28]_i_67_n_0\
    );
\zone_count_color1[1][28]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][28]\,
      I1 => \zone_count_color1_reg_n_0_[34][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][28]\,
      O => \zone_count_color1[1][28]_i_68_n_0\
    );
\zone_count_color1[1][28]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][28]\,
      I1 => \zone_count_color1_reg_n_0_[38][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][28]\,
      O => \zone_count_color1[1][28]_i_69_n_0\
    );
\zone_count_color1[1][28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][28]_i_20_n_0\,
      I1 => \zone_count_color1_reg[1][28]_i_21_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][28]_i_22_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][28]_i_23_n_0\,
      O => \zone_count_color1[1][28]_i_7_n_0\
    );
\zone_count_color1[1][28]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][28]\,
      I1 => \zone_count_color1_reg_n_0_[26][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][28]\,
      O => \zone_count_color1[1][28]_i_70_n_0\
    );
\zone_count_color1[1][28]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][28]\,
      I1 => \zone_count_color1_reg_n_0_[30][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][28]\,
      O => \zone_count_color1[1][28]_i_71_n_0\
    );
\zone_count_color1[1][28]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][28]\,
      I1 => \zone_count_color1_reg_n_0_[18][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][28]\,
      O => \zone_count_color1[1][28]_i_72_n_0\
    );
\zone_count_color1[1][28]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][28]\,
      I1 => \zone_count_color1_reg_n_0_[22][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][28]\,
      O => \zone_count_color1[1][28]_i_73_n_0\
    );
\zone_count_color1[1][28]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][28]\,
      I1 => \zone_count_color1_reg_n_0_[10][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][28]\,
      O => \zone_count_color1[1][28]_i_74_n_0\
    );
\zone_count_color1[1][28]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][28]\,
      I1 => \zone_count_color1_reg_n_0_[14][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][28]\,
      O => \zone_count_color1[1][28]_i_75_n_0\
    );
\zone_count_color1[1][28]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][28]\,
      I1 => \zone_count_color1_reg_n_0_[2][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][28]\,
      O => \zone_count_color1[1][28]_i_76_n_0\
    );
\zone_count_color1[1][28]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][28]\,
      I1 => \zone_count_color1_reg_n_0_[6][28]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][28]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][28]\,
      O => \zone_count_color1[1][28]_i_77_n_0\
    );
\zone_count_color1[1][28]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][27]\,
      I1 => \zone_count_color1_reg_n_0_[66][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][27]\,
      O => \zone_count_color1[1][28]_i_78_n_0\
    );
\zone_count_color1[1][28]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][27]\,
      I1 => \zone_count_color1_reg_n_0_[70][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][27]\,
      O => \zone_count_color1[1][28]_i_79_n_0\
    );
\zone_count_color1[1][28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][28]_i_24_n_0\,
      I1 => \zone_count_color1_reg[1][28]_i_25_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][28]_i_26_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][28]_i_27_n_0\,
      O => \zone_count_color1[1][28]_i_8_n_0\
    );
\zone_count_color1[1][28]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][27]\,
      I1 => \zone_count_color1_reg_n_0_[74][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][27]\,
      O => \zone_count_color1[1][28]_i_80_n_0\
    );
\zone_count_color1[1][28]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][27]\,
      I1 => \zone_count_color1_reg_n_0_[78][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][27]\,
      O => \zone_count_color1[1][28]_i_81_n_0\
    );
\zone_count_color1[1][28]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][27]\,
      I1 => \zone_count_color1_reg_n_0_[58][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][27]\,
      O => \zone_count_color1[1][28]_i_82_n_0\
    );
\zone_count_color1[1][28]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][27]\,
      I1 => \zone_count_color1_reg_n_0_[62][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][27]\,
      O => \zone_count_color1[1][28]_i_83_n_0\
    );
\zone_count_color1[1][28]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][27]\,
      I1 => \zone_count_color1_reg_n_0_[50][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][27]\,
      O => \zone_count_color1[1][28]_i_84_n_0\
    );
\zone_count_color1[1][28]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][27]\,
      I1 => \zone_count_color1_reg_n_0_[54][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][27]\,
      O => \zone_count_color1[1][28]_i_85_n_0\
    );
\zone_count_color1[1][28]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][27]\,
      I1 => \zone_count_color1_reg_n_0_[42][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][27]\,
      O => \zone_count_color1[1][28]_i_86_n_0\
    );
\zone_count_color1[1][28]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][27]\,
      I1 => \zone_count_color1_reg_n_0_[46][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][27]\,
      O => \zone_count_color1[1][28]_i_87_n_0\
    );
\zone_count_color1[1][28]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][27]\,
      I1 => \zone_count_color1_reg_n_0_[34][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][27]\,
      O => \zone_count_color1[1][28]_i_88_n_0\
    );
\zone_count_color1[1][28]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][27]\,
      I1 => \zone_count_color1_reg_n_0_[38][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][27]\,
      O => \zone_count_color1[1][28]_i_89_n_0\
    );
\zone_count_color1[1][28]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][27]\,
      I1 => \zone_count_color1_reg_n_0_[26][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][27]\,
      O => \zone_count_color1[1][28]_i_90_n_0\
    );
\zone_count_color1[1][28]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][27]\,
      I1 => \zone_count_color1_reg_n_0_[30][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][27]\,
      O => \zone_count_color1[1][28]_i_91_n_0\
    );
\zone_count_color1[1][28]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][27]\,
      I1 => \zone_count_color1_reg_n_0_[18][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][27]\,
      O => \zone_count_color1[1][28]_i_92_n_0\
    );
\zone_count_color1[1][28]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][27]\,
      I1 => \zone_count_color1_reg_n_0_[22][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][27]\,
      O => \zone_count_color1[1][28]_i_93_n_0\
    );
\zone_count_color1[1][28]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][27]\,
      I1 => \zone_count_color1_reg_n_0_[10][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][27]\,
      O => \zone_count_color1[1][28]_i_94_n_0\
    );
\zone_count_color1[1][28]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][27]\,
      I1 => \zone_count_color1_reg_n_0_[14][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][27]\,
      O => \zone_count_color1[1][28]_i_95_n_0\
    );
\zone_count_color1[1][28]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][27]\,
      I1 => \zone_count_color1_reg_n_0_[2][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][27]\,
      O => \zone_count_color1[1][28]_i_96_n_0\
    );
\zone_count_color1[1][28]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][27]\,
      I1 => \zone_count_color1_reg_n_0_[6][27]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][27]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][27]\,
      O => \zone_count_color1[1][28]_i_97_n_0\
    );
\zone_count_color1[1][28]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][26]\,
      I1 => \zone_count_color1_reg_n_0_[66][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][26]\,
      O => \zone_count_color1[1][28]_i_98_n_0\
    );
\zone_count_color1[1][28]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][26]\,
      I1 => \zone_count_color1_reg_n_0_[70][26]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][26]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][26]\,
      O => \zone_count_color1[1][28]_i_99_n_0\
    );
\zone_count_color1[1][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => s_axis_tuser,
      I1 => s_axis_tvalid,
      I2 => aresetn,
      O => \^s_axis_tuser_0\
    );
\zone_count_color1[1][31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][31]_i_20_n_0\,
      I1 => \zone_count_color1_reg[1][31]_i_21_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][31]_i_22_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][31]_i_23_n_0\,
      O => \zone_count_color1[1][31]_i_10_n_0\
    );
\zone_count_color1[1][31]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][29]\,
      I1 => \zone_count_color1_reg_n_0_[26][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][29]\,
      O => \zone_count_color1[1][31]_i_100_n_0\
    );
\zone_count_color1[1][31]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][29]\,
      I1 => \zone_count_color1_reg_n_0_[30][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][29]\,
      O => \zone_count_color1[1][31]_i_101_n_0\
    );
\zone_count_color1[1][31]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][29]\,
      I1 => \zone_count_color1_reg_n_0_[18][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][29]\,
      O => \zone_count_color1[1][31]_i_102_n_0\
    );
\zone_count_color1[1][31]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][29]\,
      I1 => \zone_count_color1_reg_n_0_[22][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][29]\,
      O => \zone_count_color1[1][31]_i_103_n_0\
    );
\zone_count_color1[1][31]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][29]\,
      I1 => \zone_count_color1_reg_n_0_[10][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][29]\,
      O => \zone_count_color1[1][31]_i_104_n_0\
    );
\zone_count_color1[1][31]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][29]\,
      I1 => \zone_count_color1_reg_n_0_[14][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][29]\,
      O => \zone_count_color1[1][31]_i_105_n_0\
    );
\zone_count_color1[1][31]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][29]\,
      I1 => \zone_count_color1_reg_n_0_[2][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][29]\,
      O => \zone_count_color1[1][31]_i_106_n_0\
    );
\zone_count_color1[1][31]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][29]\,
      I1 => \zone_count_color1_reg_n_0_[6][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][29]\,
      O => \zone_count_color1[1][31]_i_107_n_0\
    );
\zone_count_color1[1][31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][31]_i_24_n_0\,
      I1 => \zone_count_color1_reg[1][31]_i_25_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][31]_i_26_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][31]_i_27_n_0\,
      O => \zone_count_color1[1][31]_i_11_n_0\
    );
\zone_count_color1[1][31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][31]_i_30_n_0\,
      I1 => \zone_count_color1_reg[1][31]_i_31_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][31]_i_32_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][31]_i_33_n_0\,
      O => \zone_count_color1[1][31]_i_13_n_0\
    );
\zone_count_color1[1][31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][31]_i_34_n_0\,
      I1 => \zone_count_color1_reg[1][31]_i_35_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][31]_i_36_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][31]_i_37_n_0\,
      O => \zone_count_color1[1][31]_i_14_n_0\
    );
\zone_count_color1[1][31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][31]_i_40_n_0\,
      I1 => \zone_count_color1_reg[1][31]_i_41_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][31]_i_42_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][31]_i_43_n_0\,
      O => \zone_count_color1[1][31]_i_16_n_0\
    );
\zone_count_color1[1][31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][31]_i_44_n_0\,
      I1 => \zone_count_color1_reg[1][31]_i_45_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][31]_i_46_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][31]_i_47_n_0\,
      O => \zone_count_color1[1][31]_i_17_n_0\
    );
\zone_count_color1[1][31]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][31]\,
      I1 => \zone_count_color1_reg_n_0_[66][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][31]\,
      O => \zone_count_color1[1][31]_i_48_n_0\
    );
\zone_count_color1[1][31]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][31]\,
      I1 => \zone_count_color1_reg_n_0_[70][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][31]\,
      O => \zone_count_color1[1][31]_i_49_n_0\
    );
\zone_count_color1[1][31]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][31]\,
      I1 => \zone_count_color1_reg_n_0_[74][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][31]\,
      O => \zone_count_color1[1][31]_i_50_n_0\
    );
\zone_count_color1[1][31]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][31]\,
      I1 => \zone_count_color1_reg_n_0_[78][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][31]\,
      O => \zone_count_color1[1][31]_i_51_n_0\
    );
\zone_count_color1[1][31]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][31]\,
      I1 => \zone_count_color1_reg_n_0_[58][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][31]\,
      O => \zone_count_color1[1][31]_i_52_n_0\
    );
\zone_count_color1[1][31]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][31]\,
      I1 => \zone_count_color1_reg_n_0_[62][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][31]\,
      O => \zone_count_color1[1][31]_i_53_n_0\
    );
\zone_count_color1[1][31]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][31]\,
      I1 => \zone_count_color1_reg_n_0_[50][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][31]\,
      O => \zone_count_color1[1][31]_i_54_n_0\
    );
\zone_count_color1[1][31]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][31]\,
      I1 => \zone_count_color1_reg_n_0_[54][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][31]\,
      O => \zone_count_color1[1][31]_i_55_n_0\
    );
\zone_count_color1[1][31]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][31]\,
      I1 => \zone_count_color1_reg_n_0_[42][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][31]\,
      O => \zone_count_color1[1][31]_i_56_n_0\
    );
\zone_count_color1[1][31]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][31]\,
      I1 => \zone_count_color1_reg_n_0_[46][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][31]\,
      O => \zone_count_color1[1][31]_i_57_n_0\
    );
\zone_count_color1[1][31]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][31]\,
      I1 => \zone_count_color1_reg_n_0_[34][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][31]\,
      O => \zone_count_color1[1][31]_i_58_n_0\
    );
\zone_count_color1[1][31]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][31]\,
      I1 => \zone_count_color1_reg_n_0_[38][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][31]\,
      O => \zone_count_color1[1][31]_i_59_n_0\
    );
\zone_count_color1[1][31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][31]_i_9_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][31]_i_10_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][31]_i_11_n_0\,
      O => zone_count_color1(31)
    );
\zone_count_color1[1][31]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][31]\,
      I1 => \zone_count_color1_reg_n_0_[26][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][31]\,
      O => \zone_count_color1[1][31]_i_60_n_0\
    );
\zone_count_color1[1][31]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][31]\,
      I1 => \zone_count_color1_reg_n_0_[30][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][31]\,
      O => \zone_count_color1[1][31]_i_61_n_0\
    );
\zone_count_color1[1][31]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][31]\,
      I1 => \zone_count_color1_reg_n_0_[18][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][31]\,
      O => \zone_count_color1[1][31]_i_62_n_0\
    );
\zone_count_color1[1][31]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][31]\,
      I1 => \zone_count_color1_reg_n_0_[22][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][31]\,
      O => \zone_count_color1[1][31]_i_63_n_0\
    );
\zone_count_color1[1][31]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][31]\,
      I1 => \zone_count_color1_reg_n_0_[10][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][31]\,
      O => \zone_count_color1[1][31]_i_64_n_0\
    );
\zone_count_color1[1][31]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][31]\,
      I1 => \zone_count_color1_reg_n_0_[14][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][31]\,
      O => \zone_count_color1[1][31]_i_65_n_0\
    );
\zone_count_color1[1][31]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][31]\,
      I1 => \zone_count_color1_reg_n_0_[2][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][31]\,
      O => \zone_count_color1[1][31]_i_66_n_0\
    );
\zone_count_color1[1][31]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][31]\,
      I1 => \zone_count_color1_reg_n_0_[6][31]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][31]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][31]\,
      O => \zone_count_color1[1][31]_i_67_n_0\
    );
\zone_count_color1[1][31]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][30]\,
      I1 => \zone_count_color1_reg_n_0_[66][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][30]\,
      O => \zone_count_color1[1][31]_i_68_n_0\
    );
\zone_count_color1[1][31]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][30]\,
      I1 => \zone_count_color1_reg_n_0_[70][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][30]\,
      O => \zone_count_color1[1][31]_i_69_n_0\
    );
\zone_count_color1[1][31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][31]_i_12_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][31]_i_13_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][31]_i_14_n_0\,
      O => zone_count_color1(30)
    );
\zone_count_color1[1][31]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][30]\,
      I1 => \zone_count_color1_reg_n_0_[74][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][30]\,
      O => \zone_count_color1[1][31]_i_70_n_0\
    );
\zone_count_color1[1][31]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][30]\,
      I1 => \zone_count_color1_reg_n_0_[78][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][30]\,
      O => \zone_count_color1[1][31]_i_71_n_0\
    );
\zone_count_color1[1][31]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][30]\,
      I1 => \zone_count_color1_reg_n_0_[58][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][30]\,
      O => \zone_count_color1[1][31]_i_72_n_0\
    );
\zone_count_color1[1][31]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][30]\,
      I1 => \zone_count_color1_reg_n_0_[62][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][30]\,
      O => \zone_count_color1[1][31]_i_73_n_0\
    );
\zone_count_color1[1][31]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][30]\,
      I1 => \zone_count_color1_reg_n_0_[50][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][30]\,
      O => \zone_count_color1[1][31]_i_74_n_0\
    );
\zone_count_color1[1][31]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][30]\,
      I1 => \zone_count_color1_reg_n_0_[54][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][30]\,
      O => \zone_count_color1[1][31]_i_75_n_0\
    );
\zone_count_color1[1][31]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][30]\,
      I1 => \zone_count_color1_reg_n_0_[42][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][30]\,
      O => \zone_count_color1[1][31]_i_76_n_0\
    );
\zone_count_color1[1][31]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][30]\,
      I1 => \zone_count_color1_reg_n_0_[46][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][30]\,
      O => \zone_count_color1[1][31]_i_77_n_0\
    );
\zone_count_color1[1][31]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][30]\,
      I1 => \zone_count_color1_reg_n_0_[34][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][30]\,
      O => \zone_count_color1[1][31]_i_78_n_0\
    );
\zone_count_color1[1][31]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][30]\,
      I1 => \zone_count_color1_reg_n_0_[38][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][30]\,
      O => \zone_count_color1[1][31]_i_79_n_0\
    );
\zone_count_color1[1][31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][31]_i_15_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][31]_i_16_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][31]_i_17_n_0\,
      O => zone_count_color1(29)
    );
\zone_count_color1[1][31]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][30]\,
      I1 => \zone_count_color1_reg_n_0_[26][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][30]\,
      O => \zone_count_color1[1][31]_i_80_n_0\
    );
\zone_count_color1[1][31]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][30]\,
      I1 => \zone_count_color1_reg_n_0_[30][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][30]\,
      O => \zone_count_color1[1][31]_i_81_n_0\
    );
\zone_count_color1[1][31]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][30]\,
      I1 => \zone_count_color1_reg_n_0_[18][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][30]\,
      O => \zone_count_color1[1][31]_i_82_n_0\
    );
\zone_count_color1[1][31]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][30]\,
      I1 => \zone_count_color1_reg_n_0_[22][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][30]\,
      O => \zone_count_color1[1][31]_i_83_n_0\
    );
\zone_count_color1[1][31]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][30]\,
      I1 => \zone_count_color1_reg_n_0_[10][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][30]\,
      O => \zone_count_color1[1][31]_i_84_n_0\
    );
\zone_count_color1[1][31]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][30]\,
      I1 => \zone_count_color1_reg_n_0_[14][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][30]\,
      O => \zone_count_color1[1][31]_i_85_n_0\
    );
\zone_count_color1[1][31]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][30]\,
      I1 => \zone_count_color1_reg_n_0_[2][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][30]\,
      O => \zone_count_color1[1][31]_i_86_n_0\
    );
\zone_count_color1[1][31]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][30]\,
      I1 => \zone_count_color1_reg_n_0_[6][30]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][30]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][30]\,
      O => \zone_count_color1[1][31]_i_87_n_0\
    );
\zone_count_color1[1][31]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][29]\,
      I1 => \zone_count_color1_reg_n_0_[66][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][29]\,
      O => \zone_count_color1[1][31]_i_88_n_0\
    );
\zone_count_color1[1][31]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][29]\,
      I1 => \zone_count_color1_reg_n_0_[70][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][29]\,
      O => \zone_count_color1[1][31]_i_89_n_0\
    );
\zone_count_color1[1][31]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][29]\,
      I1 => \zone_count_color1_reg_n_0_[74][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][29]\,
      O => \zone_count_color1[1][31]_i_90_n_0\
    );
\zone_count_color1[1][31]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][29]\,
      I1 => \zone_count_color1_reg_n_0_[78][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][29]\,
      O => \zone_count_color1[1][31]_i_91_n_0\
    );
\zone_count_color1[1][31]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][29]\,
      I1 => \zone_count_color1_reg_n_0_[58][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][29]\,
      O => \zone_count_color1[1][31]_i_92_n_0\
    );
\zone_count_color1[1][31]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][29]\,
      I1 => \zone_count_color1_reg_n_0_[62][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][29]\,
      O => \zone_count_color1[1][31]_i_93_n_0\
    );
\zone_count_color1[1][31]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][29]\,
      I1 => \zone_count_color1_reg_n_0_[50][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][29]\,
      O => \zone_count_color1[1][31]_i_94_n_0\
    );
\zone_count_color1[1][31]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][29]\,
      I1 => \zone_count_color1_reg_n_0_[54][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][29]\,
      O => \zone_count_color1[1][31]_i_95_n_0\
    );
\zone_count_color1[1][31]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][29]\,
      I1 => \zone_count_color1_reg_n_0_[42][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][29]\,
      O => \zone_count_color1[1][31]_i_96_n_0\
    );
\zone_count_color1[1][31]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][29]\,
      I1 => \zone_count_color1_reg_n_0_[46][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][29]\,
      O => \zone_count_color1[1][31]_i_97_n_0\
    );
\zone_count_color1[1][31]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][29]\,
      I1 => \zone_count_color1_reg_n_0_[34][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][29]\,
      O => \zone_count_color1[1][31]_i_98_n_0\
    );
\zone_count_color1[1][31]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][29]\,
      I1 => \zone_count_color1_reg_n_0_[38][29]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][29]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][29]\,
      O => \zone_count_color1[1][31]_i_99_n_0\
    );
\zone_count_color1[1][4]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][2]\,
      I1 => \zone_count_color1_reg_n_0_[70][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][2]\,
      O => \zone_count_color1[1][4]_i_100_n_0\
    );
\zone_count_color1[1][4]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][2]\,
      I1 => \zone_count_color1_reg_n_0_[74][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][2]\,
      O => \zone_count_color1[1][4]_i_101_n_0\
    );
\zone_count_color1[1][4]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][2]\,
      I1 => \zone_count_color1_reg_n_0_[78][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][2]\,
      O => \zone_count_color1[1][4]_i_102_n_0\
    );
\zone_count_color1[1][4]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][2]\,
      I1 => \zone_count_color1_reg_n_0_[58][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][2]\,
      O => \zone_count_color1[1][4]_i_103_n_0\
    );
\zone_count_color1[1][4]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][2]\,
      I1 => \zone_count_color1_reg_n_0_[62][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][2]\,
      O => \zone_count_color1[1][4]_i_104_n_0\
    );
\zone_count_color1[1][4]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][2]\,
      I1 => \zone_count_color1_reg_n_0_[50][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][2]\,
      O => \zone_count_color1[1][4]_i_105_n_0\
    );
\zone_count_color1[1][4]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][2]\,
      I1 => \zone_count_color1_reg_n_0_[54][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][2]\,
      O => \zone_count_color1[1][4]_i_106_n_0\
    );
\zone_count_color1[1][4]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][2]\,
      I1 => \zone_count_color1_reg_n_0_[42][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][2]\,
      O => \zone_count_color1[1][4]_i_107_n_0\
    );
\zone_count_color1[1][4]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][2]\,
      I1 => \zone_count_color1_reg_n_0_[46][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][2]\,
      O => \zone_count_color1[1][4]_i_108_n_0\
    );
\zone_count_color1[1][4]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][2]\,
      I1 => \zone_count_color1_reg_n_0_[34][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][2]\,
      O => \zone_count_color1[1][4]_i_109_n_0\
    );
\zone_count_color1[1][4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][4]_i_31_n_0\,
      I1 => \zone_count_color1_reg[1][4]_i_32_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][4]_i_33_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][4]_i_34_n_0\,
      O => \zone_count_color1[1][4]_i_11_n_0\
    );
\zone_count_color1[1][4]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][2]\,
      I1 => \zone_count_color1_reg_n_0_[38][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][2]\,
      O => \zone_count_color1[1][4]_i_110_n_0\
    );
\zone_count_color1[1][4]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][2]\,
      I1 => \zone_count_color1_reg_n_0_[26][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][2]\,
      O => \zone_count_color1[1][4]_i_111_n_0\
    );
\zone_count_color1[1][4]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][2]\,
      I1 => \zone_count_color1_reg_n_0_[30][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][2]\,
      O => \zone_count_color1[1][4]_i_112_n_0\
    );
\zone_count_color1[1][4]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][2]\,
      I1 => \zone_count_color1_reg_n_0_[18][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][2]\,
      O => \zone_count_color1[1][4]_i_113_n_0\
    );
\zone_count_color1[1][4]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][2]\,
      I1 => \zone_count_color1_reg_n_0_[22][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][2]\,
      O => \zone_count_color1[1][4]_i_114_n_0\
    );
\zone_count_color1[1][4]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][2]\,
      I1 => \zone_count_color1_reg_n_0_[10][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][2]\,
      O => \zone_count_color1[1][4]_i_115_n_0\
    );
\zone_count_color1[1][4]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][2]\,
      I1 => \zone_count_color1_reg_n_0_[14][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][2]\,
      O => \zone_count_color1[1][4]_i_116_n_0\
    );
\zone_count_color1[1][4]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][2]\,
      I1 => \zone_count_color1_reg_n_0_[2][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][2]\,
      O => \zone_count_color1[1][4]_i_117_n_0\
    );
\zone_count_color1[1][4]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][2]\,
      I1 => \zone_count_color1_reg_n_0_[6][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][2]\,
      O => \zone_count_color1[1][4]_i_118_n_0\
    );
\zone_count_color1[1][4]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][1]\,
      I1 => \zone_count_color1_reg_n_0_[66][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][1]\,
      O => \zone_count_color1[1][4]_i_119_n_0\
    );
\zone_count_color1[1][4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][4]_i_35_n_0\,
      I1 => \zone_count_color1_reg[1][4]_i_36_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][4]_i_37_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][4]_i_38_n_0\,
      O => \zone_count_color1[1][4]_i_12_n_0\
    );
\zone_count_color1[1][4]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][1]\,
      I1 => \zone_count_color1_reg_n_0_[70][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][1]\,
      O => \zone_count_color1[1][4]_i_120_n_0\
    );
\zone_count_color1[1][4]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][1]\,
      I1 => \zone_count_color1_reg_n_0_[74][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][1]\,
      O => \zone_count_color1[1][4]_i_121_n_0\
    );
\zone_count_color1[1][4]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][1]\,
      I1 => \zone_count_color1_reg_n_0_[78][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][1]\,
      O => \zone_count_color1[1][4]_i_122_n_0\
    );
\zone_count_color1[1][4]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][1]\,
      I1 => \zone_count_color1_reg_n_0_[58][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][1]\,
      O => \zone_count_color1[1][4]_i_123_n_0\
    );
\zone_count_color1[1][4]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][1]\,
      I1 => \zone_count_color1_reg_n_0_[62][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][1]\,
      O => \zone_count_color1[1][4]_i_124_n_0\
    );
\zone_count_color1[1][4]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][1]\,
      I1 => \zone_count_color1_reg_n_0_[50][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][1]\,
      O => \zone_count_color1[1][4]_i_125_n_0\
    );
\zone_count_color1[1][4]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][1]\,
      I1 => \zone_count_color1_reg_n_0_[54][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][1]\,
      O => \zone_count_color1[1][4]_i_126_n_0\
    );
\zone_count_color1[1][4]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][1]\,
      I1 => \zone_count_color1_reg_n_0_[42][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][1]\,
      O => \zone_count_color1[1][4]_i_127_n_0\
    );
\zone_count_color1[1][4]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][1]\,
      I1 => \zone_count_color1_reg_n_0_[46][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][1]\,
      O => \zone_count_color1[1][4]_i_128_n_0\
    );
\zone_count_color1[1][4]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][1]\,
      I1 => \zone_count_color1_reg_n_0_[34][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][1]\,
      O => \zone_count_color1[1][4]_i_129_n_0\
    );
\zone_count_color1[1][4]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][1]\,
      I1 => \zone_count_color1_reg_n_0_[38][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][1]\,
      O => \zone_count_color1[1][4]_i_130_n_0\
    );
\zone_count_color1[1][4]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][1]\,
      I1 => \zone_count_color1_reg_n_0_[26][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][1]\,
      O => \zone_count_color1[1][4]_i_131_n_0\
    );
\zone_count_color1[1][4]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][1]\,
      I1 => \zone_count_color1_reg_n_0_[30][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][1]\,
      O => \zone_count_color1[1][4]_i_132_n_0\
    );
\zone_count_color1[1][4]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][1]\,
      I1 => \zone_count_color1_reg_n_0_[18][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][1]\,
      O => \zone_count_color1[1][4]_i_133_n_0\
    );
\zone_count_color1[1][4]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][1]\,
      I1 => \zone_count_color1_reg_n_0_[22][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][1]\,
      O => \zone_count_color1[1][4]_i_134_n_0\
    );
\zone_count_color1[1][4]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][1]\,
      I1 => \zone_count_color1_reg_n_0_[10][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][1]\,
      O => \zone_count_color1[1][4]_i_135_n_0\
    );
\zone_count_color1[1][4]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][1]\,
      I1 => \zone_count_color1_reg_n_0_[14][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][1]\,
      O => \zone_count_color1[1][4]_i_136_n_0\
    );
\zone_count_color1[1][4]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][1]\,
      I1 => \zone_count_color1_reg_n_0_[2][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][1]\,
      O => \zone_count_color1[1][4]_i_137_n_0\
    );
\zone_count_color1[1][4]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][1]\,
      I1 => \zone_count_color1_reg_n_0_[6][1]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][1]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][1]\,
      O => \zone_count_color1[1][4]_i_138_n_0\
    );
\zone_count_color1[1][4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][4]_i_41_n_0\,
      I1 => \zone_count_color1_reg[1][4]_i_42_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][4]_i_43_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][4]_i_44_n_0\,
      O => \zone_count_color1[1][4]_i_14_n_0\
    );
\zone_count_color1[1][4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][4]_i_45_n_0\,
      I1 => \zone_count_color1_reg[1][4]_i_46_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][4]_i_47_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][4]_i_48_n_0\,
      O => \zone_count_color1[1][4]_i_15_n_0\
    );
\zone_count_color1[1][4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][4]_i_51_n_0\,
      I1 => \zone_count_color1_reg[1][4]_i_52_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][4]_i_53_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][4]_i_54_n_0\,
      O => \zone_count_color1[1][4]_i_17_n_0\
    );
\zone_count_color1[1][4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][4]_i_55_n_0\,
      I1 => \zone_count_color1_reg[1][4]_i_56_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][4]_i_57_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][4]_i_58_n_0\,
      O => \zone_count_color1[1][4]_i_18_n_0\
    );
\zone_count_color1[1][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \zone_count_color1_reg[1][0]_i_4_n_0\,
      I1 => zone_id(2),
      I2 => \zone_count_color1_reg[1][0]_i_3_n_0\,
      I3 => zone_id(5),
      I4 => \zone_count_color1_reg[1][0]_i_2_n_0\,
      O => zone_count_color1(0)
    );
\zone_count_color1[1][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][4]_i_7_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][4]_i_8_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][4]_i_9_n_0\,
      O => zone_count_color1(4)
    );
\zone_count_color1[1][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][4]_i_10_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][4]_i_11_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][4]_i_12_n_0\,
      O => zone_count_color1(3)
    );
\zone_count_color1[1][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][4]_i_13_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][4]_i_14_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][4]_i_15_n_0\,
      O => zone_count_color1(2)
    );
\zone_count_color1[1][4]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][4]\,
      I1 => \zone_count_color1_reg_n_0_[66][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][4]\,
      O => \zone_count_color1[1][4]_i_59_n_0\
    );
\zone_count_color1[1][4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][4]_i_16_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][4]_i_17_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][4]_i_18_n_0\,
      O => zone_count_color1(1)
    );
\zone_count_color1[1][4]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][4]\,
      I1 => \zone_count_color1_reg_n_0_[70][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][4]\,
      O => \zone_count_color1[1][4]_i_60_n_0\
    );
\zone_count_color1[1][4]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][4]\,
      I1 => \zone_count_color1_reg_n_0_[74][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][4]\,
      O => \zone_count_color1[1][4]_i_61_n_0\
    );
\zone_count_color1[1][4]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][4]\,
      I1 => \zone_count_color1_reg_n_0_[78][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][4]\,
      O => \zone_count_color1[1][4]_i_62_n_0\
    );
\zone_count_color1[1][4]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][4]\,
      I1 => \zone_count_color1_reg_n_0_[58][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][4]\,
      O => \zone_count_color1[1][4]_i_63_n_0\
    );
\zone_count_color1[1][4]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][4]\,
      I1 => \zone_count_color1_reg_n_0_[62][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][4]\,
      O => \zone_count_color1[1][4]_i_64_n_0\
    );
\zone_count_color1[1][4]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][4]\,
      I1 => \zone_count_color1_reg_n_0_[50][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][4]\,
      O => \zone_count_color1[1][4]_i_65_n_0\
    );
\zone_count_color1[1][4]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][4]\,
      I1 => \zone_count_color1_reg_n_0_[54][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][4]\,
      O => \zone_count_color1[1][4]_i_66_n_0\
    );
\zone_count_color1[1][4]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][4]\,
      I1 => \zone_count_color1_reg_n_0_[42][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][4]\,
      O => \zone_count_color1[1][4]_i_67_n_0\
    );
\zone_count_color1[1][4]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][4]\,
      I1 => \zone_count_color1_reg_n_0_[46][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][4]\,
      O => \zone_count_color1[1][4]_i_68_n_0\
    );
\zone_count_color1[1][4]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][4]\,
      I1 => \zone_count_color1_reg_n_0_[34][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][4]\,
      O => \zone_count_color1[1][4]_i_69_n_0\
    );
\zone_count_color1[1][4]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][4]\,
      I1 => \zone_count_color1_reg_n_0_[38][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][4]\,
      O => \zone_count_color1[1][4]_i_70_n_0\
    );
\zone_count_color1[1][4]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][4]\,
      I1 => \zone_count_color1_reg_n_0_[26][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][4]\,
      O => \zone_count_color1[1][4]_i_71_n_0\
    );
\zone_count_color1[1][4]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][4]\,
      I1 => \zone_count_color1_reg_n_0_[30][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][4]\,
      O => \zone_count_color1[1][4]_i_72_n_0\
    );
\zone_count_color1[1][4]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][4]\,
      I1 => \zone_count_color1_reg_n_0_[18][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][4]\,
      O => \zone_count_color1[1][4]_i_73_n_0\
    );
\zone_count_color1[1][4]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][4]\,
      I1 => \zone_count_color1_reg_n_0_[22][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][4]\,
      O => \zone_count_color1[1][4]_i_74_n_0\
    );
\zone_count_color1[1][4]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][4]\,
      I1 => \zone_count_color1_reg_n_0_[10][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][4]\,
      O => \zone_count_color1[1][4]_i_75_n_0\
    );
\zone_count_color1[1][4]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][4]\,
      I1 => \zone_count_color1_reg_n_0_[14][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][4]\,
      O => \zone_count_color1[1][4]_i_76_n_0\
    );
\zone_count_color1[1][4]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][4]\,
      I1 => \zone_count_color1_reg_n_0_[2][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][4]\,
      O => \zone_count_color1[1][4]_i_77_n_0\
    );
\zone_count_color1[1][4]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][4]\,
      I1 => \zone_count_color1_reg_n_0_[6][4]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][4]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][4]\,
      O => \zone_count_color1[1][4]_i_78_n_0\
    );
\zone_count_color1[1][4]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][3]\,
      I1 => \zone_count_color1_reg_n_0_[66][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][3]\,
      O => \zone_count_color1[1][4]_i_79_n_0\
    );
\zone_count_color1[1][4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][4]_i_21_n_0\,
      I1 => \zone_count_color1_reg[1][4]_i_22_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][4]_i_23_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][4]_i_24_n_0\,
      O => \zone_count_color1[1][4]_i_8_n_0\
    );
\zone_count_color1[1][4]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][3]\,
      I1 => \zone_count_color1_reg_n_0_[70][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][3]\,
      O => \zone_count_color1[1][4]_i_80_n_0\
    );
\zone_count_color1[1][4]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][3]\,
      I1 => \zone_count_color1_reg_n_0_[74][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][3]\,
      O => \zone_count_color1[1][4]_i_81_n_0\
    );
\zone_count_color1[1][4]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][3]\,
      I1 => \zone_count_color1_reg_n_0_[78][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][3]\,
      O => \zone_count_color1[1][4]_i_82_n_0\
    );
\zone_count_color1[1][4]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][3]\,
      I1 => \zone_count_color1_reg_n_0_[58][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][3]\,
      O => \zone_count_color1[1][4]_i_83_n_0\
    );
\zone_count_color1[1][4]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][3]\,
      I1 => \zone_count_color1_reg_n_0_[62][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][3]\,
      O => \zone_count_color1[1][4]_i_84_n_0\
    );
\zone_count_color1[1][4]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][3]\,
      I1 => \zone_count_color1_reg_n_0_[50][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][3]\,
      O => \zone_count_color1[1][4]_i_85_n_0\
    );
\zone_count_color1[1][4]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][3]\,
      I1 => \zone_count_color1_reg_n_0_[54][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][3]\,
      O => \zone_count_color1[1][4]_i_86_n_0\
    );
\zone_count_color1[1][4]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][3]\,
      I1 => \zone_count_color1_reg_n_0_[42][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][3]\,
      O => \zone_count_color1[1][4]_i_87_n_0\
    );
\zone_count_color1[1][4]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][3]\,
      I1 => \zone_count_color1_reg_n_0_[46][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][3]\,
      O => \zone_count_color1[1][4]_i_88_n_0\
    );
\zone_count_color1[1][4]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][3]\,
      I1 => \zone_count_color1_reg_n_0_[34][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][3]\,
      O => \zone_count_color1[1][4]_i_89_n_0\
    );
\zone_count_color1[1][4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][4]_i_25_n_0\,
      I1 => \zone_count_color1_reg[1][4]_i_26_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][4]_i_27_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][4]_i_28_n_0\,
      O => \zone_count_color1[1][4]_i_9_n_0\
    );
\zone_count_color1[1][4]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][3]\,
      I1 => \zone_count_color1_reg_n_0_[38][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][3]\,
      O => \zone_count_color1[1][4]_i_90_n_0\
    );
\zone_count_color1[1][4]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][3]\,
      I1 => \zone_count_color1_reg_n_0_[26][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][3]\,
      O => \zone_count_color1[1][4]_i_91_n_0\
    );
\zone_count_color1[1][4]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][3]\,
      I1 => \zone_count_color1_reg_n_0_[30][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][3]\,
      O => \zone_count_color1[1][4]_i_92_n_0\
    );
\zone_count_color1[1][4]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][3]\,
      I1 => \zone_count_color1_reg_n_0_[18][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][3]\,
      O => \zone_count_color1[1][4]_i_93_n_0\
    );
\zone_count_color1[1][4]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][3]\,
      I1 => \zone_count_color1_reg_n_0_[22][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][3]\,
      O => \zone_count_color1[1][4]_i_94_n_0\
    );
\zone_count_color1[1][4]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][3]\,
      I1 => \zone_count_color1_reg_n_0_[10][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][3]\,
      O => \zone_count_color1[1][4]_i_95_n_0\
    );
\zone_count_color1[1][4]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][3]\,
      I1 => \zone_count_color1_reg_n_0_[14][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][3]\,
      O => \zone_count_color1[1][4]_i_96_n_0\
    );
\zone_count_color1[1][4]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][3]\,
      I1 => \zone_count_color1_reg_n_0_[2][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][3]\,
      O => \zone_count_color1[1][4]_i_97_n_0\
    );
\zone_count_color1[1][4]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][3]\,
      I1 => \zone_count_color1_reg_n_0_[6][3]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][3]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][3]\,
      O => \zone_count_color1[1][4]_i_98_n_0\
    );
\zone_count_color1[1][4]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][2]\,
      I1 => \zone_count_color1_reg_n_0_[66][2]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][2]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][2]\,
      O => \zone_count_color1[1][4]_i_99_n_0\
    );
\zone_count_color1[1][8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][8]_i_30_n_0\,
      I1 => \zone_count_color1_reg[1][8]_i_31_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][8]_i_32_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][8]_i_33_n_0\,
      O => \zone_count_color1[1][8]_i_10_n_0\
    );
\zone_count_color1[1][8]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][6]\,
      I1 => \zone_count_color1_reg_n_0_[74][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][6]\,
      O => \zone_count_color1[1][8]_i_100_n_0\
    );
\zone_count_color1[1][8]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][6]\,
      I1 => \zone_count_color1_reg_n_0_[78][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][6]\,
      O => \zone_count_color1[1][8]_i_101_n_0\
    );
\zone_count_color1[1][8]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][6]\,
      I1 => \zone_count_color1_reg_n_0_[58][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][6]\,
      O => \zone_count_color1[1][8]_i_102_n_0\
    );
\zone_count_color1[1][8]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][6]\,
      I1 => \zone_count_color1_reg_n_0_[62][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][6]\,
      O => \zone_count_color1[1][8]_i_103_n_0\
    );
\zone_count_color1[1][8]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][6]\,
      I1 => \zone_count_color1_reg_n_0_[50][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][6]\,
      O => \zone_count_color1[1][8]_i_104_n_0\
    );
\zone_count_color1[1][8]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][6]\,
      I1 => \zone_count_color1_reg_n_0_[54][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][6]\,
      O => \zone_count_color1[1][8]_i_105_n_0\
    );
\zone_count_color1[1][8]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][6]\,
      I1 => \zone_count_color1_reg_n_0_[42][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][6]\,
      O => \zone_count_color1[1][8]_i_106_n_0\
    );
\zone_count_color1[1][8]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][6]\,
      I1 => \zone_count_color1_reg_n_0_[46][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][6]\,
      O => \zone_count_color1[1][8]_i_107_n_0\
    );
\zone_count_color1[1][8]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][6]\,
      I1 => \zone_count_color1_reg_n_0_[34][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][6]\,
      O => \zone_count_color1[1][8]_i_108_n_0\
    );
\zone_count_color1[1][8]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][6]\,
      I1 => \zone_count_color1_reg_n_0_[38][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][6]\,
      O => \zone_count_color1[1][8]_i_109_n_0\
    );
\zone_count_color1[1][8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][8]_i_34_n_0\,
      I1 => \zone_count_color1_reg[1][8]_i_35_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][8]_i_36_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][8]_i_37_n_0\,
      O => \zone_count_color1[1][8]_i_11_n_0\
    );
\zone_count_color1[1][8]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][6]\,
      I1 => \zone_count_color1_reg_n_0_[26][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][6]\,
      O => \zone_count_color1[1][8]_i_110_n_0\
    );
\zone_count_color1[1][8]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][6]\,
      I1 => \zone_count_color1_reg_n_0_[30][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][6]\,
      O => \zone_count_color1[1][8]_i_111_n_0\
    );
\zone_count_color1[1][8]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][6]\,
      I1 => \zone_count_color1_reg_n_0_[18][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][6]\,
      O => \zone_count_color1[1][8]_i_112_n_0\
    );
\zone_count_color1[1][8]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][6]\,
      I1 => \zone_count_color1_reg_n_0_[22][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][6]\,
      O => \zone_count_color1[1][8]_i_113_n_0\
    );
\zone_count_color1[1][8]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][6]\,
      I1 => \zone_count_color1_reg_n_0_[10][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][6]\,
      O => \zone_count_color1[1][8]_i_114_n_0\
    );
\zone_count_color1[1][8]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][6]\,
      I1 => \zone_count_color1_reg_n_0_[14][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][6]\,
      O => \zone_count_color1[1][8]_i_115_n_0\
    );
\zone_count_color1[1][8]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][6]\,
      I1 => \zone_count_color1_reg_n_0_[2][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][6]\,
      O => \zone_count_color1[1][8]_i_116_n_0\
    );
\zone_count_color1[1][8]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][6]\,
      I1 => \zone_count_color1_reg_n_0_[6][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][6]\,
      O => \zone_count_color1[1][8]_i_117_n_0\
    );
\zone_count_color1[1][8]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][5]\,
      I1 => \zone_count_color1_reg_n_0_[66][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][5]\,
      O => \zone_count_color1[1][8]_i_118_n_0\
    );
\zone_count_color1[1][8]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][5]\,
      I1 => \zone_count_color1_reg_n_0_[70][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][5]\,
      O => \zone_count_color1[1][8]_i_119_n_0\
    );
\zone_count_color1[1][8]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][5]\,
      I1 => \zone_count_color1_reg_n_0_[74][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][5]\,
      O => \zone_count_color1[1][8]_i_120_n_0\
    );
\zone_count_color1[1][8]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][5]\,
      I1 => \zone_count_color1_reg_n_0_[78][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][5]\,
      O => \zone_count_color1[1][8]_i_121_n_0\
    );
\zone_count_color1[1][8]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][5]\,
      I1 => \zone_count_color1_reg_n_0_[58][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][5]\,
      O => \zone_count_color1[1][8]_i_122_n_0\
    );
\zone_count_color1[1][8]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][5]\,
      I1 => \zone_count_color1_reg_n_0_[62][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][5]\,
      O => \zone_count_color1[1][8]_i_123_n_0\
    );
\zone_count_color1[1][8]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][5]\,
      I1 => \zone_count_color1_reg_n_0_[50][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][5]\,
      O => \zone_count_color1[1][8]_i_124_n_0\
    );
\zone_count_color1[1][8]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][5]\,
      I1 => \zone_count_color1_reg_n_0_[54][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][5]\,
      O => \zone_count_color1[1][8]_i_125_n_0\
    );
\zone_count_color1[1][8]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][5]\,
      I1 => \zone_count_color1_reg_n_0_[42][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][5]\,
      O => \zone_count_color1[1][8]_i_126_n_0\
    );
\zone_count_color1[1][8]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][5]\,
      I1 => \zone_count_color1_reg_n_0_[46][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][5]\,
      O => \zone_count_color1[1][8]_i_127_n_0\
    );
\zone_count_color1[1][8]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][5]\,
      I1 => \zone_count_color1_reg_n_0_[34][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][5]\,
      O => \zone_count_color1[1][8]_i_128_n_0\
    );
\zone_count_color1[1][8]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][5]\,
      I1 => \zone_count_color1_reg_n_0_[38][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][5]\,
      O => \zone_count_color1[1][8]_i_129_n_0\
    );
\zone_count_color1[1][8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][8]_i_40_n_0\,
      I1 => \zone_count_color1_reg[1][8]_i_41_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][8]_i_42_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][8]_i_43_n_0\,
      O => \zone_count_color1[1][8]_i_13_n_0\
    );
\zone_count_color1[1][8]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][5]\,
      I1 => \zone_count_color1_reg_n_0_[26][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][5]\,
      O => \zone_count_color1[1][8]_i_130_n_0\
    );
\zone_count_color1[1][8]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][5]\,
      I1 => \zone_count_color1_reg_n_0_[30][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][5]\,
      O => \zone_count_color1[1][8]_i_131_n_0\
    );
\zone_count_color1[1][8]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][5]\,
      I1 => \zone_count_color1_reg_n_0_[18][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][5]\,
      O => \zone_count_color1[1][8]_i_132_n_0\
    );
\zone_count_color1[1][8]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][5]\,
      I1 => \zone_count_color1_reg_n_0_[22][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][5]\,
      O => \zone_count_color1[1][8]_i_133_n_0\
    );
\zone_count_color1[1][8]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][5]\,
      I1 => \zone_count_color1_reg_n_0_[10][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][5]\,
      O => \zone_count_color1[1][8]_i_134_n_0\
    );
\zone_count_color1[1][8]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][5]\,
      I1 => \zone_count_color1_reg_n_0_[14][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][5]\,
      O => \zone_count_color1[1][8]_i_135_n_0\
    );
\zone_count_color1[1][8]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][5]\,
      I1 => \zone_count_color1_reg_n_0_[2][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][5]\,
      O => \zone_count_color1[1][8]_i_136_n_0\
    );
\zone_count_color1[1][8]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][5]\,
      I1 => \zone_count_color1_reg_n_0_[6][5]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][5]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][5]\,
      O => \zone_count_color1[1][8]_i_137_n_0\
    );
\zone_count_color1[1][8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][8]_i_44_n_0\,
      I1 => \zone_count_color1_reg[1][8]_i_45_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][8]_i_46_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][8]_i_47_n_0\,
      O => \zone_count_color1[1][8]_i_14_n_0\
    );
\zone_count_color1[1][8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][8]_i_50_n_0\,
      I1 => \zone_count_color1_reg[1][8]_i_51_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][8]_i_52_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][8]_i_53_n_0\,
      O => \zone_count_color1[1][8]_i_16_n_0\
    );
\zone_count_color1[1][8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][8]_i_54_n_0\,
      I1 => \zone_count_color1_reg[1][8]_i_55_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][8]_i_56_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][8]_i_57_n_0\,
      O => \zone_count_color1[1][8]_i_17_n_0\
    );
\zone_count_color1[1][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][8]_i_6_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][8]_i_7_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][8]_i_8_n_0\,
      O => zone_count_color1(8)
    );
\zone_count_color1[1][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][8]_i_9_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][8]_i_10_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][8]_i_11_n_0\,
      O => zone_count_color1(7)
    );
\zone_count_color1[1][8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][8]_i_12_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][8]_i_13_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][8]_i_14_n_0\,
      O => zone_count_color1(6)
    );
\zone_count_color1[1][8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color1_reg[1][8]_i_15_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color1[1][8]_i_16_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color1[1][8]_i_17_n_0\,
      O => zone_count_color1(5)
    );
\zone_count_color1[1][8]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][8]\,
      I1 => \zone_count_color1_reg_n_0_[66][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][8]\,
      O => \zone_count_color1[1][8]_i_58_n_0\
    );
\zone_count_color1[1][8]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][8]\,
      I1 => \zone_count_color1_reg_n_0_[70][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][8]\,
      O => \zone_count_color1[1][8]_i_59_n_0\
    );
\zone_count_color1[1][8]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][8]\,
      I1 => \zone_count_color1_reg_n_0_[74][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][8]\,
      O => \zone_count_color1[1][8]_i_60_n_0\
    );
\zone_count_color1[1][8]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][8]\,
      I1 => \zone_count_color1_reg_n_0_[78][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][8]\,
      O => \zone_count_color1[1][8]_i_61_n_0\
    );
\zone_count_color1[1][8]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][8]\,
      I1 => \zone_count_color1_reg_n_0_[58][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][8]\,
      O => \zone_count_color1[1][8]_i_62_n_0\
    );
\zone_count_color1[1][8]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][8]\,
      I1 => \zone_count_color1_reg_n_0_[62][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][8]\,
      O => \zone_count_color1[1][8]_i_63_n_0\
    );
\zone_count_color1[1][8]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][8]\,
      I1 => \zone_count_color1_reg_n_0_[50][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][8]\,
      O => \zone_count_color1[1][8]_i_64_n_0\
    );
\zone_count_color1[1][8]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][8]\,
      I1 => \zone_count_color1_reg_n_0_[54][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][8]\,
      O => \zone_count_color1[1][8]_i_65_n_0\
    );
\zone_count_color1[1][8]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][8]\,
      I1 => \zone_count_color1_reg_n_0_[42][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][8]\,
      O => \zone_count_color1[1][8]_i_66_n_0\
    );
\zone_count_color1[1][8]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][8]\,
      I1 => \zone_count_color1_reg_n_0_[46][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][8]\,
      O => \zone_count_color1[1][8]_i_67_n_0\
    );
\zone_count_color1[1][8]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][8]\,
      I1 => \zone_count_color1_reg_n_0_[34][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][8]\,
      O => \zone_count_color1[1][8]_i_68_n_0\
    );
\zone_count_color1[1][8]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][8]\,
      I1 => \zone_count_color1_reg_n_0_[38][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][8]\,
      O => \zone_count_color1[1][8]_i_69_n_0\
    );
\zone_count_color1[1][8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][8]_i_20_n_0\,
      I1 => \zone_count_color1_reg[1][8]_i_21_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][8]_i_22_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][8]_i_23_n_0\,
      O => \zone_count_color1[1][8]_i_7_n_0\
    );
\zone_count_color1[1][8]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][8]\,
      I1 => \zone_count_color1_reg_n_0_[26][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][8]\,
      O => \zone_count_color1[1][8]_i_70_n_0\
    );
\zone_count_color1[1][8]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][8]\,
      I1 => \zone_count_color1_reg_n_0_[30][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][8]\,
      O => \zone_count_color1[1][8]_i_71_n_0\
    );
\zone_count_color1[1][8]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][8]\,
      I1 => \zone_count_color1_reg_n_0_[18][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][8]\,
      O => \zone_count_color1[1][8]_i_72_n_0\
    );
\zone_count_color1[1][8]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][8]\,
      I1 => \zone_count_color1_reg_n_0_[22][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][8]\,
      O => \zone_count_color1[1][8]_i_73_n_0\
    );
\zone_count_color1[1][8]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][8]\,
      I1 => \zone_count_color1_reg_n_0_[10][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][8]\,
      O => \zone_count_color1[1][8]_i_74_n_0\
    );
\zone_count_color1[1][8]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][8]\,
      I1 => \zone_count_color1_reg_n_0_[14][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][8]\,
      O => \zone_count_color1[1][8]_i_75_n_0\
    );
\zone_count_color1[1][8]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][8]\,
      I1 => \zone_count_color1_reg_n_0_[2][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][8]\,
      O => \zone_count_color1[1][8]_i_76_n_0\
    );
\zone_count_color1[1][8]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][8]\,
      I1 => \zone_count_color1_reg_n_0_[6][8]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][8]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][8]\,
      O => \zone_count_color1[1][8]_i_77_n_0\
    );
\zone_count_color1[1][8]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][7]\,
      I1 => \zone_count_color1_reg_n_0_[66][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][7]\,
      O => \zone_count_color1[1][8]_i_78_n_0\
    );
\zone_count_color1[1][8]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][7]\,
      I1 => \zone_count_color1_reg_n_0_[70][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][7]\,
      O => \zone_count_color1[1][8]_i_79_n_0\
    );
\zone_count_color1[1][8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg[1][8]_i_24_n_0\,
      I1 => \zone_count_color1_reg[1][8]_i_25_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color1_reg[1][8]_i_26_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color1_reg[1][8]_i_27_n_0\,
      O => \zone_count_color1[1][8]_i_8_n_0\
    );
\zone_count_color1[1][8]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[75][7]\,
      I1 => \zone_count_color1_reg_n_0_[74][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[73][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[72][7]\,
      O => \zone_count_color1[1][8]_i_80_n_0\
    );
\zone_count_color1[1][8]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[79][7]\,
      I1 => \zone_count_color1_reg_n_0_[78][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[77][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[76][7]\,
      O => \zone_count_color1[1][8]_i_81_n_0\
    );
\zone_count_color1[1][8]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[59][7]\,
      I1 => \zone_count_color1_reg_n_0_[58][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[57][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[56][7]\,
      O => \zone_count_color1[1][8]_i_82_n_0\
    );
\zone_count_color1[1][8]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[63][7]\,
      I1 => \zone_count_color1_reg_n_0_[62][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[61][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[60][7]\,
      O => \zone_count_color1[1][8]_i_83_n_0\
    );
\zone_count_color1[1][8]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[51][7]\,
      I1 => \zone_count_color1_reg_n_0_[50][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[49][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[48][7]\,
      O => \zone_count_color1[1][8]_i_84_n_0\
    );
\zone_count_color1[1][8]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[55][7]\,
      I1 => \zone_count_color1_reg_n_0_[54][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[53][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[52][7]\,
      O => \zone_count_color1[1][8]_i_85_n_0\
    );
\zone_count_color1[1][8]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[43][7]\,
      I1 => \zone_count_color1_reg_n_0_[42][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[41][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[40][7]\,
      O => \zone_count_color1[1][8]_i_86_n_0\
    );
\zone_count_color1[1][8]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[47][7]\,
      I1 => \zone_count_color1_reg_n_0_[46][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[45][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[44][7]\,
      O => \zone_count_color1[1][8]_i_87_n_0\
    );
\zone_count_color1[1][8]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[35][7]\,
      I1 => \zone_count_color1_reg_n_0_[34][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[33][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[32][7]\,
      O => \zone_count_color1[1][8]_i_88_n_0\
    );
\zone_count_color1[1][8]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[39][7]\,
      I1 => \zone_count_color1_reg_n_0_[38][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[37][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[36][7]\,
      O => \zone_count_color1[1][8]_i_89_n_0\
    );
\zone_count_color1[1][8]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[27][7]\,
      I1 => \zone_count_color1_reg_n_0_[26][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[25][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[24][7]\,
      O => \zone_count_color1[1][8]_i_90_n_0\
    );
\zone_count_color1[1][8]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[31][7]\,
      I1 => \zone_count_color1_reg_n_0_[30][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[29][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[28][7]\,
      O => \zone_count_color1[1][8]_i_91_n_0\
    );
\zone_count_color1[1][8]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[19][7]\,
      I1 => \zone_count_color1_reg_n_0_[18][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[17][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[16][7]\,
      O => \zone_count_color1[1][8]_i_92_n_0\
    );
\zone_count_color1[1][8]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[23][7]\,
      I1 => \zone_count_color1_reg_n_0_[22][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[21][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[20][7]\,
      O => \zone_count_color1[1][8]_i_93_n_0\
    );
\zone_count_color1[1][8]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[11][7]\,
      I1 => \zone_count_color1_reg_n_0_[10][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[9][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[8][7]\,
      O => \zone_count_color1[1][8]_i_94_n_0\
    );
\zone_count_color1[1][8]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[15][7]\,
      I1 => \zone_count_color1_reg_n_0_[14][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[13][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[12][7]\,
      O => \zone_count_color1[1][8]_i_95_n_0\
    );
\zone_count_color1[1][8]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[3][7]\,
      I1 => \zone_count_color1_reg_n_0_[2][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[1][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[0][7]\,
      O => \zone_count_color1[1][8]_i_96_n_0\
    );
\zone_count_color1[1][8]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[7][7]\,
      I1 => \zone_count_color1_reg_n_0_[6][7]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[5][7]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[4][7]\,
      O => \zone_count_color1[1][8]_i_97_n_0\
    );
\zone_count_color1[1][8]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[67][6]\,
      I1 => \zone_count_color1_reg_n_0_[66][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[65][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[64][6]\,
      O => \zone_count_color1[1][8]_i_98_n_0\
    );
\zone_count_color1[1][8]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color1_reg_n_0_[71][6]\,
      I1 => \zone_count_color1_reg_n_0_[70][6]\,
      I2 => zone_id(0),
      I3 => \zone_count_color1_reg_n_0_[69][6]\,
      I4 => C(0),
      I5 => \zone_count_color1_reg_n_0_[68][6]\,
      O => \zone_count_color1[1][8]_i_99_n_0\
    );
\zone_count_color1_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[0][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[0][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[0][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[0][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[0][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[0][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[0][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[0][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[0][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[0][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[0][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[0][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[0][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[0][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[0][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[0][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[0][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[0][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[0][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[0][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[0][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[0][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[0][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[0][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[0][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[0][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[0][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[0][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[0][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[0][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[0][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[0][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[0][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[10][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[10][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[10][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[10][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[10][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[10][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[10][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[10][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[10][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[10][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[10][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[10][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[10][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[10][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[10][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[10][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[10][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[10][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[10][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[10][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[10][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[10][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[10][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[10][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[10][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[10][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[10][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[10][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[10][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[10][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[10][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[10][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[10][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[11][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[11][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[11][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[11][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[11][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[11][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[11][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[11][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[11][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[11][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[11][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[11][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[11][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[11][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[11][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[11][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[11][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[11][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[11][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[11][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[11][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[11][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[11][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[11][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[11][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[11][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[11][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[11][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[11][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[11][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[11][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[11][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[11][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[12][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[12][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[12][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[12][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[12][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[12][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[12][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[12][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[12][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[12][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[12][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[12][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[12][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[12][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[12][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[12][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[12][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[12][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[12][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[12][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[12][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[12][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[12][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[12][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[12][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[12][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[12][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[12][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[12][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[12][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[12][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[12][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[12][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[13][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[13][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[13][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[13][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[13][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[13][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[13][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[13][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[13][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[13][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[13][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[13][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[13][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[13][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[13][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[13][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[13][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[13][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[13][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[13][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[13][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[13][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[13][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[13][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[13][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[13][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[13][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[13][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[13][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[13][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[13][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[13][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[13][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[14][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[14][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[14][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[14][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[14][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[14][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[14][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[14][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[14][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[14][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[14][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[14][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[14][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[14][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[14][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[14][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[14][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[14][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[14][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[14][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[14][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[14][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[14][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[14][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[14][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[14][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[14][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[14][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[14][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[14][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[14][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[14][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[14][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[14][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[15][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[15][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[15][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[15][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[15][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[15][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[15][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[15][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[15][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[15][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[15][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[15][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[15][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[15][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[15][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[15][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[15][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[15][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[15][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[15][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[15][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[15][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[15][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[15][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[15][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[15][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[15][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[15][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[15][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[15][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[15][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[15][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[15][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[15][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[16][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[16][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[16][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[16][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[16][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[16][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[16][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[16][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[16][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[16][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[16][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[16][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[16][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[16][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[16][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[16][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[16][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[16][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[16][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[16][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[16][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[16][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[16][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[16][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[16][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[16][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[16][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[16][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[16][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[16][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[16][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[16][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[16][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[16][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[17][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[17][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[17][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[17][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[17][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[17][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[17][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[17][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[17][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[17][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[17][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[17][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[17][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[17][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[17][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[17][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[17][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[17][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[17][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[17][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[17][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[17][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[17][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[17][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[17][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[17][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[17][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[17][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[17][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[17][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[17][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[17][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[17][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[17][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[18][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[18][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[18][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[18][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[18][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[18][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[18][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[18][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[18][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[18][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[18][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[18][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[18][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[18][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[18][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[18][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[18][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[18][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[18][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[18][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[18][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[18][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[18][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[18][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[18][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[18][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[18][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[18][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[18][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[18][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[18][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[18][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[18][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[18][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[19][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[19][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[19][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[19][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[19][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[19][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[19][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[19][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[19][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[19][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[19][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[19][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[19][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[19][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[19][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[19][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[19][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[19][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[19][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[19][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[19][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[19][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[19][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[19][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[19][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[19][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[19][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[19][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[19][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[19][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[19][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[19][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[19][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[19][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[1][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][0]_i_5_n_0\,
      I1 => \zone_count_color1[1][0]_i_6_n_0\,
      O => \zone_count_color1_reg[1][0]_i_2_n_0\,
      S => zone_id(4)
    );
\zone_count_color1_reg[1][0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][0]_i_7_n_0\,
      I1 => \zone_count_color1[1][0]_i_8_n_0\,
      O => \zone_count_color1_reg[1][0]_i_3_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][0]_i_9_n_0\,
      I1 => \zone_count_color1[1][0]_i_10_n_0\,
      O => \zone_count_color1_reg[1][0]_i_4_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[1][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[1][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[1][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_count_color1_reg[1][8]_i_1_n_0\,
      CO(3) => \zone_count_color1_reg[1][12]_i_1_n_0\,
      CO(2) => \zone_count_color1_reg[1][12]_i_1_n_1\,
      CO(1) => \zone_count_color1_reg[1][12]_i_1_n_2\,
      CO(0) => \zone_count_color1_reg[1][12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => max_zone_color11(12 downto 9),
      S(3 downto 0) => zone_count_color1(12 downto 9)
    );
\zone_count_color1_reg[1][12]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][12]_i_38_n_0\,
      I1 => \zone_count_color1_reg[1][12]_i_39_n_0\,
      O => \zone_count_color1_reg[1][12]_i_12_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][12]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][12]_i_48_n_0\,
      I1 => \zone_count_color1_reg[1][12]_i_49_n_0\,
      O => \zone_count_color1_reg[1][12]_i_15_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][12]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_58_n_0\,
      I1 => \zone_count_color1[1][12]_i_59_n_0\,
      O => \zone_count_color1_reg[1][12]_i_18_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_60_n_0\,
      I1 => \zone_count_color1[1][12]_i_61_n_0\,
      O => \zone_count_color1_reg[1][12]_i_19_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_62_n_0\,
      I1 => \zone_count_color1[1][12]_i_63_n_0\,
      O => \zone_count_color1_reg[1][12]_i_20_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_64_n_0\,
      I1 => \zone_count_color1[1][12]_i_65_n_0\,
      O => \zone_count_color1_reg[1][12]_i_21_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_66_n_0\,
      I1 => \zone_count_color1[1][12]_i_67_n_0\,
      O => \zone_count_color1_reg[1][12]_i_22_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_68_n_0\,
      I1 => \zone_count_color1[1][12]_i_69_n_0\,
      O => \zone_count_color1_reg[1][12]_i_23_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_70_n_0\,
      I1 => \zone_count_color1[1][12]_i_71_n_0\,
      O => \zone_count_color1_reg[1][12]_i_24_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_72_n_0\,
      I1 => \zone_count_color1[1][12]_i_73_n_0\,
      O => \zone_count_color1_reg[1][12]_i_25_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_74_n_0\,
      I1 => \zone_count_color1[1][12]_i_75_n_0\,
      O => \zone_count_color1_reg[1][12]_i_26_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_76_n_0\,
      I1 => \zone_count_color1[1][12]_i_77_n_0\,
      O => \zone_count_color1_reg[1][12]_i_27_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_78_n_0\,
      I1 => \zone_count_color1[1][12]_i_79_n_0\,
      O => \zone_count_color1_reg[1][12]_i_28_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_80_n_0\,
      I1 => \zone_count_color1[1][12]_i_81_n_0\,
      O => \zone_count_color1_reg[1][12]_i_29_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_82_n_0\,
      I1 => \zone_count_color1[1][12]_i_83_n_0\,
      O => \zone_count_color1_reg[1][12]_i_30_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_84_n_0\,
      I1 => \zone_count_color1[1][12]_i_85_n_0\,
      O => \zone_count_color1_reg[1][12]_i_31_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_86_n_0\,
      I1 => \zone_count_color1[1][12]_i_87_n_0\,
      O => \zone_count_color1_reg[1][12]_i_32_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_88_n_0\,
      I1 => \zone_count_color1[1][12]_i_89_n_0\,
      O => \zone_count_color1_reg[1][12]_i_33_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_90_n_0\,
      I1 => \zone_count_color1[1][12]_i_91_n_0\,
      O => \zone_count_color1_reg[1][12]_i_34_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_92_n_0\,
      I1 => \zone_count_color1[1][12]_i_93_n_0\,
      O => \zone_count_color1_reg[1][12]_i_35_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_94_n_0\,
      I1 => \zone_count_color1[1][12]_i_95_n_0\,
      O => \zone_count_color1_reg[1][12]_i_36_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_96_n_0\,
      I1 => \zone_count_color1[1][12]_i_97_n_0\,
      O => \zone_count_color1_reg[1][12]_i_37_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_98_n_0\,
      I1 => \zone_count_color1[1][12]_i_99_n_0\,
      O => \zone_count_color1_reg[1][12]_i_38_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_100_n_0\,
      I1 => \zone_count_color1[1][12]_i_101_n_0\,
      O => \zone_count_color1_reg[1][12]_i_39_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_102_n_0\,
      I1 => \zone_count_color1[1][12]_i_103_n_0\,
      O => \zone_count_color1_reg[1][12]_i_40_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_104_n_0\,
      I1 => \zone_count_color1[1][12]_i_105_n_0\,
      O => \zone_count_color1_reg[1][12]_i_41_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_106_n_0\,
      I1 => \zone_count_color1[1][12]_i_107_n_0\,
      O => \zone_count_color1_reg[1][12]_i_42_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_108_n_0\,
      I1 => \zone_count_color1[1][12]_i_109_n_0\,
      O => \zone_count_color1_reg[1][12]_i_43_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_110_n_0\,
      I1 => \zone_count_color1[1][12]_i_111_n_0\,
      O => \zone_count_color1_reg[1][12]_i_44_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_112_n_0\,
      I1 => \zone_count_color1[1][12]_i_113_n_0\,
      O => \zone_count_color1_reg[1][12]_i_45_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_114_n_0\,
      I1 => \zone_count_color1[1][12]_i_115_n_0\,
      O => \zone_count_color1_reg[1][12]_i_46_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_116_n_0\,
      I1 => \zone_count_color1[1][12]_i_117_n_0\,
      O => \zone_count_color1_reg[1][12]_i_47_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_118_n_0\,
      I1 => \zone_count_color1[1][12]_i_119_n_0\,
      O => \zone_count_color1_reg[1][12]_i_48_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_120_n_0\,
      I1 => \zone_count_color1[1][12]_i_121_n_0\,
      O => \zone_count_color1_reg[1][12]_i_49_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_122_n_0\,
      I1 => \zone_count_color1[1][12]_i_123_n_0\,
      O => \zone_count_color1_reg[1][12]_i_50_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_124_n_0\,
      I1 => \zone_count_color1[1][12]_i_125_n_0\,
      O => \zone_count_color1_reg[1][12]_i_51_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_126_n_0\,
      I1 => \zone_count_color1[1][12]_i_127_n_0\,
      O => \zone_count_color1_reg[1][12]_i_52_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_128_n_0\,
      I1 => \zone_count_color1[1][12]_i_129_n_0\,
      O => \zone_count_color1_reg[1][12]_i_53_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_130_n_0\,
      I1 => \zone_count_color1[1][12]_i_131_n_0\,
      O => \zone_count_color1_reg[1][12]_i_54_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_132_n_0\,
      I1 => \zone_count_color1[1][12]_i_133_n_0\,
      O => \zone_count_color1_reg[1][12]_i_55_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_134_n_0\,
      I1 => \zone_count_color1[1][12]_i_135_n_0\,
      O => \zone_count_color1_reg[1][12]_i_56_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][12]_i_136_n_0\,
      I1 => \zone_count_color1[1][12]_i_137_n_0\,
      O => \zone_count_color1_reg[1][12]_i_57_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][12]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][12]_i_18_n_0\,
      I1 => \zone_count_color1_reg[1][12]_i_19_n_0\,
      O => \zone_count_color1_reg[1][12]_i_6_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][12]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][12]_i_28_n_0\,
      I1 => \zone_count_color1_reg[1][12]_i_29_n_0\,
      O => \zone_count_color1_reg[1][12]_i_9_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[1][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[1][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[1][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[1][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_count_color1_reg[1][12]_i_1_n_0\,
      CO(3) => \zone_count_color1_reg[1][16]_i_1_n_0\,
      CO(2) => \zone_count_color1_reg[1][16]_i_1_n_1\,
      CO(1) => \zone_count_color1_reg[1][16]_i_1_n_2\,
      CO(0) => \zone_count_color1_reg[1][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => max_zone_color11(16 downto 13),
      S(3 downto 0) => zone_count_color1(16 downto 13)
    );
\zone_count_color1_reg[1][16]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][16]_i_38_n_0\,
      I1 => \zone_count_color1_reg[1][16]_i_39_n_0\,
      O => \zone_count_color1_reg[1][16]_i_12_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][16]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][16]_i_48_n_0\,
      I1 => \zone_count_color1_reg[1][16]_i_49_n_0\,
      O => \zone_count_color1_reg[1][16]_i_15_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][16]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_58_n_0\,
      I1 => \zone_count_color1[1][16]_i_59_n_0\,
      O => \zone_count_color1_reg[1][16]_i_18_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_60_n_0\,
      I1 => \zone_count_color1[1][16]_i_61_n_0\,
      O => \zone_count_color1_reg[1][16]_i_19_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_62_n_0\,
      I1 => \zone_count_color1[1][16]_i_63_n_0\,
      O => \zone_count_color1_reg[1][16]_i_20_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_64_n_0\,
      I1 => \zone_count_color1[1][16]_i_65_n_0\,
      O => \zone_count_color1_reg[1][16]_i_21_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_66_n_0\,
      I1 => \zone_count_color1[1][16]_i_67_n_0\,
      O => \zone_count_color1_reg[1][16]_i_22_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_68_n_0\,
      I1 => \zone_count_color1[1][16]_i_69_n_0\,
      O => \zone_count_color1_reg[1][16]_i_23_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_70_n_0\,
      I1 => \zone_count_color1[1][16]_i_71_n_0\,
      O => \zone_count_color1_reg[1][16]_i_24_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_72_n_0\,
      I1 => \zone_count_color1[1][16]_i_73_n_0\,
      O => \zone_count_color1_reg[1][16]_i_25_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_74_n_0\,
      I1 => \zone_count_color1[1][16]_i_75_n_0\,
      O => \zone_count_color1_reg[1][16]_i_26_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_76_n_0\,
      I1 => \zone_count_color1[1][16]_i_77_n_0\,
      O => \zone_count_color1_reg[1][16]_i_27_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_78_n_0\,
      I1 => \zone_count_color1[1][16]_i_79_n_0\,
      O => \zone_count_color1_reg[1][16]_i_28_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_80_n_0\,
      I1 => \zone_count_color1[1][16]_i_81_n_0\,
      O => \zone_count_color1_reg[1][16]_i_29_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_82_n_0\,
      I1 => \zone_count_color1[1][16]_i_83_n_0\,
      O => \zone_count_color1_reg[1][16]_i_30_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_84_n_0\,
      I1 => \zone_count_color1[1][16]_i_85_n_0\,
      O => \zone_count_color1_reg[1][16]_i_31_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_86_n_0\,
      I1 => \zone_count_color1[1][16]_i_87_n_0\,
      O => \zone_count_color1_reg[1][16]_i_32_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_88_n_0\,
      I1 => \zone_count_color1[1][16]_i_89_n_0\,
      O => \zone_count_color1_reg[1][16]_i_33_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_90_n_0\,
      I1 => \zone_count_color1[1][16]_i_91_n_0\,
      O => \zone_count_color1_reg[1][16]_i_34_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_92_n_0\,
      I1 => \zone_count_color1[1][16]_i_93_n_0\,
      O => \zone_count_color1_reg[1][16]_i_35_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_94_n_0\,
      I1 => \zone_count_color1[1][16]_i_95_n_0\,
      O => \zone_count_color1_reg[1][16]_i_36_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_96_n_0\,
      I1 => \zone_count_color1[1][16]_i_97_n_0\,
      O => \zone_count_color1_reg[1][16]_i_37_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_98_n_0\,
      I1 => \zone_count_color1[1][16]_i_99_n_0\,
      O => \zone_count_color1_reg[1][16]_i_38_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_100_n_0\,
      I1 => \zone_count_color1[1][16]_i_101_n_0\,
      O => \zone_count_color1_reg[1][16]_i_39_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_102_n_0\,
      I1 => \zone_count_color1[1][16]_i_103_n_0\,
      O => \zone_count_color1_reg[1][16]_i_40_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_104_n_0\,
      I1 => \zone_count_color1[1][16]_i_105_n_0\,
      O => \zone_count_color1_reg[1][16]_i_41_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_106_n_0\,
      I1 => \zone_count_color1[1][16]_i_107_n_0\,
      O => \zone_count_color1_reg[1][16]_i_42_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_108_n_0\,
      I1 => \zone_count_color1[1][16]_i_109_n_0\,
      O => \zone_count_color1_reg[1][16]_i_43_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_110_n_0\,
      I1 => \zone_count_color1[1][16]_i_111_n_0\,
      O => \zone_count_color1_reg[1][16]_i_44_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_112_n_0\,
      I1 => \zone_count_color1[1][16]_i_113_n_0\,
      O => \zone_count_color1_reg[1][16]_i_45_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_114_n_0\,
      I1 => \zone_count_color1[1][16]_i_115_n_0\,
      O => \zone_count_color1_reg[1][16]_i_46_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_116_n_0\,
      I1 => \zone_count_color1[1][16]_i_117_n_0\,
      O => \zone_count_color1_reg[1][16]_i_47_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_118_n_0\,
      I1 => \zone_count_color1[1][16]_i_119_n_0\,
      O => \zone_count_color1_reg[1][16]_i_48_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_120_n_0\,
      I1 => \zone_count_color1[1][16]_i_121_n_0\,
      O => \zone_count_color1_reg[1][16]_i_49_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_122_n_0\,
      I1 => \zone_count_color1[1][16]_i_123_n_0\,
      O => \zone_count_color1_reg[1][16]_i_50_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_124_n_0\,
      I1 => \zone_count_color1[1][16]_i_125_n_0\,
      O => \zone_count_color1_reg[1][16]_i_51_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_126_n_0\,
      I1 => \zone_count_color1[1][16]_i_127_n_0\,
      O => \zone_count_color1_reg[1][16]_i_52_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_128_n_0\,
      I1 => \zone_count_color1[1][16]_i_129_n_0\,
      O => \zone_count_color1_reg[1][16]_i_53_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_130_n_0\,
      I1 => \zone_count_color1[1][16]_i_131_n_0\,
      O => \zone_count_color1_reg[1][16]_i_54_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_132_n_0\,
      I1 => \zone_count_color1[1][16]_i_133_n_0\,
      O => \zone_count_color1_reg[1][16]_i_55_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_134_n_0\,
      I1 => \zone_count_color1[1][16]_i_135_n_0\,
      O => \zone_count_color1_reg[1][16]_i_56_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][16]_i_136_n_0\,
      I1 => \zone_count_color1[1][16]_i_137_n_0\,
      O => \zone_count_color1_reg[1][16]_i_57_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][16]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][16]_i_18_n_0\,
      I1 => \zone_count_color1_reg[1][16]_i_19_n_0\,
      O => \zone_count_color1_reg[1][16]_i_6_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][16]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][16]_i_28_n_0\,
      I1 => \zone_count_color1_reg[1][16]_i_29_n_0\,
      O => \zone_count_color1_reg[1][16]_i_9_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[1][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[1][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[1][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[1][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[1][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_count_color1_reg[1][16]_i_1_n_0\,
      CO(3) => \zone_count_color1_reg[1][20]_i_1_n_0\,
      CO(2) => \zone_count_color1_reg[1][20]_i_1_n_1\,
      CO(1) => \zone_count_color1_reg[1][20]_i_1_n_2\,
      CO(0) => \zone_count_color1_reg[1][20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => max_zone_color11(20 downto 17),
      S(3 downto 0) => zone_count_color1(20 downto 17)
    );
\zone_count_color1_reg[1][20]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][20]_i_38_n_0\,
      I1 => \zone_count_color1_reg[1][20]_i_39_n_0\,
      O => \zone_count_color1_reg[1][20]_i_12_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][20]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][20]_i_48_n_0\,
      I1 => \zone_count_color1_reg[1][20]_i_49_n_0\,
      O => \zone_count_color1_reg[1][20]_i_15_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][20]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_58_n_0\,
      I1 => \zone_count_color1[1][20]_i_59_n_0\,
      O => \zone_count_color1_reg[1][20]_i_18_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_60_n_0\,
      I1 => \zone_count_color1[1][20]_i_61_n_0\,
      O => \zone_count_color1_reg[1][20]_i_19_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_62_n_0\,
      I1 => \zone_count_color1[1][20]_i_63_n_0\,
      O => \zone_count_color1_reg[1][20]_i_20_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_64_n_0\,
      I1 => \zone_count_color1[1][20]_i_65_n_0\,
      O => \zone_count_color1_reg[1][20]_i_21_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_66_n_0\,
      I1 => \zone_count_color1[1][20]_i_67_n_0\,
      O => \zone_count_color1_reg[1][20]_i_22_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_68_n_0\,
      I1 => \zone_count_color1[1][20]_i_69_n_0\,
      O => \zone_count_color1_reg[1][20]_i_23_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_70_n_0\,
      I1 => \zone_count_color1[1][20]_i_71_n_0\,
      O => \zone_count_color1_reg[1][20]_i_24_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_72_n_0\,
      I1 => \zone_count_color1[1][20]_i_73_n_0\,
      O => \zone_count_color1_reg[1][20]_i_25_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_74_n_0\,
      I1 => \zone_count_color1[1][20]_i_75_n_0\,
      O => \zone_count_color1_reg[1][20]_i_26_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_76_n_0\,
      I1 => \zone_count_color1[1][20]_i_77_n_0\,
      O => \zone_count_color1_reg[1][20]_i_27_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_78_n_0\,
      I1 => \zone_count_color1[1][20]_i_79_n_0\,
      O => \zone_count_color1_reg[1][20]_i_28_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_80_n_0\,
      I1 => \zone_count_color1[1][20]_i_81_n_0\,
      O => \zone_count_color1_reg[1][20]_i_29_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_82_n_0\,
      I1 => \zone_count_color1[1][20]_i_83_n_0\,
      O => \zone_count_color1_reg[1][20]_i_30_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_84_n_0\,
      I1 => \zone_count_color1[1][20]_i_85_n_0\,
      O => \zone_count_color1_reg[1][20]_i_31_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_86_n_0\,
      I1 => \zone_count_color1[1][20]_i_87_n_0\,
      O => \zone_count_color1_reg[1][20]_i_32_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_88_n_0\,
      I1 => \zone_count_color1[1][20]_i_89_n_0\,
      O => \zone_count_color1_reg[1][20]_i_33_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_90_n_0\,
      I1 => \zone_count_color1[1][20]_i_91_n_0\,
      O => \zone_count_color1_reg[1][20]_i_34_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_92_n_0\,
      I1 => \zone_count_color1[1][20]_i_93_n_0\,
      O => \zone_count_color1_reg[1][20]_i_35_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_94_n_0\,
      I1 => \zone_count_color1[1][20]_i_95_n_0\,
      O => \zone_count_color1_reg[1][20]_i_36_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_96_n_0\,
      I1 => \zone_count_color1[1][20]_i_97_n_0\,
      O => \zone_count_color1_reg[1][20]_i_37_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_98_n_0\,
      I1 => \zone_count_color1[1][20]_i_99_n_0\,
      O => \zone_count_color1_reg[1][20]_i_38_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_100_n_0\,
      I1 => \zone_count_color1[1][20]_i_101_n_0\,
      O => \zone_count_color1_reg[1][20]_i_39_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_102_n_0\,
      I1 => \zone_count_color1[1][20]_i_103_n_0\,
      O => \zone_count_color1_reg[1][20]_i_40_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_104_n_0\,
      I1 => \zone_count_color1[1][20]_i_105_n_0\,
      O => \zone_count_color1_reg[1][20]_i_41_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_106_n_0\,
      I1 => \zone_count_color1[1][20]_i_107_n_0\,
      O => \zone_count_color1_reg[1][20]_i_42_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_108_n_0\,
      I1 => \zone_count_color1[1][20]_i_109_n_0\,
      O => \zone_count_color1_reg[1][20]_i_43_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_110_n_0\,
      I1 => \zone_count_color1[1][20]_i_111_n_0\,
      O => \zone_count_color1_reg[1][20]_i_44_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_112_n_0\,
      I1 => \zone_count_color1[1][20]_i_113_n_0\,
      O => \zone_count_color1_reg[1][20]_i_45_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_114_n_0\,
      I1 => \zone_count_color1[1][20]_i_115_n_0\,
      O => \zone_count_color1_reg[1][20]_i_46_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_116_n_0\,
      I1 => \zone_count_color1[1][20]_i_117_n_0\,
      O => \zone_count_color1_reg[1][20]_i_47_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_118_n_0\,
      I1 => \zone_count_color1[1][20]_i_119_n_0\,
      O => \zone_count_color1_reg[1][20]_i_48_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_120_n_0\,
      I1 => \zone_count_color1[1][20]_i_121_n_0\,
      O => \zone_count_color1_reg[1][20]_i_49_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_122_n_0\,
      I1 => \zone_count_color1[1][20]_i_123_n_0\,
      O => \zone_count_color1_reg[1][20]_i_50_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_124_n_0\,
      I1 => \zone_count_color1[1][20]_i_125_n_0\,
      O => \zone_count_color1_reg[1][20]_i_51_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_126_n_0\,
      I1 => \zone_count_color1[1][20]_i_127_n_0\,
      O => \zone_count_color1_reg[1][20]_i_52_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_128_n_0\,
      I1 => \zone_count_color1[1][20]_i_129_n_0\,
      O => \zone_count_color1_reg[1][20]_i_53_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_130_n_0\,
      I1 => \zone_count_color1[1][20]_i_131_n_0\,
      O => \zone_count_color1_reg[1][20]_i_54_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_132_n_0\,
      I1 => \zone_count_color1[1][20]_i_133_n_0\,
      O => \zone_count_color1_reg[1][20]_i_55_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_134_n_0\,
      I1 => \zone_count_color1[1][20]_i_135_n_0\,
      O => \zone_count_color1_reg[1][20]_i_56_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][20]_i_136_n_0\,
      I1 => \zone_count_color1[1][20]_i_137_n_0\,
      O => \zone_count_color1_reg[1][20]_i_57_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][20]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][20]_i_18_n_0\,
      I1 => \zone_count_color1_reg[1][20]_i_19_n_0\,
      O => \zone_count_color1_reg[1][20]_i_6_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][20]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][20]_i_28_n_0\,
      I1 => \zone_count_color1_reg[1][20]_i_29_n_0\,
      O => \zone_count_color1_reg[1][20]_i_9_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[1][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[1][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[1][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[1][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_count_color1_reg[1][20]_i_1_n_0\,
      CO(3) => \zone_count_color1_reg[1][24]_i_1_n_0\,
      CO(2) => \zone_count_color1_reg[1][24]_i_1_n_1\,
      CO(1) => \zone_count_color1_reg[1][24]_i_1_n_2\,
      CO(0) => \zone_count_color1_reg[1][24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => max_zone_color11(24 downto 21),
      S(3 downto 0) => zone_count_color1(24 downto 21)
    );
\zone_count_color1_reg[1][24]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][24]_i_38_n_0\,
      I1 => \zone_count_color1_reg[1][24]_i_39_n_0\,
      O => \zone_count_color1_reg[1][24]_i_12_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][24]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][24]_i_48_n_0\,
      I1 => \zone_count_color1_reg[1][24]_i_49_n_0\,
      O => \zone_count_color1_reg[1][24]_i_15_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][24]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_58_n_0\,
      I1 => \zone_count_color1[1][24]_i_59_n_0\,
      O => \zone_count_color1_reg[1][24]_i_18_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_60_n_0\,
      I1 => \zone_count_color1[1][24]_i_61_n_0\,
      O => \zone_count_color1_reg[1][24]_i_19_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_62_n_0\,
      I1 => \zone_count_color1[1][24]_i_63_n_0\,
      O => \zone_count_color1_reg[1][24]_i_20_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_64_n_0\,
      I1 => \zone_count_color1[1][24]_i_65_n_0\,
      O => \zone_count_color1_reg[1][24]_i_21_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_66_n_0\,
      I1 => \zone_count_color1[1][24]_i_67_n_0\,
      O => \zone_count_color1_reg[1][24]_i_22_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_68_n_0\,
      I1 => \zone_count_color1[1][24]_i_69_n_0\,
      O => \zone_count_color1_reg[1][24]_i_23_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_70_n_0\,
      I1 => \zone_count_color1[1][24]_i_71_n_0\,
      O => \zone_count_color1_reg[1][24]_i_24_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_72_n_0\,
      I1 => \zone_count_color1[1][24]_i_73_n_0\,
      O => \zone_count_color1_reg[1][24]_i_25_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_74_n_0\,
      I1 => \zone_count_color1[1][24]_i_75_n_0\,
      O => \zone_count_color1_reg[1][24]_i_26_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_76_n_0\,
      I1 => \zone_count_color1[1][24]_i_77_n_0\,
      O => \zone_count_color1_reg[1][24]_i_27_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_78_n_0\,
      I1 => \zone_count_color1[1][24]_i_79_n_0\,
      O => \zone_count_color1_reg[1][24]_i_28_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_80_n_0\,
      I1 => \zone_count_color1[1][24]_i_81_n_0\,
      O => \zone_count_color1_reg[1][24]_i_29_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_82_n_0\,
      I1 => \zone_count_color1[1][24]_i_83_n_0\,
      O => \zone_count_color1_reg[1][24]_i_30_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_84_n_0\,
      I1 => \zone_count_color1[1][24]_i_85_n_0\,
      O => \zone_count_color1_reg[1][24]_i_31_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_86_n_0\,
      I1 => \zone_count_color1[1][24]_i_87_n_0\,
      O => \zone_count_color1_reg[1][24]_i_32_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_88_n_0\,
      I1 => \zone_count_color1[1][24]_i_89_n_0\,
      O => \zone_count_color1_reg[1][24]_i_33_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_90_n_0\,
      I1 => \zone_count_color1[1][24]_i_91_n_0\,
      O => \zone_count_color1_reg[1][24]_i_34_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_92_n_0\,
      I1 => \zone_count_color1[1][24]_i_93_n_0\,
      O => \zone_count_color1_reg[1][24]_i_35_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_94_n_0\,
      I1 => \zone_count_color1[1][24]_i_95_n_0\,
      O => \zone_count_color1_reg[1][24]_i_36_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_96_n_0\,
      I1 => \zone_count_color1[1][24]_i_97_n_0\,
      O => \zone_count_color1_reg[1][24]_i_37_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_98_n_0\,
      I1 => \zone_count_color1[1][24]_i_99_n_0\,
      O => \zone_count_color1_reg[1][24]_i_38_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_100_n_0\,
      I1 => \zone_count_color1[1][24]_i_101_n_0\,
      O => \zone_count_color1_reg[1][24]_i_39_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_102_n_0\,
      I1 => \zone_count_color1[1][24]_i_103_n_0\,
      O => \zone_count_color1_reg[1][24]_i_40_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_104_n_0\,
      I1 => \zone_count_color1[1][24]_i_105_n_0\,
      O => \zone_count_color1_reg[1][24]_i_41_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_106_n_0\,
      I1 => \zone_count_color1[1][24]_i_107_n_0\,
      O => \zone_count_color1_reg[1][24]_i_42_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_108_n_0\,
      I1 => \zone_count_color1[1][24]_i_109_n_0\,
      O => \zone_count_color1_reg[1][24]_i_43_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_110_n_0\,
      I1 => \zone_count_color1[1][24]_i_111_n_0\,
      O => \zone_count_color1_reg[1][24]_i_44_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_112_n_0\,
      I1 => \zone_count_color1[1][24]_i_113_n_0\,
      O => \zone_count_color1_reg[1][24]_i_45_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_114_n_0\,
      I1 => \zone_count_color1[1][24]_i_115_n_0\,
      O => \zone_count_color1_reg[1][24]_i_46_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_116_n_0\,
      I1 => \zone_count_color1[1][24]_i_117_n_0\,
      O => \zone_count_color1_reg[1][24]_i_47_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_118_n_0\,
      I1 => \zone_count_color1[1][24]_i_119_n_0\,
      O => \zone_count_color1_reg[1][24]_i_48_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_120_n_0\,
      I1 => \zone_count_color1[1][24]_i_121_n_0\,
      O => \zone_count_color1_reg[1][24]_i_49_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_122_n_0\,
      I1 => \zone_count_color1[1][24]_i_123_n_0\,
      O => \zone_count_color1_reg[1][24]_i_50_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_124_n_0\,
      I1 => \zone_count_color1[1][24]_i_125_n_0\,
      O => \zone_count_color1_reg[1][24]_i_51_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_126_n_0\,
      I1 => \zone_count_color1[1][24]_i_127_n_0\,
      O => \zone_count_color1_reg[1][24]_i_52_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_128_n_0\,
      I1 => \zone_count_color1[1][24]_i_129_n_0\,
      O => \zone_count_color1_reg[1][24]_i_53_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_130_n_0\,
      I1 => \zone_count_color1[1][24]_i_131_n_0\,
      O => \zone_count_color1_reg[1][24]_i_54_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_132_n_0\,
      I1 => \zone_count_color1[1][24]_i_133_n_0\,
      O => \zone_count_color1_reg[1][24]_i_55_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_134_n_0\,
      I1 => \zone_count_color1[1][24]_i_135_n_0\,
      O => \zone_count_color1_reg[1][24]_i_56_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][24]_i_136_n_0\,
      I1 => \zone_count_color1[1][24]_i_137_n_0\,
      O => \zone_count_color1_reg[1][24]_i_57_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][24]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][24]_i_18_n_0\,
      I1 => \zone_count_color1_reg[1][24]_i_19_n_0\,
      O => \zone_count_color1_reg[1][24]_i_6_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][24]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][24]_i_28_n_0\,
      I1 => \zone_count_color1_reg[1][24]_i_29_n_0\,
      O => \zone_count_color1_reg[1][24]_i_9_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[1][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[1][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[1][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[1][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_count_color1_reg[1][24]_i_1_n_0\,
      CO(3) => \zone_count_color1_reg[1][28]_i_1_n_0\,
      CO(2) => \zone_count_color1_reg[1][28]_i_1_n_1\,
      CO(1) => \zone_count_color1_reg[1][28]_i_1_n_2\,
      CO(0) => \zone_count_color1_reg[1][28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => max_zone_color11(28 downto 25),
      S(3 downto 0) => zone_count_color1(28 downto 25)
    );
\zone_count_color1_reg[1][28]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][28]_i_38_n_0\,
      I1 => \zone_count_color1_reg[1][28]_i_39_n_0\,
      O => \zone_count_color1_reg[1][28]_i_12_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][28]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][28]_i_48_n_0\,
      I1 => \zone_count_color1_reg[1][28]_i_49_n_0\,
      O => \zone_count_color1_reg[1][28]_i_15_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][28]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_58_n_0\,
      I1 => \zone_count_color1[1][28]_i_59_n_0\,
      O => \zone_count_color1_reg[1][28]_i_18_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_60_n_0\,
      I1 => \zone_count_color1[1][28]_i_61_n_0\,
      O => \zone_count_color1_reg[1][28]_i_19_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_62_n_0\,
      I1 => \zone_count_color1[1][28]_i_63_n_0\,
      O => \zone_count_color1_reg[1][28]_i_20_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_64_n_0\,
      I1 => \zone_count_color1[1][28]_i_65_n_0\,
      O => \zone_count_color1_reg[1][28]_i_21_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_66_n_0\,
      I1 => \zone_count_color1[1][28]_i_67_n_0\,
      O => \zone_count_color1_reg[1][28]_i_22_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_68_n_0\,
      I1 => \zone_count_color1[1][28]_i_69_n_0\,
      O => \zone_count_color1_reg[1][28]_i_23_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_70_n_0\,
      I1 => \zone_count_color1[1][28]_i_71_n_0\,
      O => \zone_count_color1_reg[1][28]_i_24_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_72_n_0\,
      I1 => \zone_count_color1[1][28]_i_73_n_0\,
      O => \zone_count_color1_reg[1][28]_i_25_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_74_n_0\,
      I1 => \zone_count_color1[1][28]_i_75_n_0\,
      O => \zone_count_color1_reg[1][28]_i_26_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_76_n_0\,
      I1 => \zone_count_color1[1][28]_i_77_n_0\,
      O => \zone_count_color1_reg[1][28]_i_27_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_78_n_0\,
      I1 => \zone_count_color1[1][28]_i_79_n_0\,
      O => \zone_count_color1_reg[1][28]_i_28_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_80_n_0\,
      I1 => \zone_count_color1[1][28]_i_81_n_0\,
      O => \zone_count_color1_reg[1][28]_i_29_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_82_n_0\,
      I1 => \zone_count_color1[1][28]_i_83_n_0\,
      O => \zone_count_color1_reg[1][28]_i_30_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_84_n_0\,
      I1 => \zone_count_color1[1][28]_i_85_n_0\,
      O => \zone_count_color1_reg[1][28]_i_31_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_86_n_0\,
      I1 => \zone_count_color1[1][28]_i_87_n_0\,
      O => \zone_count_color1_reg[1][28]_i_32_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_88_n_0\,
      I1 => \zone_count_color1[1][28]_i_89_n_0\,
      O => \zone_count_color1_reg[1][28]_i_33_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_90_n_0\,
      I1 => \zone_count_color1[1][28]_i_91_n_0\,
      O => \zone_count_color1_reg[1][28]_i_34_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_92_n_0\,
      I1 => \zone_count_color1[1][28]_i_93_n_0\,
      O => \zone_count_color1_reg[1][28]_i_35_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_94_n_0\,
      I1 => \zone_count_color1[1][28]_i_95_n_0\,
      O => \zone_count_color1_reg[1][28]_i_36_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_96_n_0\,
      I1 => \zone_count_color1[1][28]_i_97_n_0\,
      O => \zone_count_color1_reg[1][28]_i_37_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_98_n_0\,
      I1 => \zone_count_color1[1][28]_i_99_n_0\,
      O => \zone_count_color1_reg[1][28]_i_38_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_100_n_0\,
      I1 => \zone_count_color1[1][28]_i_101_n_0\,
      O => \zone_count_color1_reg[1][28]_i_39_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_102_n_0\,
      I1 => \zone_count_color1[1][28]_i_103_n_0\,
      O => \zone_count_color1_reg[1][28]_i_40_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_104_n_0\,
      I1 => \zone_count_color1[1][28]_i_105_n_0\,
      O => \zone_count_color1_reg[1][28]_i_41_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_106_n_0\,
      I1 => \zone_count_color1[1][28]_i_107_n_0\,
      O => \zone_count_color1_reg[1][28]_i_42_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_108_n_0\,
      I1 => \zone_count_color1[1][28]_i_109_n_0\,
      O => \zone_count_color1_reg[1][28]_i_43_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_110_n_0\,
      I1 => \zone_count_color1[1][28]_i_111_n_0\,
      O => \zone_count_color1_reg[1][28]_i_44_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_112_n_0\,
      I1 => \zone_count_color1[1][28]_i_113_n_0\,
      O => \zone_count_color1_reg[1][28]_i_45_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_114_n_0\,
      I1 => \zone_count_color1[1][28]_i_115_n_0\,
      O => \zone_count_color1_reg[1][28]_i_46_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_116_n_0\,
      I1 => \zone_count_color1[1][28]_i_117_n_0\,
      O => \zone_count_color1_reg[1][28]_i_47_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_118_n_0\,
      I1 => \zone_count_color1[1][28]_i_119_n_0\,
      O => \zone_count_color1_reg[1][28]_i_48_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_120_n_0\,
      I1 => \zone_count_color1[1][28]_i_121_n_0\,
      O => \zone_count_color1_reg[1][28]_i_49_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_122_n_0\,
      I1 => \zone_count_color1[1][28]_i_123_n_0\,
      O => \zone_count_color1_reg[1][28]_i_50_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_124_n_0\,
      I1 => \zone_count_color1[1][28]_i_125_n_0\,
      O => \zone_count_color1_reg[1][28]_i_51_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_126_n_0\,
      I1 => \zone_count_color1[1][28]_i_127_n_0\,
      O => \zone_count_color1_reg[1][28]_i_52_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_128_n_0\,
      I1 => \zone_count_color1[1][28]_i_129_n_0\,
      O => \zone_count_color1_reg[1][28]_i_53_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_130_n_0\,
      I1 => \zone_count_color1[1][28]_i_131_n_0\,
      O => \zone_count_color1_reg[1][28]_i_54_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_132_n_0\,
      I1 => \zone_count_color1[1][28]_i_133_n_0\,
      O => \zone_count_color1_reg[1][28]_i_55_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_134_n_0\,
      I1 => \zone_count_color1[1][28]_i_135_n_0\,
      O => \zone_count_color1_reg[1][28]_i_56_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][28]_i_136_n_0\,
      I1 => \zone_count_color1[1][28]_i_137_n_0\,
      O => \zone_count_color1_reg[1][28]_i_57_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][28]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][28]_i_18_n_0\,
      I1 => \zone_count_color1_reg[1][28]_i_19_n_0\,
      O => \zone_count_color1_reg[1][28]_i_6_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][28]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][28]_i_28_n_0\,
      I1 => \zone_count_color1_reg[1][28]_i_29_n_0\,
      O => \zone_count_color1_reg[1][28]_i_9_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[1][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[1][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[1][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[1][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][31]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][31]_i_28_n_0\,
      I1 => \zone_count_color1_reg[1][31]_i_29_n_0\,
      O => \zone_count_color1_reg[1][31]_i_12_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][31]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][31]_i_38_n_0\,
      I1 => \zone_count_color1_reg[1][31]_i_39_n_0\,
      O => \zone_count_color1_reg[1][31]_i_15_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][31]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_48_n_0\,
      I1 => \zone_count_color1[1][31]_i_49_n_0\,
      O => \zone_count_color1_reg[1][31]_i_18_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_50_n_0\,
      I1 => \zone_count_color1[1][31]_i_51_n_0\,
      O => \zone_count_color1_reg[1][31]_i_19_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_52_n_0\,
      I1 => \zone_count_color1[1][31]_i_53_n_0\,
      O => \zone_count_color1_reg[1][31]_i_20_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_54_n_0\,
      I1 => \zone_count_color1[1][31]_i_55_n_0\,
      O => \zone_count_color1_reg[1][31]_i_21_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_56_n_0\,
      I1 => \zone_count_color1[1][31]_i_57_n_0\,
      O => \zone_count_color1_reg[1][31]_i_22_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_58_n_0\,
      I1 => \zone_count_color1[1][31]_i_59_n_0\,
      O => \zone_count_color1_reg[1][31]_i_23_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_60_n_0\,
      I1 => \zone_count_color1[1][31]_i_61_n_0\,
      O => \zone_count_color1_reg[1][31]_i_24_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_62_n_0\,
      I1 => \zone_count_color1[1][31]_i_63_n_0\,
      O => \zone_count_color1_reg[1][31]_i_25_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_64_n_0\,
      I1 => \zone_count_color1[1][31]_i_65_n_0\,
      O => \zone_count_color1_reg[1][31]_i_26_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_66_n_0\,
      I1 => \zone_count_color1[1][31]_i_67_n_0\,
      O => \zone_count_color1_reg[1][31]_i_27_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_68_n_0\,
      I1 => \zone_count_color1[1][31]_i_69_n_0\,
      O => \zone_count_color1_reg[1][31]_i_28_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_70_n_0\,
      I1 => \zone_count_color1[1][31]_i_71_n_0\,
      O => \zone_count_color1_reg[1][31]_i_29_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_count_color1_reg[1][28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_zone_count_color1_reg[1][31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \zone_count_color1_reg[1][31]_i_3_n_2\,
      CO(0) => \zone_count_color1_reg[1][31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_zone_count_color1_reg[1][31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => max_zone_color11(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => zone_count_color1(31 downto 29)
    );
\zone_count_color1_reg[1][31]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_72_n_0\,
      I1 => \zone_count_color1[1][31]_i_73_n_0\,
      O => \zone_count_color1_reg[1][31]_i_30_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_74_n_0\,
      I1 => \zone_count_color1[1][31]_i_75_n_0\,
      O => \zone_count_color1_reg[1][31]_i_31_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_76_n_0\,
      I1 => \zone_count_color1[1][31]_i_77_n_0\,
      O => \zone_count_color1_reg[1][31]_i_32_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_78_n_0\,
      I1 => \zone_count_color1[1][31]_i_79_n_0\,
      O => \zone_count_color1_reg[1][31]_i_33_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_80_n_0\,
      I1 => \zone_count_color1[1][31]_i_81_n_0\,
      O => \zone_count_color1_reg[1][31]_i_34_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_82_n_0\,
      I1 => \zone_count_color1[1][31]_i_83_n_0\,
      O => \zone_count_color1_reg[1][31]_i_35_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_84_n_0\,
      I1 => \zone_count_color1[1][31]_i_85_n_0\,
      O => \zone_count_color1_reg[1][31]_i_36_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_86_n_0\,
      I1 => \zone_count_color1[1][31]_i_87_n_0\,
      O => \zone_count_color1_reg[1][31]_i_37_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_88_n_0\,
      I1 => \zone_count_color1[1][31]_i_89_n_0\,
      O => \zone_count_color1_reg[1][31]_i_38_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_90_n_0\,
      I1 => \zone_count_color1[1][31]_i_91_n_0\,
      O => \zone_count_color1_reg[1][31]_i_39_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_92_n_0\,
      I1 => \zone_count_color1[1][31]_i_93_n_0\,
      O => \zone_count_color1_reg[1][31]_i_40_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_94_n_0\,
      I1 => \zone_count_color1[1][31]_i_95_n_0\,
      O => \zone_count_color1_reg[1][31]_i_41_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_96_n_0\,
      I1 => \zone_count_color1[1][31]_i_97_n_0\,
      O => \zone_count_color1_reg[1][31]_i_42_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_98_n_0\,
      I1 => \zone_count_color1[1][31]_i_99_n_0\,
      O => \zone_count_color1_reg[1][31]_i_43_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_100_n_0\,
      I1 => \zone_count_color1[1][31]_i_101_n_0\,
      O => \zone_count_color1_reg[1][31]_i_44_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_102_n_0\,
      I1 => \zone_count_color1[1][31]_i_103_n_0\,
      O => \zone_count_color1_reg[1][31]_i_45_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_104_n_0\,
      I1 => \zone_count_color1[1][31]_i_105_n_0\,
      O => \zone_count_color1_reg[1][31]_i_46_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][31]_i_106_n_0\,
      I1 => \zone_count_color1[1][31]_i_107_n_0\,
      O => \zone_count_color1_reg[1][31]_i_47_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][31]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][31]_i_18_n_0\,
      I1 => \zone_count_color1_reg[1][31]_i_19_n_0\,
      O => \zone_count_color1_reg[1][31]_i_9_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[1][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[1][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zone_count_color1_reg[1][4]_i_1_n_0\,
      CO(2) => \zone_count_color1_reg[1][4]_i_1_n_1\,
      CO(1) => \zone_count_color1_reg[1][4]_i_1_n_2\,
      CO(0) => \zone_count_color1_reg[1][4]_i_1_n_3\,
      CYINIT => zone_count_color1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => max_zone_color11(4 downto 1),
      S(3 downto 0) => zone_count_color1(4 downto 1)
    );
\zone_count_color1_reg[1][4]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][4]_i_29_n_0\,
      I1 => \zone_count_color1_reg[1][4]_i_30_n_0\,
      O => \zone_count_color1_reg[1][4]_i_10_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][4]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][4]_i_39_n_0\,
      I1 => \zone_count_color1_reg[1][4]_i_40_n_0\,
      O => \zone_count_color1_reg[1][4]_i_13_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][4]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][4]_i_49_n_0\,
      I1 => \zone_count_color1_reg[1][4]_i_50_n_0\,
      O => \zone_count_color1_reg[1][4]_i_16_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][4]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_59_n_0\,
      I1 => \zone_count_color1[1][4]_i_60_n_0\,
      O => \zone_count_color1_reg[1][4]_i_19_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_61_n_0\,
      I1 => \zone_count_color1[1][4]_i_62_n_0\,
      O => \zone_count_color1_reg[1][4]_i_20_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_63_n_0\,
      I1 => \zone_count_color1[1][4]_i_64_n_0\,
      O => \zone_count_color1_reg[1][4]_i_21_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_65_n_0\,
      I1 => \zone_count_color1[1][4]_i_66_n_0\,
      O => \zone_count_color1_reg[1][4]_i_22_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_67_n_0\,
      I1 => \zone_count_color1[1][4]_i_68_n_0\,
      O => \zone_count_color1_reg[1][4]_i_23_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_69_n_0\,
      I1 => \zone_count_color1[1][4]_i_70_n_0\,
      O => \zone_count_color1_reg[1][4]_i_24_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_71_n_0\,
      I1 => \zone_count_color1[1][4]_i_72_n_0\,
      O => \zone_count_color1_reg[1][4]_i_25_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_73_n_0\,
      I1 => \zone_count_color1[1][4]_i_74_n_0\,
      O => \zone_count_color1_reg[1][4]_i_26_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_75_n_0\,
      I1 => \zone_count_color1[1][4]_i_76_n_0\,
      O => \zone_count_color1_reg[1][4]_i_27_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_77_n_0\,
      I1 => \zone_count_color1[1][4]_i_78_n_0\,
      O => \zone_count_color1_reg[1][4]_i_28_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_79_n_0\,
      I1 => \zone_count_color1[1][4]_i_80_n_0\,
      O => \zone_count_color1_reg[1][4]_i_29_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_81_n_0\,
      I1 => \zone_count_color1[1][4]_i_82_n_0\,
      O => \zone_count_color1_reg[1][4]_i_30_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_83_n_0\,
      I1 => \zone_count_color1[1][4]_i_84_n_0\,
      O => \zone_count_color1_reg[1][4]_i_31_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_85_n_0\,
      I1 => \zone_count_color1[1][4]_i_86_n_0\,
      O => \zone_count_color1_reg[1][4]_i_32_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_87_n_0\,
      I1 => \zone_count_color1[1][4]_i_88_n_0\,
      O => \zone_count_color1_reg[1][4]_i_33_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_89_n_0\,
      I1 => \zone_count_color1[1][4]_i_90_n_0\,
      O => \zone_count_color1_reg[1][4]_i_34_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_91_n_0\,
      I1 => \zone_count_color1[1][4]_i_92_n_0\,
      O => \zone_count_color1_reg[1][4]_i_35_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_93_n_0\,
      I1 => \zone_count_color1[1][4]_i_94_n_0\,
      O => \zone_count_color1_reg[1][4]_i_36_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_95_n_0\,
      I1 => \zone_count_color1[1][4]_i_96_n_0\,
      O => \zone_count_color1_reg[1][4]_i_37_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_97_n_0\,
      I1 => \zone_count_color1[1][4]_i_98_n_0\,
      O => \zone_count_color1_reg[1][4]_i_38_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_99_n_0\,
      I1 => \zone_count_color1[1][4]_i_100_n_0\,
      O => \zone_count_color1_reg[1][4]_i_39_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_101_n_0\,
      I1 => \zone_count_color1[1][4]_i_102_n_0\,
      O => \zone_count_color1_reg[1][4]_i_40_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_103_n_0\,
      I1 => \zone_count_color1[1][4]_i_104_n_0\,
      O => \zone_count_color1_reg[1][4]_i_41_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_105_n_0\,
      I1 => \zone_count_color1[1][4]_i_106_n_0\,
      O => \zone_count_color1_reg[1][4]_i_42_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_107_n_0\,
      I1 => \zone_count_color1[1][4]_i_108_n_0\,
      O => \zone_count_color1_reg[1][4]_i_43_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_109_n_0\,
      I1 => \zone_count_color1[1][4]_i_110_n_0\,
      O => \zone_count_color1_reg[1][4]_i_44_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_111_n_0\,
      I1 => \zone_count_color1[1][4]_i_112_n_0\,
      O => \zone_count_color1_reg[1][4]_i_45_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_113_n_0\,
      I1 => \zone_count_color1[1][4]_i_114_n_0\,
      O => \zone_count_color1_reg[1][4]_i_46_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_115_n_0\,
      I1 => \zone_count_color1[1][4]_i_116_n_0\,
      O => \zone_count_color1_reg[1][4]_i_47_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_117_n_0\,
      I1 => \zone_count_color1[1][4]_i_118_n_0\,
      O => \zone_count_color1_reg[1][4]_i_48_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_119_n_0\,
      I1 => \zone_count_color1[1][4]_i_120_n_0\,
      O => \zone_count_color1_reg[1][4]_i_49_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_121_n_0\,
      I1 => \zone_count_color1[1][4]_i_122_n_0\,
      O => \zone_count_color1_reg[1][4]_i_50_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_123_n_0\,
      I1 => \zone_count_color1[1][4]_i_124_n_0\,
      O => \zone_count_color1_reg[1][4]_i_51_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_125_n_0\,
      I1 => \zone_count_color1[1][4]_i_126_n_0\,
      O => \zone_count_color1_reg[1][4]_i_52_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_127_n_0\,
      I1 => \zone_count_color1[1][4]_i_128_n_0\,
      O => \zone_count_color1_reg[1][4]_i_53_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_129_n_0\,
      I1 => \zone_count_color1[1][4]_i_130_n_0\,
      O => \zone_count_color1_reg[1][4]_i_54_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_131_n_0\,
      I1 => \zone_count_color1[1][4]_i_132_n_0\,
      O => \zone_count_color1_reg[1][4]_i_55_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_133_n_0\,
      I1 => \zone_count_color1[1][4]_i_134_n_0\,
      O => \zone_count_color1_reg[1][4]_i_56_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_135_n_0\,
      I1 => \zone_count_color1[1][4]_i_136_n_0\,
      O => \zone_count_color1_reg[1][4]_i_57_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][4]_i_137_n_0\,
      I1 => \zone_count_color1[1][4]_i_138_n_0\,
      O => \zone_count_color1_reg[1][4]_i_58_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][4]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][4]_i_19_n_0\,
      I1 => \zone_count_color1_reg[1][4]_i_20_n_0\,
      O => \zone_count_color1_reg[1][4]_i_7_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[1][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[1][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[1][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[1][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[1][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_count_color1_reg[1][4]_i_1_n_0\,
      CO(3) => \zone_count_color1_reg[1][8]_i_1_n_0\,
      CO(2) => \zone_count_color1_reg[1][8]_i_1_n_1\,
      CO(1) => \zone_count_color1_reg[1][8]_i_1_n_2\,
      CO(0) => \zone_count_color1_reg[1][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => max_zone_color11(8 downto 5),
      S(3 downto 0) => zone_count_color1(8 downto 5)
    );
\zone_count_color1_reg[1][8]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][8]_i_38_n_0\,
      I1 => \zone_count_color1_reg[1][8]_i_39_n_0\,
      O => \zone_count_color1_reg[1][8]_i_12_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][8]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][8]_i_48_n_0\,
      I1 => \zone_count_color1_reg[1][8]_i_49_n_0\,
      O => \zone_count_color1_reg[1][8]_i_15_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][8]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_58_n_0\,
      I1 => \zone_count_color1[1][8]_i_59_n_0\,
      O => \zone_count_color1_reg[1][8]_i_18_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_60_n_0\,
      I1 => \zone_count_color1[1][8]_i_61_n_0\,
      O => \zone_count_color1_reg[1][8]_i_19_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_62_n_0\,
      I1 => \zone_count_color1[1][8]_i_63_n_0\,
      O => \zone_count_color1_reg[1][8]_i_20_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_64_n_0\,
      I1 => \zone_count_color1[1][8]_i_65_n_0\,
      O => \zone_count_color1_reg[1][8]_i_21_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_66_n_0\,
      I1 => \zone_count_color1[1][8]_i_67_n_0\,
      O => \zone_count_color1_reg[1][8]_i_22_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_68_n_0\,
      I1 => \zone_count_color1[1][8]_i_69_n_0\,
      O => \zone_count_color1_reg[1][8]_i_23_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_70_n_0\,
      I1 => \zone_count_color1[1][8]_i_71_n_0\,
      O => \zone_count_color1_reg[1][8]_i_24_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_72_n_0\,
      I1 => \zone_count_color1[1][8]_i_73_n_0\,
      O => \zone_count_color1_reg[1][8]_i_25_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_74_n_0\,
      I1 => \zone_count_color1[1][8]_i_75_n_0\,
      O => \zone_count_color1_reg[1][8]_i_26_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_76_n_0\,
      I1 => \zone_count_color1[1][8]_i_77_n_0\,
      O => \zone_count_color1_reg[1][8]_i_27_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_78_n_0\,
      I1 => \zone_count_color1[1][8]_i_79_n_0\,
      O => \zone_count_color1_reg[1][8]_i_28_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_80_n_0\,
      I1 => \zone_count_color1[1][8]_i_81_n_0\,
      O => \zone_count_color1_reg[1][8]_i_29_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_82_n_0\,
      I1 => \zone_count_color1[1][8]_i_83_n_0\,
      O => \zone_count_color1_reg[1][8]_i_30_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_84_n_0\,
      I1 => \zone_count_color1[1][8]_i_85_n_0\,
      O => \zone_count_color1_reg[1][8]_i_31_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_86_n_0\,
      I1 => \zone_count_color1[1][8]_i_87_n_0\,
      O => \zone_count_color1_reg[1][8]_i_32_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_88_n_0\,
      I1 => \zone_count_color1[1][8]_i_89_n_0\,
      O => \zone_count_color1_reg[1][8]_i_33_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_90_n_0\,
      I1 => \zone_count_color1[1][8]_i_91_n_0\,
      O => \zone_count_color1_reg[1][8]_i_34_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_92_n_0\,
      I1 => \zone_count_color1[1][8]_i_93_n_0\,
      O => \zone_count_color1_reg[1][8]_i_35_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_94_n_0\,
      I1 => \zone_count_color1[1][8]_i_95_n_0\,
      O => \zone_count_color1_reg[1][8]_i_36_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_96_n_0\,
      I1 => \zone_count_color1[1][8]_i_97_n_0\,
      O => \zone_count_color1_reg[1][8]_i_37_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_98_n_0\,
      I1 => \zone_count_color1[1][8]_i_99_n_0\,
      O => \zone_count_color1_reg[1][8]_i_38_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_100_n_0\,
      I1 => \zone_count_color1[1][8]_i_101_n_0\,
      O => \zone_count_color1_reg[1][8]_i_39_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_102_n_0\,
      I1 => \zone_count_color1[1][8]_i_103_n_0\,
      O => \zone_count_color1_reg[1][8]_i_40_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_104_n_0\,
      I1 => \zone_count_color1[1][8]_i_105_n_0\,
      O => \zone_count_color1_reg[1][8]_i_41_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_106_n_0\,
      I1 => \zone_count_color1[1][8]_i_107_n_0\,
      O => \zone_count_color1_reg[1][8]_i_42_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_108_n_0\,
      I1 => \zone_count_color1[1][8]_i_109_n_0\,
      O => \zone_count_color1_reg[1][8]_i_43_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_110_n_0\,
      I1 => \zone_count_color1[1][8]_i_111_n_0\,
      O => \zone_count_color1_reg[1][8]_i_44_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_112_n_0\,
      I1 => \zone_count_color1[1][8]_i_113_n_0\,
      O => \zone_count_color1_reg[1][8]_i_45_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_114_n_0\,
      I1 => \zone_count_color1[1][8]_i_115_n_0\,
      O => \zone_count_color1_reg[1][8]_i_46_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_116_n_0\,
      I1 => \zone_count_color1[1][8]_i_117_n_0\,
      O => \zone_count_color1_reg[1][8]_i_47_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_118_n_0\,
      I1 => \zone_count_color1[1][8]_i_119_n_0\,
      O => \zone_count_color1_reg[1][8]_i_48_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_120_n_0\,
      I1 => \zone_count_color1[1][8]_i_121_n_0\,
      O => \zone_count_color1_reg[1][8]_i_49_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_122_n_0\,
      I1 => \zone_count_color1[1][8]_i_123_n_0\,
      O => \zone_count_color1_reg[1][8]_i_50_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_124_n_0\,
      I1 => \zone_count_color1[1][8]_i_125_n_0\,
      O => \zone_count_color1_reg[1][8]_i_51_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_126_n_0\,
      I1 => \zone_count_color1[1][8]_i_127_n_0\,
      O => \zone_count_color1_reg[1][8]_i_52_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_128_n_0\,
      I1 => \zone_count_color1[1][8]_i_129_n_0\,
      O => \zone_count_color1_reg[1][8]_i_53_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_130_n_0\,
      I1 => \zone_count_color1[1][8]_i_131_n_0\,
      O => \zone_count_color1_reg[1][8]_i_54_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_132_n_0\,
      I1 => \zone_count_color1[1][8]_i_133_n_0\,
      O => \zone_count_color1_reg[1][8]_i_55_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_134_n_0\,
      I1 => \zone_count_color1[1][8]_i_135_n_0\,
      O => \zone_count_color1_reg[1][8]_i_56_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color1[1][8]_i_136_n_0\,
      I1 => \zone_count_color1[1][8]_i_137_n_0\,
      O => \zone_count_color1_reg[1][8]_i_57_n_0\,
      S => zone_id(1)
    );
\zone_count_color1_reg[1][8]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][8]_i_18_n_0\,
      I1 => \zone_count_color1_reg[1][8]_i_19_n_0\,
      O => \zone_count_color1_reg[1][8]_i_6_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][8]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color1_reg[1][8]_i_28_n_0\,
      I1 => \zone_count_color1_reg[1][8]_i_29_n_0\,
      O => \zone_count_color1_reg[1][8]_i_9_n_0\,
      S => zone_id(2)
    );
\zone_count_color1_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[1][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[1][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[20][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[20][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[20][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[20][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[20][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[20][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[20][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[20][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[20][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[20][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[20][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[20][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[20][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[20][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[20][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[20][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[20][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[20][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[20][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[20][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[20][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[20][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[20][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[20][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[20][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[20][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[20][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[20][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[20][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[20][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[20][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[20][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[20][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[20][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[21][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[21][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[21][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[21][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[21][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[21][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[21][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[21][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[21][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[21][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[21][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[21][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[21][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[21][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[21][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[21][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[21][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[21][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[21][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[21][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[21][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[21][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[21][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[21][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[21][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[21][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[21][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[21][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[21][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[21][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[21][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[21][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[21][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[21][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[22][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[22][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[22][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[22][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[22][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[22][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[22][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[22][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[22][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[22][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[22][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[22][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[22][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[22][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[22][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[22][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[22][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[22][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[22][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[22][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[22][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[22][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[22][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[22][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[22][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[22][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[22][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[22][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[22][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[22][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[22][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[22][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[22][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[22][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[23][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[23][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[23][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[23][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[23][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[23][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[23][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[23][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[23][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[23][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[23][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[23][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[23][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[23][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[23][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[23][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[23][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[23][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[23][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[23][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[23][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[23][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[23][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[23][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[23][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[23][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[23][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[23][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[23][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[23][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[23][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[23][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[23][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[23][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[24][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[24][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[24][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[24][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[24][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[24][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[24][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[24][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[24][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[24][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[24][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[24][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[24][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[24][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[24][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[24][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[24][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[24][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[24][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[24][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[24][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[24][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[24][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[24][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[24][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[24][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[24][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[24][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[24][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[24][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[24][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[24][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[24][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[24][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[25][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[25][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[25][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[25][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[25][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[25][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[25][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[25][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[25][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[25][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[25][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[25][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[25][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[25][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[25][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[25][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[25][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[25][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[25][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[25][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[25][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[25][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[25][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[25][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[25][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[25][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[25][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[25][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[25][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[25][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[25][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[25][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[25][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[25][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[26][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[26][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[26][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[26][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[26][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[26][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[26][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[26][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[26][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[26][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[26][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[26][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[26][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[26][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[26][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[26][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[26][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[26][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[26][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[26][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[26][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[26][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[26][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[26][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[26][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[26][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[26][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[26][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[26][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[26][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[26][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[26][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[26][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[26][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[27][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[27][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[27][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[27][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[27][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[27][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[27][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[27][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[27][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[27][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[27][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[27][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[27][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[27][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[27][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[27][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[27][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[27][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[27][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[27][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[27][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[27][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[27][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[27][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[27][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[27][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[27][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[27][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[27][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[27][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[27][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[27][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[27][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[27][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[28][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[28][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[28][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[28][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[28][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[28][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[28][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[28][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[28][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[28][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[28][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[28][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[28][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[28][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[28][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[28][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[28][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[28][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[28][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[28][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[28][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[28][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[28][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[28][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[28][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[28][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[28][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[28][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[28][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[28][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[28][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[28][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[28][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[28][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[29][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[29][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[29][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[29][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[29][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[29][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[29][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[29][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[29][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[29][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[29][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[29][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[29][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[29][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[29][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[29][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[29][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[29][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[29][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[29][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[29][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[29][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[29][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[29][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[29][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[29][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[29][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[29][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[29][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[29][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[29][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[29][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[29][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[29][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[2][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[2][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[2][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[2][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[2][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[2][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[2][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[2][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[2][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[2][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[2][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[2][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[2][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[2][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[2][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[2][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[2][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[2][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[2][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[2][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[2][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[2][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[2][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[2][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[2][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[2][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[2][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[2][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[2][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[2][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[2][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[2][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[2][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[30][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[30][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[30][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[30][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[30][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[30][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[30][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[30][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[30][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[30][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[30][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[30][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[30][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[30][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[30][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[30][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[30][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[30][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[30][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[30][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[30][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[30][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[30][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[30][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[30][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[30][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[30][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[30][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[30][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[30][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[30][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[30][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[30][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[30][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[31][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[31][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[31][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[31][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[31][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[31][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[31][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[31][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[31][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[31][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[31][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[31][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[31][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[31][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[31][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[31][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[31][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[31][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[31][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[31][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[31][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[31][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[31][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[31][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[31][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[31][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[31][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[31][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[31][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[31][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[31][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[31][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[31][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[31][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[32][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[32][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[32][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[32][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[32][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[32][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[32][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[32][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[32][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[32][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[32][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[32][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[32][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[32][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[32][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[32][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[32][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[32][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[32][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[32][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[32][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[32][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[32][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[32][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[32][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[32][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[32][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[32][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[32][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[32][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[32][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[32][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[32][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[32][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[33][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[33][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[33][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[33][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[33][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[33][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[33][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[33][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[33][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[33][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[33][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[33][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[33][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[33][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[33][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[33][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[33][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[33][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[33][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[33][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[33][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[33][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[33][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[33][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[33][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[33][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[33][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[33][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[33][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[33][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[33][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[33][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[33][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[33][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[34][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[34][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[34][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[34][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[34][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[34][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[34][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[34][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[34][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[34][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[34][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[34][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[34][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[34][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[34][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[34][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[34][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[34][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[34][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[34][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[34][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[34][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[34][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[34][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[34][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[34][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[34][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[34][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[34][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[34][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[34][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[34][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[34][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[34][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[35][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[35][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[35][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[35][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[35][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[35][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[35][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[35][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[35][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[35][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[35][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[35][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[35][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[35][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[35][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[35][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[35][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[35][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[35][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[35][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[35][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[35][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[35][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[35][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[35][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[35][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[35][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[35][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[35][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[35][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[35][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[35][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[35][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[35][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[36][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[36][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[36][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[36][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[36][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[36][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[36][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[36][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[36][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[36][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[36][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[36][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[36][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[36][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[36][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[36][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[36][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[36][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[36][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[36][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[36][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[36][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[36][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[36][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[36][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[36][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[36][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[36][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[36][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[36][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[36][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[36][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[36][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[36][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[37][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[37][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[37][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[37][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[37][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[37][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[37][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[37][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[37][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[37][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[37][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[37][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[37][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[37][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[37][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[37][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[37][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[37][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[37][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[37][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[37][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[37][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[37][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[37][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[37][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[37][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[37][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[37][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[37][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[37][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[37][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[37][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[37][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[37][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[38][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[38][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[38][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[38][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[38][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[38][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[38][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[38][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[38][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[38][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[38][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[38][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[38][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[38][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[38][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[38][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[38][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[38][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[38][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[38][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[38][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[38][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[38][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[38][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[38][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[38][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[38][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[38][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[38][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[38][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[38][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[38][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[38][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[38][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[39][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[39][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[39][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[39][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[39][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[39][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[39][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[39][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[39][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[39][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[39][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[39][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[39][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[39][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[39][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[39][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[39][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[39][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[39][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[39][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[39][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[39][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[39][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[39][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[39][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[39][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[39][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[39][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[39][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[39][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[39][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[39][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[39][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[39][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[3][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[3][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[3][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[3][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[3][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[3][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[3][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[3][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[3][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[3][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[3][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[3][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[3][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[3][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[3][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[3][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[3][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[3][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[3][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[3][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[3][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[3][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[3][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[3][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[3][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[3][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[3][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[3][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[3][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[3][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[3][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[3][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[3][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[40][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[40][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[40][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[40][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[40][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[40][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[40][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[40][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[40][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[40][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[40][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[40][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[40][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[40][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[40][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[40][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[40][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[40][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[40][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[40][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[40][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[40][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[40][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[40][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[40][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[40][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[40][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[40][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[40][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[40][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[40][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[40][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[40][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[40][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[41][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[41][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[41][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[41][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[41][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[41][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[41][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[41][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[41][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[41][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[41][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[41][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[41][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[41][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[41][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[41][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[41][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[41][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[41][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[41][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[41][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[41][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[41][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[41][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[41][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[41][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[41][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[41][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[41][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[41][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[41][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[41][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[41][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[41][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[42][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[42][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[42][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[42][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[42][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[42][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[42][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[42][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[42][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[42][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[42][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[42][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[42][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[42][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[42][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[42][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[42][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[42][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[42][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[42][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[42][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[42][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[42][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[42][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[42][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[42][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[42][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[42][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[42][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[42][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[42][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[42][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[42][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[42][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[43][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[43][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[43][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[43][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[43][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[43][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[43][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[43][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[43][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[43][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[43][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[43][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[43][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[43][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[43][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[43][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[43][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[43][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[43][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[43][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[43][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[43][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[43][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[43][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[43][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[43][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[43][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[43][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[43][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[43][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[43][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[43][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[43][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[43][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[44][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[44][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[44][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[44][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[44][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[44][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[44][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[44][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[44][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[44][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[44][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[44][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[44][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[44][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[44][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[44][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[44][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[44][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[44][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[44][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[44][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[44][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[44][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[44][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[44][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[44][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[44][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[44][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[44][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[44][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[44][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[44][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[44][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[44][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[45][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[45][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[45][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[45][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[45][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[45][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[45][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[45][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[45][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[45][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[45][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[45][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[45][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[45][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[45][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[45][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[45][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[45][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[45][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[45][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[45][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[45][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[45][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[45][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[45][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[45][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[45][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[45][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[45][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[45][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[45][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[45][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[45][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[45][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[46][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[46][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[46][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[46][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[46][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[46][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[46][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[46][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[46][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[46][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[46][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[46][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[46][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[46][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[46][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[46][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[46][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[46][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[46][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[46][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[46][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[46][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[46][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[46][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[46][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[46][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[46][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[46][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[46][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[46][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[46][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[46][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[46][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[46][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[47][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[47][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[47][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[47][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[47][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[47][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[47][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[47][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[47][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[47][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[47][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[47][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[47][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[47][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[47][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[47][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[47][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[47][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[47][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[47][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[47][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[47][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[47][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[47][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[47][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[47][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[47][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[47][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[47][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[47][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[47][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[47][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[47][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[47][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[48][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[48][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[48][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[48][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[48][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[48][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[48][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[48][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[48][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[48][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[48][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[48][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[48][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[48][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[48][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[48][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[48][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[48][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[48][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[48][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[48][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[48][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[48][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[48][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[48][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[48][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[48][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[48][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[48][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[48][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[48][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[48][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[48][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[48][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[49][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[49][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[49][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[49][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[49][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[49][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[49][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[49][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[49][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[49][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[49][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[49][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[49][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[49][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[49][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[49][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[49][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[49][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[49][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[49][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[49][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[49][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[49][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[49][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[49][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[49][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[49][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[49][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[49][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[49][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[49][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[49][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[49][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[49][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[4][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[4][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[4][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[4][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[4][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[4][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[4][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[4][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[4][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[4][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[4][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[4][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[4][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[4][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[4][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[4][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[4][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[4][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[4][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[4][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[4][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[4][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[4][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[4][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[4][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[4][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[4][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[4][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[4][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[4][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[4][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[4][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[4][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[50][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[50][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[50][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[50][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[50][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[50][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[50][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[50][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[50][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[50][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[50][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[50][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[50][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[50][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[50][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[50][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[50][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[50][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[50][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[50][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[50][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[50][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[50][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[50][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[50][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[50][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[50][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[50][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[50][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[50][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[50][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[50][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[50][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[50][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[51][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[51][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[51][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[51][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[51][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[51][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[51][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[51][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[51][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[51][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[51][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[51][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[51][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[51][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[51][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[51][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[51][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[51][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[51][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[51][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[51][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[51][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[51][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[51][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[51][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[51][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[51][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[51][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[51][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[51][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[51][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[51][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[51][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[51][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[52][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[52][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[52][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[52][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[52][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[52][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[52][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[52][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[52][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[52][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[52][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[52][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[52][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[52][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[52][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[52][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[52][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[52][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[52][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[52][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[52][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[52][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[52][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[52][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[52][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[52][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[52][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[52][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[52][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[52][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[52][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[52][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[52][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[52][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[53][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[53][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[53][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[53][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[53][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[53][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[53][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[53][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[53][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[53][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[53][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[53][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[53][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[53][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[53][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[53][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[53][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[53][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[53][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[53][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[53][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[53][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[53][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[53][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[53][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[53][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[53][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[53][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[53][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[53][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[53][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[53][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[53][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[53][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[54][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[54][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[54][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[54][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[54][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[54][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[54][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[54][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[54][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[54][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[54][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[54][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[54][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[54][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[54][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[54][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[54][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[54][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[54][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[54][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[54][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[54][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[54][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[54][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[54][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[54][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[54][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[54][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[54][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[54][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[54][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[54][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[54][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[54][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[55][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[55][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[55][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[55][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[55][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[55][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[55][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[55][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[55][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[55][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[55][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[55][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[55][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[55][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[55][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[55][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[55][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[55][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[55][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[55][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[55][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[55][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[55][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[55][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[55][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[55][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[55][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[55][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[55][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[55][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[55][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[55][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[55][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[55][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[56][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[56][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[56][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[56][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[56][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[56][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[56][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[56][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[56][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[56][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[56][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[56][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[56][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[56][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[56][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[56][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[56][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[56][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[56][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[56][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[56][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[56][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[56][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[56][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[56][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[56][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[56][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[56][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[56][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[56][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[56][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[56][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[56][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[56][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[57][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[57][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[57][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[57][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[57][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[57][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[57][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[57][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[57][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[57][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[57][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[57][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[57][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[57][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[57][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[57][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[57][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[57][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[57][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[57][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[57][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[57][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[57][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[57][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[57][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[57][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[57][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[57][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[57][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[57][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[57][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[57][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[57][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[57][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[58][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[58][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[58][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[58][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[58][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[58][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[58][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[58][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[58][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[58][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[58][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[58][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[58][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[58][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[58][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[58][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[58][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[58][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[58][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[58][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[58][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[58][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[58][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[58][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[58][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[58][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[58][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[58][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[58][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[58][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[58][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[58][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[58][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[58][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[59][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[59][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[59][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[59][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[59][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[59][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[59][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[59][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[59][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[59][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[59][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[59][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[59][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[59][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[59][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[59][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[59][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[59][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[59][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[59][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[59][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[59][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[59][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[59][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[59][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[59][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[59][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[59][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[59][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[59][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[59][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[59][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[59][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[59][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[5][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[5][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[5][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[5][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[5][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[5][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[5][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[5][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[5][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[5][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[5][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[5][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[5][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[5][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[5][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[5][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[5][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[5][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[5][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[5][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[5][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[5][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[5][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[5][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[5][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[5][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[5][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[5][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[5][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[5][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[5][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[5][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[5][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[60][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[60][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[60][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[60][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[60][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[60][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[60][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[60][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[60][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[60][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[60][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[60][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[60][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[60][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[60][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[60][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[60][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[60][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[60][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[60][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[60][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[60][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[60][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[60][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[60][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[60][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[60][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[60][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[60][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[60][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[60][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[60][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[60][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[60][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[61][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[61][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[61][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[61][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[61][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[61][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[61][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[61][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[61][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[61][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[61][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[61][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[61][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[61][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[61][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[61][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[61][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[61][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[61][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[61][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[61][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[61][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[61][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[61][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[61][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[61][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[61][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[61][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[61][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[61][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[61][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[61][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[61][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[61][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[62][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[62][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[62][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[62][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[62][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[62][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[62][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[62][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[62][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[62][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[62][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[62][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[62][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[62][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[62][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[62][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[62][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[62][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[62][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[62][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[62][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[62][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[62][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[62][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[62][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[62][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[62][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[62][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[62][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[62][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[62][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[62][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[62][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[62][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[63][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[63][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[63][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[63][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[63][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[63][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[63][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[63][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[63][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[63][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[63][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[63][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[63][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[63][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[63][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[63][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[63][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[63][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[63][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[63][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[63][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[63][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[63][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[63][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[63][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[63][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[63][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[63][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[63][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[63][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[63][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[63][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[63][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[63][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[64][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[64][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[64][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[64][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[64][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[64][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[64][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[64][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[64][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[64][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[64][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[64][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[64][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[64][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[64][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[64][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[64][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[64][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[64][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[64][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[64][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[64][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[64][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[64][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[64][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[64][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[64][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[64][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[64][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[64][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[64][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[64][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[64][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[64][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[65][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[65][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[65][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[65][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[65][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[65][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[65][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[65][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[65][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[65][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[65][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[65][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[65][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[65][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[65][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[65][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[65][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[65][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[65][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[65][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[65][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[65][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[65][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[65][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[65][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[65][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[65][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[65][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[65][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[65][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[65][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[65][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[65][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[65][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[66][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[66][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[66][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[66][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[66][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[66][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[66][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[66][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[66][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[66][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[66][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[66][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[66][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[66][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[66][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[66][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[66][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[66][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[66][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[66][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[66][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[66][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[66][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[66][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[66][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[66][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[66][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[66][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[66][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[66][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[66][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[66][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[66][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[66][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[67][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[67][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[67][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[67][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[67][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[67][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[67][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[67][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[67][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[67][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[67][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[67][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[67][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[67][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[67][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[67][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[67][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[67][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[67][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[67][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[67][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[67][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[67][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[67][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[67][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[67][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[67][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[67][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[67][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[67][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[67][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[67][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[67][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[67][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[68][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[68][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[68][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[68][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[68][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[68][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[68][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[68][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[68][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[68][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[68][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[68][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[68][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[68][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[68][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[68][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[68][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[68][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[68][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[68][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[68][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[68][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[68][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[68][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[68][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[68][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[68][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[68][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[68][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[68][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[68][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[68][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[68][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[68][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[69][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[69][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[69][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[69][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[69][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[69][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[69][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[69][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[69][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[69][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[69][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[69][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[69][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[69][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[69][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[69][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[69][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[69][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[69][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[69][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[69][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[69][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[69][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[69][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[69][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[69][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[69][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[69][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[69][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[69][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[69][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[69][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[69][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[69][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[6][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[6][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[6][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[6][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[6][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[6][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[6][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[6][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[6][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[6][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[6][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[6][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[6][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[6][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[6][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[6][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[6][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[6][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[6][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[6][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[6][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[6][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[6][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[6][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[6][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[6][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[6][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[6][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[6][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[6][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[6][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[6][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[6][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[70][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[70][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[70][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[70][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[70][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[70][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[70][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[70][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[70][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[70][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[70][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[70][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[70][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[70][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[70][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[70][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[70][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[70][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[70][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[70][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[70][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[70][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[70][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[70][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[70][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[70][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[70][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[70][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[70][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[70][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[70][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[70][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[70][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[70][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[71][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[71][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[71][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[71][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[71][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[71][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[71][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[71][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[71][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[71][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[71][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[71][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[71][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[71][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[71][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[71][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[71][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[71][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[71][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[71][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[71][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[71][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[71][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[71][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[71][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[71][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[71][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[71][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[71][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[71][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[71][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[71][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[71][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[71][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[72][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[72][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[72][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[72][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[72][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[72][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[72][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[72][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[72][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[72][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[72][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[72][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[72][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[72][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[72][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[72][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[72][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[72][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[72][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[72][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[72][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[72][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[72][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[72][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[72][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[72][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[72][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[72][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[72][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[72][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[72][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[72][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[72][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[72][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[73][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[73][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[73][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[73][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[73][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[73][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[73][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[73][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[73][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[73][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[73][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[73][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[73][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[73][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[73][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[73][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[73][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[73][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[73][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[73][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[73][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[73][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[73][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[73][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[73][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[73][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[73][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[73][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[73][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[73][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[73][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[73][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[73][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[73][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[74][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[74][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[74][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[74][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[74][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[74][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[74][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[74][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[74][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[74][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[74][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[74][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[74][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[74][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[74][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[74][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[74][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[74][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[74][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[74][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[74][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[74][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[74][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[74][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[74][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[74][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[74][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[74][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[74][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[74][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[74][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[74][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[74][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[74][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[75][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[75][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[75][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[75][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[75][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[75][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[75][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[75][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[75][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[75][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[75][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[75][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[75][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[75][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[75][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[75][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[75][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[75][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[75][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[75][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[75][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[75][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[75][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[75][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[75][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[75][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[75][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[75][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[75][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[75][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[75][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[75][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[75][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[75][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[76][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[76][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[76][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[76][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[76][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[76][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[76][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[76][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[76][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[76][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[76][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[76][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[76][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[76][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[76][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[76][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[76][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[76][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[76][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[76][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[76][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[76][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[76][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[76][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[76][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[76][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[76][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[76][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[76][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[76][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[76][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[76][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[76][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[76][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[77][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[77][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[77][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[77][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[77][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[77][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[77][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[77][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[77][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[77][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[77][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[77][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[77][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[77][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[77][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[77][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[77][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[77][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[77][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[77][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[77][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[77][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[77][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[77][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[77][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[77][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[77][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[77][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[77][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[77][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[77][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[77][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[77][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[77][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[78][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[78][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[78][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[78][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[78][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[78][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[78][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[78][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[78][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[78][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[78][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[78][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[78][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[78][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[78][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[78][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[78][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[78][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[78][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[78][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[78][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[78][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[78][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[78][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[78][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[78][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[78][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[78][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[78][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[78][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[78][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[78][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[78][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[78][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[79][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[79][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[79][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[79][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[79][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[79][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[79][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[79][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[79][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[79][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[79][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[79][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[79][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[79][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[79][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[79][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[79][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[79][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[79][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[79][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[79][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[79][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[79][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[79][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[79][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[79][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[79][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[79][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[79][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[79][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[79][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[79][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[79][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[79][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[7][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[7][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[7][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[7][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[7][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[7][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[7][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[7][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[7][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[7][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[7][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[7][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[7][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[7][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[7][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[7][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[7][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[7][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[7][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[7][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[7][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[7][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[7][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[7][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[7][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[7][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[7][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[7][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[7][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[7][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[7][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[7][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[7][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[8][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[8][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[8][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[8][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[8][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[8][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[8][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[8][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[8][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[8][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[8][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[8][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[8][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[8][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[8][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[8][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[8][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[8][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[8][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[8][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[8][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[8][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[8][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[8][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[8][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[8][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[8][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[8][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[8][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[8][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[8][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[8][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[8][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(0),
      Q => \zone_count_color1_reg_n_0_[9][0]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(10),
      Q => \zone_count_color1_reg_n_0_[9][10]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(11),
      Q => \zone_count_color1_reg_n_0_[9][11]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(12),
      Q => \zone_count_color1_reg_n_0_[9][12]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(13),
      Q => \zone_count_color1_reg_n_0_[9][13]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(14),
      Q => \zone_count_color1_reg_n_0_[9][14]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(15),
      Q => \zone_count_color1_reg_n_0_[9][15]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(16),
      Q => \zone_count_color1_reg_n_0_[9][16]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(17),
      Q => \zone_count_color1_reg_n_0_[9][17]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(18),
      Q => \zone_count_color1_reg_n_0_[9][18]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(19),
      Q => \zone_count_color1_reg_n_0_[9][19]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(1),
      Q => \zone_count_color1_reg_n_0_[9][1]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(20),
      Q => \zone_count_color1_reg_n_0_[9][20]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(21),
      Q => \zone_count_color1_reg_n_0_[9][21]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(22),
      Q => \zone_count_color1_reg_n_0_[9][22]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(23),
      Q => \zone_count_color1_reg_n_0_[9][23]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(24),
      Q => \zone_count_color1_reg_n_0_[9][24]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(25),
      Q => \zone_count_color1_reg_n_0_[9][25]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(26),
      Q => \zone_count_color1_reg_n_0_[9][26]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(27),
      Q => \zone_count_color1_reg_n_0_[9][27]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(28),
      Q => \zone_count_color1_reg_n_0_[9][28]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(29),
      Q => \zone_count_color1_reg_n_0_[9][29]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(2),
      Q => \zone_count_color1_reg_n_0_[9][2]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(30),
      Q => \zone_count_color1_reg_n_0_[9][30]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(31),
      Q => \zone_count_color1_reg_n_0_[9][31]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(3),
      Q => \zone_count_color1_reg_n_0_[9][3]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(4),
      Q => \zone_count_color1_reg_n_0_[9][4]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(5),
      Q => \zone_count_color1_reg_n_0_[9][5]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(6),
      Q => \zone_count_color1_reg_n_0_[9][6]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(7),
      Q => \zone_count_color1_reg_n_0_[9][7]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(8),
      Q => \zone_count_color1_reg_n_0_[9][8]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color1_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color1_reg[9][31]_0\(0),
      D => max_zone_color11(9),
      Q => \zone_count_color1_reg_n_0_[9][9]\,
      R => \^s_axis_tuser_0\
    );
\zone_count_color2[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111DDD1D"
    )
        port map (
      I0 => \zone_count_color2_reg[1][0]_i_2_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2_reg[1][0]_i_3_n_0\,
      I3 => zone_id(2),
      I4 => \zone_count_color2_reg[1][0]_i_4_n_0\,
      O => max_zone_color21(0)
    );
\zone_count_color2[1][0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(0),
      I1 => \zone_count_color2_reg[78]_77\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(0),
      O => \zone_count_color2[1][0]_i_10_n_0\
    );
\zone_count_color2[1][0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zone_count_color2[1][0]_i_19_n_0\,
      I1 => zone_id(1),
      I2 => \zone_count_color2[1][0]_i_20_n_0\,
      O => \zone_count_color2[1][0]_i_11_n_0\
    );
\zone_count_color2[1][0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zone_count_color2[1][0]_i_21_n_0\,
      I1 => zone_id(1),
      I2 => \zone_count_color2[1][0]_i_22_n_0\,
      O => \zone_count_color2[1][0]_i_12_n_0\
    );
\zone_count_color2[1][0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zone_count_color2[1][0]_i_23_n_0\,
      I1 => zone_id(1),
      I2 => \zone_count_color2[1][0]_i_24_n_0\,
      O => \zone_count_color2[1][0]_i_13_n_0\
    );
\zone_count_color2[1][0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zone_count_color2[1][0]_i_25_n_0\,
      I1 => zone_id(1),
      I2 => \zone_count_color2[1][0]_i_26_n_0\,
      O => \zone_count_color2[1][0]_i_14_n_0\
    );
\zone_count_color2[1][0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zone_count_color2[1][0]_i_27_n_0\,
      I1 => zone_id(1),
      I2 => \zone_count_color2[1][0]_i_28_n_0\,
      O => \zone_count_color2[1][0]_i_15_n_0\
    );
\zone_count_color2[1][0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zone_count_color2[1][0]_i_29_n_0\,
      I1 => zone_id(1),
      I2 => \zone_count_color2[1][0]_i_30_n_0\,
      O => \zone_count_color2[1][0]_i_16_n_0\
    );
\zone_count_color2[1][0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zone_count_color2[1][0]_i_31_n_0\,
      I1 => zone_id(1),
      I2 => \zone_count_color2[1][0]_i_32_n_0\,
      O => \zone_count_color2[1][0]_i_17_n_0\
    );
\zone_count_color2[1][0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \zone_count_color2[1][0]_i_33_n_0\,
      I1 => zone_id(1),
      I2 => \zone_count_color2[1][0]_i_34_n_0\,
      O => \zone_count_color2[1][0]_i_18_n_0\
    );
\zone_count_color2[1][0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(0),
      I1 => \zone_count_color2_reg[30]_29\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(0),
      O => \zone_count_color2[1][0]_i_19_n_0\
    );
\zone_count_color2[1][0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(0),
      I1 => \zone_count_color2_reg[26]_25\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(0),
      O => \zone_count_color2[1][0]_i_20_n_0\
    );
\zone_count_color2[1][0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(0),
      I1 => \zone_count_color2_reg[22]_21\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(0),
      O => \zone_count_color2[1][0]_i_21_n_0\
    );
\zone_count_color2[1][0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(0),
      I1 => \zone_count_color2_reg[18]_17\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(0),
      O => \zone_count_color2[1][0]_i_22_n_0\
    );
\zone_count_color2[1][0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(0),
      I1 => \zone_count_color2_reg[14]_13\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(0),
      O => \zone_count_color2[1][0]_i_23_n_0\
    );
\zone_count_color2[1][0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(0),
      I1 => \zone_count_color2_reg[10]_9\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(0),
      O => \zone_count_color2[1][0]_i_24_n_0\
    );
\zone_count_color2[1][0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(0),
      I1 => \zone_count_color2_reg[6]_5\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(0),
      O => \zone_count_color2[1][0]_i_25_n_0\
    );
\zone_count_color2[1][0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(0),
      I1 => \zone_count_color2_reg[2]_1\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(0),
      O => \zone_count_color2[1][0]_i_26_n_0\
    );
\zone_count_color2[1][0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(0),
      I1 => \zone_count_color2_reg[62]_61\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(0),
      O => \zone_count_color2[1][0]_i_27_n_0\
    );
\zone_count_color2[1][0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(0),
      I1 => \zone_count_color2_reg[58]_57\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(0),
      O => \zone_count_color2[1][0]_i_28_n_0\
    );
\zone_count_color2[1][0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(0),
      I1 => \zone_count_color2_reg[54]_53\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(0),
      O => \zone_count_color2[1][0]_i_29_n_0\
    );
\zone_count_color2[1][0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(0),
      I1 => \zone_count_color2_reg[50]_49\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(0),
      O => \zone_count_color2[1][0]_i_30_n_0\
    );
\zone_count_color2[1][0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(0),
      I1 => \zone_count_color2_reg[46]_45\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(0),
      O => \zone_count_color2[1][0]_i_31_n_0\
    );
\zone_count_color2[1][0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(0),
      I1 => \zone_count_color2_reg[42]_41\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(0),
      O => \zone_count_color2[1][0]_i_32_n_0\
    );
\zone_count_color2[1][0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(0),
      I1 => \zone_count_color2_reg[38]_37\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(0),
      O => \zone_count_color2[1][0]_i_33_n_0\
    );
\zone_count_color2[1][0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(0),
      I1 => \zone_count_color2_reg[34]_33\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(0),
      O => \zone_count_color2[1][0]_i_34_n_0\
    );
\zone_count_color2[1][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2[1][0]_i_11_n_0\,
      I1 => \zone_count_color2[1][0]_i_12_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2[1][0]_i_13_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2[1][0]_i_14_n_0\,
      O => \zone_count_color2[1][0]_i_5_n_0\
    );
\zone_count_color2[1][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2[1][0]_i_15_n_0\,
      I1 => \zone_count_color2[1][0]_i_16_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2[1][0]_i_17_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2[1][0]_i_18_n_0\,
      O => \zone_count_color2[1][0]_i_6_n_0\
    );
\zone_count_color2[1][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(0),
      I1 => \zone_count_color2_reg[66]_65\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(0),
      O => \zone_count_color2[1][0]_i_7_n_0\
    );
\zone_count_color2[1][0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(0),
      I1 => \zone_count_color2_reg[70]_69\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(0),
      O => \zone_count_color2[1][0]_i_8_n_0\
    );
\zone_count_color2[1][0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(0),
      I1 => \zone_count_color2_reg[74]_73\(0),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(0),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(0),
      O => \zone_count_color2[1][0]_i_9_n_0\
    );
\zone_count_color2[1][12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][12]_i_30_n_0\,
      I1 => \zone_count_color2_reg[1][12]_i_31_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][12]_i_32_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][12]_i_33_n_0\,
      O => \zone_count_color2[1][12]_i_10_n_0\
    );
\zone_count_color2[1][12]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(10),
      I1 => \zone_count_color2_reg[74]_73\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(10),
      O => \zone_count_color2[1][12]_i_100_n_0\
    );
\zone_count_color2[1][12]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(10),
      I1 => \zone_count_color2_reg[78]_77\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(10),
      O => \zone_count_color2[1][12]_i_101_n_0\
    );
\zone_count_color2[1][12]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(10),
      I1 => \zone_count_color2_reg[58]_57\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(10),
      O => \zone_count_color2[1][12]_i_102_n_0\
    );
\zone_count_color2[1][12]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(10),
      I1 => \zone_count_color2_reg[62]_61\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(10),
      O => \zone_count_color2[1][12]_i_103_n_0\
    );
\zone_count_color2[1][12]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(10),
      I1 => \zone_count_color2_reg[50]_49\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(10),
      O => \zone_count_color2[1][12]_i_104_n_0\
    );
\zone_count_color2[1][12]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(10),
      I1 => \zone_count_color2_reg[54]_53\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(10),
      O => \zone_count_color2[1][12]_i_105_n_0\
    );
\zone_count_color2[1][12]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(10),
      I1 => \zone_count_color2_reg[42]_41\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(10),
      O => \zone_count_color2[1][12]_i_106_n_0\
    );
\zone_count_color2[1][12]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(10),
      I1 => \zone_count_color2_reg[46]_45\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(10),
      O => \zone_count_color2[1][12]_i_107_n_0\
    );
\zone_count_color2[1][12]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(10),
      I1 => \zone_count_color2_reg[34]_33\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(10),
      O => \zone_count_color2[1][12]_i_108_n_0\
    );
\zone_count_color2[1][12]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(10),
      I1 => \zone_count_color2_reg[38]_37\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(10),
      O => \zone_count_color2[1][12]_i_109_n_0\
    );
\zone_count_color2[1][12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][12]_i_34_n_0\,
      I1 => \zone_count_color2_reg[1][12]_i_35_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][12]_i_36_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][12]_i_37_n_0\,
      O => \zone_count_color2[1][12]_i_11_n_0\
    );
\zone_count_color2[1][12]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(10),
      I1 => \zone_count_color2_reg[26]_25\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(10),
      O => \zone_count_color2[1][12]_i_110_n_0\
    );
\zone_count_color2[1][12]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(10),
      I1 => \zone_count_color2_reg[30]_29\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(10),
      O => \zone_count_color2[1][12]_i_111_n_0\
    );
\zone_count_color2[1][12]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(10),
      I1 => \zone_count_color2_reg[18]_17\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(10),
      O => \zone_count_color2[1][12]_i_112_n_0\
    );
\zone_count_color2[1][12]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(10),
      I1 => \zone_count_color2_reg[22]_21\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(10),
      O => \zone_count_color2[1][12]_i_113_n_0\
    );
\zone_count_color2[1][12]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(10),
      I1 => \zone_count_color2_reg[10]_9\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(10),
      O => \zone_count_color2[1][12]_i_114_n_0\
    );
\zone_count_color2[1][12]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(10),
      I1 => \zone_count_color2_reg[14]_13\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(10),
      O => \zone_count_color2[1][12]_i_115_n_0\
    );
\zone_count_color2[1][12]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(10),
      I1 => \zone_count_color2_reg[2]_1\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(10),
      O => \zone_count_color2[1][12]_i_116_n_0\
    );
\zone_count_color2[1][12]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(10),
      I1 => \zone_count_color2_reg[6]_5\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(10),
      O => \zone_count_color2[1][12]_i_117_n_0\
    );
\zone_count_color2[1][12]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(9),
      I1 => \zone_count_color2_reg[66]_65\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(9),
      O => \zone_count_color2[1][12]_i_118_n_0\
    );
\zone_count_color2[1][12]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(9),
      I1 => \zone_count_color2_reg[70]_69\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(9),
      O => \zone_count_color2[1][12]_i_119_n_0\
    );
\zone_count_color2[1][12]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(9),
      I1 => \zone_count_color2_reg[74]_73\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(9),
      O => \zone_count_color2[1][12]_i_120_n_0\
    );
\zone_count_color2[1][12]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(9),
      I1 => \zone_count_color2_reg[78]_77\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(9),
      O => \zone_count_color2[1][12]_i_121_n_0\
    );
\zone_count_color2[1][12]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(9),
      I1 => \zone_count_color2_reg[58]_57\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(9),
      O => \zone_count_color2[1][12]_i_122_n_0\
    );
\zone_count_color2[1][12]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(9),
      I1 => \zone_count_color2_reg[62]_61\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(9),
      O => \zone_count_color2[1][12]_i_123_n_0\
    );
\zone_count_color2[1][12]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(9),
      I1 => \zone_count_color2_reg[50]_49\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(9),
      O => \zone_count_color2[1][12]_i_124_n_0\
    );
\zone_count_color2[1][12]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(9),
      I1 => \zone_count_color2_reg[54]_53\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(9),
      O => \zone_count_color2[1][12]_i_125_n_0\
    );
\zone_count_color2[1][12]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(9),
      I1 => \zone_count_color2_reg[42]_41\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(9),
      O => \zone_count_color2[1][12]_i_126_n_0\
    );
\zone_count_color2[1][12]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(9),
      I1 => \zone_count_color2_reg[46]_45\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(9),
      O => \zone_count_color2[1][12]_i_127_n_0\
    );
\zone_count_color2[1][12]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(9),
      I1 => \zone_count_color2_reg[34]_33\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(9),
      O => \zone_count_color2[1][12]_i_128_n_0\
    );
\zone_count_color2[1][12]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(9),
      I1 => \zone_count_color2_reg[38]_37\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(9),
      O => \zone_count_color2[1][12]_i_129_n_0\
    );
\zone_count_color2[1][12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][12]_i_40_n_0\,
      I1 => \zone_count_color2_reg[1][12]_i_41_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][12]_i_42_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][12]_i_43_n_0\,
      O => \zone_count_color2[1][12]_i_13_n_0\
    );
\zone_count_color2[1][12]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(9),
      I1 => \zone_count_color2_reg[26]_25\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(9),
      O => \zone_count_color2[1][12]_i_130_n_0\
    );
\zone_count_color2[1][12]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(9),
      I1 => \zone_count_color2_reg[30]_29\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(9),
      O => \zone_count_color2[1][12]_i_131_n_0\
    );
\zone_count_color2[1][12]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(9),
      I1 => \zone_count_color2_reg[18]_17\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(9),
      O => \zone_count_color2[1][12]_i_132_n_0\
    );
\zone_count_color2[1][12]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(9),
      I1 => \zone_count_color2_reg[22]_21\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(9),
      O => \zone_count_color2[1][12]_i_133_n_0\
    );
\zone_count_color2[1][12]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(9),
      I1 => \zone_count_color2_reg[10]_9\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(9),
      O => \zone_count_color2[1][12]_i_134_n_0\
    );
\zone_count_color2[1][12]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(9),
      I1 => \zone_count_color2_reg[14]_13\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(9),
      O => \zone_count_color2[1][12]_i_135_n_0\
    );
\zone_count_color2[1][12]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(9),
      I1 => \zone_count_color2_reg[2]_1\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(9),
      O => \zone_count_color2[1][12]_i_136_n_0\
    );
\zone_count_color2[1][12]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(9),
      I1 => \zone_count_color2_reg[6]_5\(9),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(9),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(9),
      O => \zone_count_color2[1][12]_i_137_n_0\
    );
\zone_count_color2[1][12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][12]_i_44_n_0\,
      I1 => \zone_count_color2_reg[1][12]_i_45_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][12]_i_46_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][12]_i_47_n_0\,
      O => \zone_count_color2[1][12]_i_14_n_0\
    );
\zone_count_color2[1][12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][12]_i_50_n_0\,
      I1 => \zone_count_color2_reg[1][12]_i_51_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][12]_i_52_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][12]_i_53_n_0\,
      O => \zone_count_color2[1][12]_i_16_n_0\
    );
\zone_count_color2[1][12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][12]_i_54_n_0\,
      I1 => \zone_count_color2_reg[1][12]_i_55_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][12]_i_56_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][12]_i_57_n_0\,
      O => \zone_count_color2[1][12]_i_17_n_0\
    );
\zone_count_color2[1][12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][12]_i_6_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][12]_i_7_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][12]_i_8_n_0\,
      O => zone_count_color2(12)
    );
\zone_count_color2[1][12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][12]_i_9_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][12]_i_10_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][12]_i_11_n_0\,
      O => zone_count_color2(11)
    );
\zone_count_color2[1][12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][12]_i_12_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][12]_i_13_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][12]_i_14_n_0\,
      O => zone_count_color2(10)
    );
\zone_count_color2[1][12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][12]_i_15_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][12]_i_16_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][12]_i_17_n_0\,
      O => zone_count_color2(9)
    );
\zone_count_color2[1][12]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(12),
      I1 => \zone_count_color2_reg[66]_65\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(12),
      O => \zone_count_color2[1][12]_i_58_n_0\
    );
\zone_count_color2[1][12]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(12),
      I1 => \zone_count_color2_reg[70]_69\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(12),
      O => \zone_count_color2[1][12]_i_59_n_0\
    );
\zone_count_color2[1][12]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(12),
      I1 => \zone_count_color2_reg[74]_73\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(12),
      O => \zone_count_color2[1][12]_i_60_n_0\
    );
\zone_count_color2[1][12]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(12),
      I1 => \zone_count_color2_reg[78]_77\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(12),
      O => \zone_count_color2[1][12]_i_61_n_0\
    );
\zone_count_color2[1][12]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(12),
      I1 => \zone_count_color2_reg[58]_57\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(12),
      O => \zone_count_color2[1][12]_i_62_n_0\
    );
\zone_count_color2[1][12]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(12),
      I1 => \zone_count_color2_reg[62]_61\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(12),
      O => \zone_count_color2[1][12]_i_63_n_0\
    );
\zone_count_color2[1][12]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(12),
      I1 => \zone_count_color2_reg[50]_49\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(12),
      O => \zone_count_color2[1][12]_i_64_n_0\
    );
\zone_count_color2[1][12]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(12),
      I1 => \zone_count_color2_reg[54]_53\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(12),
      O => \zone_count_color2[1][12]_i_65_n_0\
    );
\zone_count_color2[1][12]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(12),
      I1 => \zone_count_color2_reg[42]_41\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(12),
      O => \zone_count_color2[1][12]_i_66_n_0\
    );
\zone_count_color2[1][12]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(12),
      I1 => \zone_count_color2_reg[46]_45\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(12),
      O => \zone_count_color2[1][12]_i_67_n_0\
    );
\zone_count_color2[1][12]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(12),
      I1 => \zone_count_color2_reg[34]_33\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(12),
      O => \zone_count_color2[1][12]_i_68_n_0\
    );
\zone_count_color2[1][12]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(12),
      I1 => \zone_count_color2_reg[38]_37\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(12),
      O => \zone_count_color2[1][12]_i_69_n_0\
    );
\zone_count_color2[1][12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][12]_i_20_n_0\,
      I1 => \zone_count_color2_reg[1][12]_i_21_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][12]_i_22_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][12]_i_23_n_0\,
      O => \zone_count_color2[1][12]_i_7_n_0\
    );
\zone_count_color2[1][12]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(12),
      I1 => \zone_count_color2_reg[26]_25\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(12),
      O => \zone_count_color2[1][12]_i_70_n_0\
    );
\zone_count_color2[1][12]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(12),
      I1 => \zone_count_color2_reg[30]_29\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(12),
      O => \zone_count_color2[1][12]_i_71_n_0\
    );
\zone_count_color2[1][12]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(12),
      I1 => \zone_count_color2_reg[18]_17\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(12),
      O => \zone_count_color2[1][12]_i_72_n_0\
    );
\zone_count_color2[1][12]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(12),
      I1 => \zone_count_color2_reg[22]_21\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(12),
      O => \zone_count_color2[1][12]_i_73_n_0\
    );
\zone_count_color2[1][12]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(12),
      I1 => \zone_count_color2_reg[10]_9\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(12),
      O => \zone_count_color2[1][12]_i_74_n_0\
    );
\zone_count_color2[1][12]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(12),
      I1 => \zone_count_color2_reg[14]_13\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(12),
      O => \zone_count_color2[1][12]_i_75_n_0\
    );
\zone_count_color2[1][12]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(12),
      I1 => \zone_count_color2_reg[2]_1\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(12),
      O => \zone_count_color2[1][12]_i_76_n_0\
    );
\zone_count_color2[1][12]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(12),
      I1 => \zone_count_color2_reg[6]_5\(12),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(12),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(12),
      O => \zone_count_color2[1][12]_i_77_n_0\
    );
\zone_count_color2[1][12]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(11),
      I1 => \zone_count_color2_reg[66]_65\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(11),
      O => \zone_count_color2[1][12]_i_78_n_0\
    );
\zone_count_color2[1][12]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(11),
      I1 => \zone_count_color2_reg[70]_69\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(11),
      O => \zone_count_color2[1][12]_i_79_n_0\
    );
\zone_count_color2[1][12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][12]_i_24_n_0\,
      I1 => \zone_count_color2_reg[1][12]_i_25_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][12]_i_26_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][12]_i_27_n_0\,
      O => \zone_count_color2[1][12]_i_8_n_0\
    );
\zone_count_color2[1][12]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(11),
      I1 => \zone_count_color2_reg[74]_73\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(11),
      O => \zone_count_color2[1][12]_i_80_n_0\
    );
\zone_count_color2[1][12]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(11),
      I1 => \zone_count_color2_reg[78]_77\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(11),
      O => \zone_count_color2[1][12]_i_81_n_0\
    );
\zone_count_color2[1][12]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(11),
      I1 => \zone_count_color2_reg[58]_57\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(11),
      O => \zone_count_color2[1][12]_i_82_n_0\
    );
\zone_count_color2[1][12]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(11),
      I1 => \zone_count_color2_reg[62]_61\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(11),
      O => \zone_count_color2[1][12]_i_83_n_0\
    );
\zone_count_color2[1][12]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(11),
      I1 => \zone_count_color2_reg[50]_49\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(11),
      O => \zone_count_color2[1][12]_i_84_n_0\
    );
\zone_count_color2[1][12]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(11),
      I1 => \zone_count_color2_reg[54]_53\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(11),
      O => \zone_count_color2[1][12]_i_85_n_0\
    );
\zone_count_color2[1][12]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(11),
      I1 => \zone_count_color2_reg[42]_41\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(11),
      O => \zone_count_color2[1][12]_i_86_n_0\
    );
\zone_count_color2[1][12]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(11),
      I1 => \zone_count_color2_reg[46]_45\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(11),
      O => \zone_count_color2[1][12]_i_87_n_0\
    );
\zone_count_color2[1][12]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(11),
      I1 => \zone_count_color2_reg[34]_33\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(11),
      O => \zone_count_color2[1][12]_i_88_n_0\
    );
\zone_count_color2[1][12]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(11),
      I1 => \zone_count_color2_reg[38]_37\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(11),
      O => \zone_count_color2[1][12]_i_89_n_0\
    );
\zone_count_color2[1][12]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(11),
      I1 => \zone_count_color2_reg[26]_25\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(11),
      O => \zone_count_color2[1][12]_i_90_n_0\
    );
\zone_count_color2[1][12]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(11),
      I1 => \zone_count_color2_reg[30]_29\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(11),
      O => \zone_count_color2[1][12]_i_91_n_0\
    );
\zone_count_color2[1][12]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(11),
      I1 => \zone_count_color2_reg[18]_17\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(11),
      O => \zone_count_color2[1][12]_i_92_n_0\
    );
\zone_count_color2[1][12]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(11),
      I1 => \zone_count_color2_reg[22]_21\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(11),
      O => \zone_count_color2[1][12]_i_93_n_0\
    );
\zone_count_color2[1][12]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(11),
      I1 => \zone_count_color2_reg[10]_9\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(11),
      O => \zone_count_color2[1][12]_i_94_n_0\
    );
\zone_count_color2[1][12]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(11),
      I1 => \zone_count_color2_reg[14]_13\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(11),
      O => \zone_count_color2[1][12]_i_95_n_0\
    );
\zone_count_color2[1][12]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(11),
      I1 => \zone_count_color2_reg[2]_1\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(11),
      O => \zone_count_color2[1][12]_i_96_n_0\
    );
\zone_count_color2[1][12]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(11),
      I1 => \zone_count_color2_reg[6]_5\(11),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(11),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(11),
      O => \zone_count_color2[1][12]_i_97_n_0\
    );
\zone_count_color2[1][12]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(10),
      I1 => \zone_count_color2_reg[66]_65\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(10),
      O => \zone_count_color2[1][12]_i_98_n_0\
    );
\zone_count_color2[1][12]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(10),
      I1 => \zone_count_color2_reg[70]_69\(10),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(10),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(10),
      O => \zone_count_color2[1][12]_i_99_n_0\
    );
\zone_count_color2[1][16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][16]_i_30_n_0\,
      I1 => \zone_count_color2_reg[1][16]_i_31_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][16]_i_32_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][16]_i_33_n_0\,
      O => \zone_count_color2[1][16]_i_10_n_0\
    );
\zone_count_color2[1][16]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(14),
      I1 => \zone_count_color2_reg[74]_73\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(14),
      O => \zone_count_color2[1][16]_i_100_n_0\
    );
\zone_count_color2[1][16]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(14),
      I1 => \zone_count_color2_reg[78]_77\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(14),
      O => \zone_count_color2[1][16]_i_101_n_0\
    );
\zone_count_color2[1][16]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(14),
      I1 => \zone_count_color2_reg[58]_57\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(14),
      O => \zone_count_color2[1][16]_i_102_n_0\
    );
\zone_count_color2[1][16]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(14),
      I1 => \zone_count_color2_reg[62]_61\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(14),
      O => \zone_count_color2[1][16]_i_103_n_0\
    );
\zone_count_color2[1][16]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(14),
      I1 => \zone_count_color2_reg[50]_49\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(14),
      O => \zone_count_color2[1][16]_i_104_n_0\
    );
\zone_count_color2[1][16]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(14),
      I1 => \zone_count_color2_reg[54]_53\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(14),
      O => \zone_count_color2[1][16]_i_105_n_0\
    );
\zone_count_color2[1][16]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(14),
      I1 => \zone_count_color2_reg[42]_41\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(14),
      O => \zone_count_color2[1][16]_i_106_n_0\
    );
\zone_count_color2[1][16]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(14),
      I1 => \zone_count_color2_reg[46]_45\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(14),
      O => \zone_count_color2[1][16]_i_107_n_0\
    );
\zone_count_color2[1][16]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(14),
      I1 => \zone_count_color2_reg[34]_33\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(14),
      O => \zone_count_color2[1][16]_i_108_n_0\
    );
\zone_count_color2[1][16]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(14),
      I1 => \zone_count_color2_reg[38]_37\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(14),
      O => \zone_count_color2[1][16]_i_109_n_0\
    );
\zone_count_color2[1][16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][16]_i_34_n_0\,
      I1 => \zone_count_color2_reg[1][16]_i_35_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][16]_i_36_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][16]_i_37_n_0\,
      O => \zone_count_color2[1][16]_i_11_n_0\
    );
\zone_count_color2[1][16]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(14),
      I1 => \zone_count_color2_reg[26]_25\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(14),
      O => \zone_count_color2[1][16]_i_110_n_0\
    );
\zone_count_color2[1][16]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(14),
      I1 => \zone_count_color2_reg[30]_29\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(14),
      O => \zone_count_color2[1][16]_i_111_n_0\
    );
\zone_count_color2[1][16]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(14),
      I1 => \zone_count_color2_reg[18]_17\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(14),
      O => \zone_count_color2[1][16]_i_112_n_0\
    );
\zone_count_color2[1][16]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(14),
      I1 => \zone_count_color2_reg[22]_21\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(14),
      O => \zone_count_color2[1][16]_i_113_n_0\
    );
\zone_count_color2[1][16]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(14),
      I1 => \zone_count_color2_reg[10]_9\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(14),
      O => \zone_count_color2[1][16]_i_114_n_0\
    );
\zone_count_color2[1][16]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(14),
      I1 => \zone_count_color2_reg[14]_13\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(14),
      O => \zone_count_color2[1][16]_i_115_n_0\
    );
\zone_count_color2[1][16]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(14),
      I1 => \zone_count_color2_reg[2]_1\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(14),
      O => \zone_count_color2[1][16]_i_116_n_0\
    );
\zone_count_color2[1][16]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(14),
      I1 => \zone_count_color2_reg[6]_5\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(14),
      O => \zone_count_color2[1][16]_i_117_n_0\
    );
\zone_count_color2[1][16]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(13),
      I1 => \zone_count_color2_reg[66]_65\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(13),
      O => \zone_count_color2[1][16]_i_118_n_0\
    );
\zone_count_color2[1][16]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(13),
      I1 => \zone_count_color2_reg[70]_69\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(13),
      O => \zone_count_color2[1][16]_i_119_n_0\
    );
\zone_count_color2[1][16]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(13),
      I1 => \zone_count_color2_reg[74]_73\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(13),
      O => \zone_count_color2[1][16]_i_120_n_0\
    );
\zone_count_color2[1][16]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(13),
      I1 => \zone_count_color2_reg[78]_77\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(13),
      O => \zone_count_color2[1][16]_i_121_n_0\
    );
\zone_count_color2[1][16]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(13),
      I1 => \zone_count_color2_reg[58]_57\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(13),
      O => \zone_count_color2[1][16]_i_122_n_0\
    );
\zone_count_color2[1][16]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(13),
      I1 => \zone_count_color2_reg[62]_61\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(13),
      O => \zone_count_color2[1][16]_i_123_n_0\
    );
\zone_count_color2[1][16]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(13),
      I1 => \zone_count_color2_reg[50]_49\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(13),
      O => \zone_count_color2[1][16]_i_124_n_0\
    );
\zone_count_color2[1][16]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(13),
      I1 => \zone_count_color2_reg[54]_53\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(13),
      O => \zone_count_color2[1][16]_i_125_n_0\
    );
\zone_count_color2[1][16]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(13),
      I1 => \zone_count_color2_reg[42]_41\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(13),
      O => \zone_count_color2[1][16]_i_126_n_0\
    );
\zone_count_color2[1][16]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(13),
      I1 => \zone_count_color2_reg[46]_45\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(13),
      O => \zone_count_color2[1][16]_i_127_n_0\
    );
\zone_count_color2[1][16]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(13),
      I1 => \zone_count_color2_reg[34]_33\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(13),
      O => \zone_count_color2[1][16]_i_128_n_0\
    );
\zone_count_color2[1][16]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(13),
      I1 => \zone_count_color2_reg[38]_37\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(13),
      O => \zone_count_color2[1][16]_i_129_n_0\
    );
\zone_count_color2[1][16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][16]_i_40_n_0\,
      I1 => \zone_count_color2_reg[1][16]_i_41_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][16]_i_42_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][16]_i_43_n_0\,
      O => \zone_count_color2[1][16]_i_13_n_0\
    );
\zone_count_color2[1][16]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(13),
      I1 => \zone_count_color2_reg[26]_25\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(13),
      O => \zone_count_color2[1][16]_i_130_n_0\
    );
\zone_count_color2[1][16]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(13),
      I1 => \zone_count_color2_reg[30]_29\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(13),
      O => \zone_count_color2[1][16]_i_131_n_0\
    );
\zone_count_color2[1][16]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(13),
      I1 => \zone_count_color2_reg[18]_17\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(13),
      O => \zone_count_color2[1][16]_i_132_n_0\
    );
\zone_count_color2[1][16]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(13),
      I1 => \zone_count_color2_reg[22]_21\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(13),
      O => \zone_count_color2[1][16]_i_133_n_0\
    );
\zone_count_color2[1][16]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(13),
      I1 => \zone_count_color2_reg[10]_9\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(13),
      O => \zone_count_color2[1][16]_i_134_n_0\
    );
\zone_count_color2[1][16]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(13),
      I1 => \zone_count_color2_reg[14]_13\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(13),
      O => \zone_count_color2[1][16]_i_135_n_0\
    );
\zone_count_color2[1][16]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(13),
      I1 => \zone_count_color2_reg[2]_1\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(13),
      O => \zone_count_color2[1][16]_i_136_n_0\
    );
\zone_count_color2[1][16]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(13),
      I1 => \zone_count_color2_reg[6]_5\(13),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(13),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(13),
      O => \zone_count_color2[1][16]_i_137_n_0\
    );
\zone_count_color2[1][16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][16]_i_44_n_0\,
      I1 => \zone_count_color2_reg[1][16]_i_45_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][16]_i_46_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][16]_i_47_n_0\,
      O => \zone_count_color2[1][16]_i_14_n_0\
    );
\zone_count_color2[1][16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][16]_i_50_n_0\,
      I1 => \zone_count_color2_reg[1][16]_i_51_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][16]_i_52_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][16]_i_53_n_0\,
      O => \zone_count_color2[1][16]_i_16_n_0\
    );
\zone_count_color2[1][16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][16]_i_54_n_0\,
      I1 => \zone_count_color2_reg[1][16]_i_55_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][16]_i_56_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][16]_i_57_n_0\,
      O => \zone_count_color2[1][16]_i_17_n_0\
    );
\zone_count_color2[1][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][16]_i_6_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][16]_i_7_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][16]_i_8_n_0\,
      O => zone_count_color2(16)
    );
\zone_count_color2[1][16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][16]_i_9_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][16]_i_10_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][16]_i_11_n_0\,
      O => zone_count_color2(15)
    );
\zone_count_color2[1][16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][16]_i_12_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][16]_i_13_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][16]_i_14_n_0\,
      O => zone_count_color2(14)
    );
\zone_count_color2[1][16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][16]_i_15_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][16]_i_16_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][16]_i_17_n_0\,
      O => zone_count_color2(13)
    );
\zone_count_color2[1][16]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(16),
      I1 => \zone_count_color2_reg[66]_65\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(16),
      O => \zone_count_color2[1][16]_i_58_n_0\
    );
\zone_count_color2[1][16]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(16),
      I1 => \zone_count_color2_reg[70]_69\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(16),
      O => \zone_count_color2[1][16]_i_59_n_0\
    );
\zone_count_color2[1][16]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(16),
      I1 => \zone_count_color2_reg[74]_73\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(16),
      O => \zone_count_color2[1][16]_i_60_n_0\
    );
\zone_count_color2[1][16]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(16),
      I1 => \zone_count_color2_reg[78]_77\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(16),
      O => \zone_count_color2[1][16]_i_61_n_0\
    );
\zone_count_color2[1][16]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(16),
      I1 => \zone_count_color2_reg[58]_57\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(16),
      O => \zone_count_color2[1][16]_i_62_n_0\
    );
\zone_count_color2[1][16]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(16),
      I1 => \zone_count_color2_reg[62]_61\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(16),
      O => \zone_count_color2[1][16]_i_63_n_0\
    );
\zone_count_color2[1][16]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(16),
      I1 => \zone_count_color2_reg[50]_49\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(16),
      O => \zone_count_color2[1][16]_i_64_n_0\
    );
\zone_count_color2[1][16]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(16),
      I1 => \zone_count_color2_reg[54]_53\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(16),
      O => \zone_count_color2[1][16]_i_65_n_0\
    );
\zone_count_color2[1][16]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(16),
      I1 => \zone_count_color2_reg[42]_41\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(16),
      O => \zone_count_color2[1][16]_i_66_n_0\
    );
\zone_count_color2[1][16]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(16),
      I1 => \zone_count_color2_reg[46]_45\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(16),
      O => \zone_count_color2[1][16]_i_67_n_0\
    );
\zone_count_color2[1][16]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(16),
      I1 => \zone_count_color2_reg[34]_33\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(16),
      O => \zone_count_color2[1][16]_i_68_n_0\
    );
\zone_count_color2[1][16]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(16),
      I1 => \zone_count_color2_reg[38]_37\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(16),
      O => \zone_count_color2[1][16]_i_69_n_0\
    );
\zone_count_color2[1][16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][16]_i_20_n_0\,
      I1 => \zone_count_color2_reg[1][16]_i_21_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][16]_i_22_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][16]_i_23_n_0\,
      O => \zone_count_color2[1][16]_i_7_n_0\
    );
\zone_count_color2[1][16]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(16),
      I1 => \zone_count_color2_reg[26]_25\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(16),
      O => \zone_count_color2[1][16]_i_70_n_0\
    );
\zone_count_color2[1][16]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(16),
      I1 => \zone_count_color2_reg[30]_29\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(16),
      O => \zone_count_color2[1][16]_i_71_n_0\
    );
\zone_count_color2[1][16]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(16),
      I1 => \zone_count_color2_reg[18]_17\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(16),
      O => \zone_count_color2[1][16]_i_72_n_0\
    );
\zone_count_color2[1][16]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(16),
      I1 => \zone_count_color2_reg[22]_21\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(16),
      O => \zone_count_color2[1][16]_i_73_n_0\
    );
\zone_count_color2[1][16]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(16),
      I1 => \zone_count_color2_reg[10]_9\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(16),
      O => \zone_count_color2[1][16]_i_74_n_0\
    );
\zone_count_color2[1][16]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(16),
      I1 => \zone_count_color2_reg[14]_13\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(16),
      O => \zone_count_color2[1][16]_i_75_n_0\
    );
\zone_count_color2[1][16]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(16),
      I1 => \zone_count_color2_reg[2]_1\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(16),
      O => \zone_count_color2[1][16]_i_76_n_0\
    );
\zone_count_color2[1][16]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(16),
      I1 => \zone_count_color2_reg[6]_5\(16),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(16),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(16),
      O => \zone_count_color2[1][16]_i_77_n_0\
    );
\zone_count_color2[1][16]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(15),
      I1 => \zone_count_color2_reg[66]_65\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(15),
      O => \zone_count_color2[1][16]_i_78_n_0\
    );
\zone_count_color2[1][16]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(15),
      I1 => \zone_count_color2_reg[70]_69\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(15),
      O => \zone_count_color2[1][16]_i_79_n_0\
    );
\zone_count_color2[1][16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][16]_i_24_n_0\,
      I1 => \zone_count_color2_reg[1][16]_i_25_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][16]_i_26_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][16]_i_27_n_0\,
      O => \zone_count_color2[1][16]_i_8_n_0\
    );
\zone_count_color2[1][16]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(15),
      I1 => \zone_count_color2_reg[74]_73\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(15),
      O => \zone_count_color2[1][16]_i_80_n_0\
    );
\zone_count_color2[1][16]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(15),
      I1 => \zone_count_color2_reg[78]_77\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(15),
      O => \zone_count_color2[1][16]_i_81_n_0\
    );
\zone_count_color2[1][16]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(15),
      I1 => \zone_count_color2_reg[58]_57\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(15),
      O => \zone_count_color2[1][16]_i_82_n_0\
    );
\zone_count_color2[1][16]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(15),
      I1 => \zone_count_color2_reg[62]_61\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(15),
      O => \zone_count_color2[1][16]_i_83_n_0\
    );
\zone_count_color2[1][16]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(15),
      I1 => \zone_count_color2_reg[50]_49\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(15),
      O => \zone_count_color2[1][16]_i_84_n_0\
    );
\zone_count_color2[1][16]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(15),
      I1 => \zone_count_color2_reg[54]_53\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(15),
      O => \zone_count_color2[1][16]_i_85_n_0\
    );
\zone_count_color2[1][16]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(15),
      I1 => \zone_count_color2_reg[42]_41\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(15),
      O => \zone_count_color2[1][16]_i_86_n_0\
    );
\zone_count_color2[1][16]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(15),
      I1 => \zone_count_color2_reg[46]_45\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(15),
      O => \zone_count_color2[1][16]_i_87_n_0\
    );
\zone_count_color2[1][16]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(15),
      I1 => \zone_count_color2_reg[34]_33\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(15),
      O => \zone_count_color2[1][16]_i_88_n_0\
    );
\zone_count_color2[1][16]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(15),
      I1 => \zone_count_color2_reg[38]_37\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(15),
      O => \zone_count_color2[1][16]_i_89_n_0\
    );
\zone_count_color2[1][16]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(15),
      I1 => \zone_count_color2_reg[26]_25\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(15),
      O => \zone_count_color2[1][16]_i_90_n_0\
    );
\zone_count_color2[1][16]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(15),
      I1 => \zone_count_color2_reg[30]_29\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(15),
      O => \zone_count_color2[1][16]_i_91_n_0\
    );
\zone_count_color2[1][16]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(15),
      I1 => \zone_count_color2_reg[18]_17\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(15),
      O => \zone_count_color2[1][16]_i_92_n_0\
    );
\zone_count_color2[1][16]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(15),
      I1 => \zone_count_color2_reg[22]_21\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(15),
      O => \zone_count_color2[1][16]_i_93_n_0\
    );
\zone_count_color2[1][16]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(15),
      I1 => \zone_count_color2_reg[10]_9\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(15),
      O => \zone_count_color2[1][16]_i_94_n_0\
    );
\zone_count_color2[1][16]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(15),
      I1 => \zone_count_color2_reg[14]_13\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(15),
      O => \zone_count_color2[1][16]_i_95_n_0\
    );
\zone_count_color2[1][16]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(15),
      I1 => \zone_count_color2_reg[2]_1\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(15),
      O => \zone_count_color2[1][16]_i_96_n_0\
    );
\zone_count_color2[1][16]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(15),
      I1 => \zone_count_color2_reg[6]_5\(15),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(15),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(15),
      O => \zone_count_color2[1][16]_i_97_n_0\
    );
\zone_count_color2[1][16]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(14),
      I1 => \zone_count_color2_reg[66]_65\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(14),
      O => \zone_count_color2[1][16]_i_98_n_0\
    );
\zone_count_color2[1][16]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(14),
      I1 => \zone_count_color2_reg[70]_69\(14),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(14),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(14),
      O => \zone_count_color2[1][16]_i_99_n_0\
    );
\zone_count_color2[1][20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][20]_i_30_n_0\,
      I1 => \zone_count_color2_reg[1][20]_i_31_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][20]_i_32_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][20]_i_33_n_0\,
      O => \zone_count_color2[1][20]_i_10_n_0\
    );
\zone_count_color2[1][20]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(18),
      I1 => \zone_count_color2_reg[74]_73\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(18),
      O => \zone_count_color2[1][20]_i_100_n_0\
    );
\zone_count_color2[1][20]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(18),
      I1 => \zone_count_color2_reg[78]_77\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(18),
      O => \zone_count_color2[1][20]_i_101_n_0\
    );
\zone_count_color2[1][20]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(18),
      I1 => \zone_count_color2_reg[58]_57\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(18),
      O => \zone_count_color2[1][20]_i_102_n_0\
    );
\zone_count_color2[1][20]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(18),
      I1 => \zone_count_color2_reg[62]_61\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(18),
      O => \zone_count_color2[1][20]_i_103_n_0\
    );
\zone_count_color2[1][20]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(18),
      I1 => \zone_count_color2_reg[50]_49\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(18),
      O => \zone_count_color2[1][20]_i_104_n_0\
    );
\zone_count_color2[1][20]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(18),
      I1 => \zone_count_color2_reg[54]_53\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(18),
      O => \zone_count_color2[1][20]_i_105_n_0\
    );
\zone_count_color2[1][20]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(18),
      I1 => \zone_count_color2_reg[42]_41\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(18),
      O => \zone_count_color2[1][20]_i_106_n_0\
    );
\zone_count_color2[1][20]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(18),
      I1 => \zone_count_color2_reg[46]_45\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(18),
      O => \zone_count_color2[1][20]_i_107_n_0\
    );
\zone_count_color2[1][20]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(18),
      I1 => \zone_count_color2_reg[34]_33\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(18),
      O => \zone_count_color2[1][20]_i_108_n_0\
    );
\zone_count_color2[1][20]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(18),
      I1 => \zone_count_color2_reg[38]_37\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(18),
      O => \zone_count_color2[1][20]_i_109_n_0\
    );
\zone_count_color2[1][20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][20]_i_34_n_0\,
      I1 => \zone_count_color2_reg[1][20]_i_35_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][20]_i_36_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][20]_i_37_n_0\,
      O => \zone_count_color2[1][20]_i_11_n_0\
    );
\zone_count_color2[1][20]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(18),
      I1 => \zone_count_color2_reg[26]_25\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(18),
      O => \zone_count_color2[1][20]_i_110_n_0\
    );
\zone_count_color2[1][20]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(18),
      I1 => \zone_count_color2_reg[30]_29\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(18),
      O => \zone_count_color2[1][20]_i_111_n_0\
    );
\zone_count_color2[1][20]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(18),
      I1 => \zone_count_color2_reg[18]_17\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(18),
      O => \zone_count_color2[1][20]_i_112_n_0\
    );
\zone_count_color2[1][20]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(18),
      I1 => \zone_count_color2_reg[22]_21\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(18),
      O => \zone_count_color2[1][20]_i_113_n_0\
    );
\zone_count_color2[1][20]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(18),
      I1 => \zone_count_color2_reg[10]_9\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(18),
      O => \zone_count_color2[1][20]_i_114_n_0\
    );
\zone_count_color2[1][20]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(18),
      I1 => \zone_count_color2_reg[14]_13\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(18),
      O => \zone_count_color2[1][20]_i_115_n_0\
    );
\zone_count_color2[1][20]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(18),
      I1 => \zone_count_color2_reg[2]_1\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(18),
      O => \zone_count_color2[1][20]_i_116_n_0\
    );
\zone_count_color2[1][20]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(18),
      I1 => \zone_count_color2_reg[6]_5\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(18),
      O => \zone_count_color2[1][20]_i_117_n_0\
    );
\zone_count_color2[1][20]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(17),
      I1 => \zone_count_color2_reg[66]_65\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(17),
      O => \zone_count_color2[1][20]_i_118_n_0\
    );
\zone_count_color2[1][20]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(17),
      I1 => \zone_count_color2_reg[70]_69\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(17),
      O => \zone_count_color2[1][20]_i_119_n_0\
    );
\zone_count_color2[1][20]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(17),
      I1 => \zone_count_color2_reg[74]_73\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(17),
      O => \zone_count_color2[1][20]_i_120_n_0\
    );
\zone_count_color2[1][20]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(17),
      I1 => \zone_count_color2_reg[78]_77\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(17),
      O => \zone_count_color2[1][20]_i_121_n_0\
    );
\zone_count_color2[1][20]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(17),
      I1 => \zone_count_color2_reg[58]_57\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(17),
      O => \zone_count_color2[1][20]_i_122_n_0\
    );
\zone_count_color2[1][20]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(17),
      I1 => \zone_count_color2_reg[62]_61\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(17),
      O => \zone_count_color2[1][20]_i_123_n_0\
    );
\zone_count_color2[1][20]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(17),
      I1 => \zone_count_color2_reg[50]_49\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(17),
      O => \zone_count_color2[1][20]_i_124_n_0\
    );
\zone_count_color2[1][20]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(17),
      I1 => \zone_count_color2_reg[54]_53\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(17),
      O => \zone_count_color2[1][20]_i_125_n_0\
    );
\zone_count_color2[1][20]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(17),
      I1 => \zone_count_color2_reg[42]_41\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(17),
      O => \zone_count_color2[1][20]_i_126_n_0\
    );
\zone_count_color2[1][20]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(17),
      I1 => \zone_count_color2_reg[46]_45\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(17),
      O => \zone_count_color2[1][20]_i_127_n_0\
    );
\zone_count_color2[1][20]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(17),
      I1 => \zone_count_color2_reg[34]_33\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(17),
      O => \zone_count_color2[1][20]_i_128_n_0\
    );
\zone_count_color2[1][20]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(17),
      I1 => \zone_count_color2_reg[38]_37\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(17),
      O => \zone_count_color2[1][20]_i_129_n_0\
    );
\zone_count_color2[1][20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][20]_i_40_n_0\,
      I1 => \zone_count_color2_reg[1][20]_i_41_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][20]_i_42_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][20]_i_43_n_0\,
      O => \zone_count_color2[1][20]_i_13_n_0\
    );
\zone_count_color2[1][20]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(17),
      I1 => \zone_count_color2_reg[26]_25\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(17),
      O => \zone_count_color2[1][20]_i_130_n_0\
    );
\zone_count_color2[1][20]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(17),
      I1 => \zone_count_color2_reg[30]_29\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(17),
      O => \zone_count_color2[1][20]_i_131_n_0\
    );
\zone_count_color2[1][20]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(17),
      I1 => \zone_count_color2_reg[18]_17\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(17),
      O => \zone_count_color2[1][20]_i_132_n_0\
    );
\zone_count_color2[1][20]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(17),
      I1 => \zone_count_color2_reg[22]_21\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(17),
      O => \zone_count_color2[1][20]_i_133_n_0\
    );
\zone_count_color2[1][20]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(17),
      I1 => \zone_count_color2_reg[10]_9\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(17),
      O => \zone_count_color2[1][20]_i_134_n_0\
    );
\zone_count_color2[1][20]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(17),
      I1 => \zone_count_color2_reg[14]_13\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(17),
      O => \zone_count_color2[1][20]_i_135_n_0\
    );
\zone_count_color2[1][20]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(17),
      I1 => \zone_count_color2_reg[2]_1\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(17),
      O => \zone_count_color2[1][20]_i_136_n_0\
    );
\zone_count_color2[1][20]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(17),
      I1 => \zone_count_color2_reg[6]_5\(17),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(17),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(17),
      O => \zone_count_color2[1][20]_i_137_n_0\
    );
\zone_count_color2[1][20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][20]_i_44_n_0\,
      I1 => \zone_count_color2_reg[1][20]_i_45_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][20]_i_46_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][20]_i_47_n_0\,
      O => \zone_count_color2[1][20]_i_14_n_0\
    );
\zone_count_color2[1][20]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][20]_i_50_n_0\,
      I1 => \zone_count_color2_reg[1][20]_i_51_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][20]_i_52_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][20]_i_53_n_0\,
      O => \zone_count_color2[1][20]_i_16_n_0\
    );
\zone_count_color2[1][20]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][20]_i_54_n_0\,
      I1 => \zone_count_color2_reg[1][20]_i_55_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][20]_i_56_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][20]_i_57_n_0\,
      O => \zone_count_color2[1][20]_i_17_n_0\
    );
\zone_count_color2[1][20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][20]_i_6_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][20]_i_7_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][20]_i_8_n_0\,
      O => zone_count_color2(20)
    );
\zone_count_color2[1][20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][20]_i_9_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][20]_i_10_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][20]_i_11_n_0\,
      O => zone_count_color2(19)
    );
\zone_count_color2[1][20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][20]_i_12_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][20]_i_13_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][20]_i_14_n_0\,
      O => zone_count_color2(18)
    );
\zone_count_color2[1][20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][20]_i_15_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][20]_i_16_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][20]_i_17_n_0\,
      O => zone_count_color2(17)
    );
\zone_count_color2[1][20]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(20),
      I1 => \zone_count_color2_reg[66]_65\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(20),
      O => \zone_count_color2[1][20]_i_58_n_0\
    );
\zone_count_color2[1][20]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(20),
      I1 => \zone_count_color2_reg[70]_69\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(20),
      O => \zone_count_color2[1][20]_i_59_n_0\
    );
\zone_count_color2[1][20]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(20),
      I1 => \zone_count_color2_reg[74]_73\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(20),
      O => \zone_count_color2[1][20]_i_60_n_0\
    );
\zone_count_color2[1][20]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(20),
      I1 => \zone_count_color2_reg[78]_77\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(20),
      O => \zone_count_color2[1][20]_i_61_n_0\
    );
\zone_count_color2[1][20]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(20),
      I1 => \zone_count_color2_reg[58]_57\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(20),
      O => \zone_count_color2[1][20]_i_62_n_0\
    );
\zone_count_color2[1][20]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(20),
      I1 => \zone_count_color2_reg[62]_61\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(20),
      O => \zone_count_color2[1][20]_i_63_n_0\
    );
\zone_count_color2[1][20]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(20),
      I1 => \zone_count_color2_reg[50]_49\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(20),
      O => \zone_count_color2[1][20]_i_64_n_0\
    );
\zone_count_color2[1][20]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(20),
      I1 => \zone_count_color2_reg[54]_53\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(20),
      O => \zone_count_color2[1][20]_i_65_n_0\
    );
\zone_count_color2[1][20]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(20),
      I1 => \zone_count_color2_reg[42]_41\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(20),
      O => \zone_count_color2[1][20]_i_66_n_0\
    );
\zone_count_color2[1][20]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(20),
      I1 => \zone_count_color2_reg[46]_45\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(20),
      O => \zone_count_color2[1][20]_i_67_n_0\
    );
\zone_count_color2[1][20]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(20),
      I1 => \zone_count_color2_reg[34]_33\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(20),
      O => \zone_count_color2[1][20]_i_68_n_0\
    );
\zone_count_color2[1][20]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(20),
      I1 => \zone_count_color2_reg[38]_37\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(20),
      O => \zone_count_color2[1][20]_i_69_n_0\
    );
\zone_count_color2[1][20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][20]_i_20_n_0\,
      I1 => \zone_count_color2_reg[1][20]_i_21_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][20]_i_22_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][20]_i_23_n_0\,
      O => \zone_count_color2[1][20]_i_7_n_0\
    );
\zone_count_color2[1][20]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(20),
      I1 => \zone_count_color2_reg[26]_25\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(20),
      O => \zone_count_color2[1][20]_i_70_n_0\
    );
\zone_count_color2[1][20]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(20),
      I1 => \zone_count_color2_reg[30]_29\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(20),
      O => \zone_count_color2[1][20]_i_71_n_0\
    );
\zone_count_color2[1][20]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(20),
      I1 => \zone_count_color2_reg[18]_17\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(20),
      O => \zone_count_color2[1][20]_i_72_n_0\
    );
\zone_count_color2[1][20]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(20),
      I1 => \zone_count_color2_reg[22]_21\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(20),
      O => \zone_count_color2[1][20]_i_73_n_0\
    );
\zone_count_color2[1][20]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(20),
      I1 => \zone_count_color2_reg[10]_9\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(20),
      O => \zone_count_color2[1][20]_i_74_n_0\
    );
\zone_count_color2[1][20]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(20),
      I1 => \zone_count_color2_reg[14]_13\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(20),
      O => \zone_count_color2[1][20]_i_75_n_0\
    );
\zone_count_color2[1][20]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(20),
      I1 => \zone_count_color2_reg[2]_1\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(20),
      O => \zone_count_color2[1][20]_i_76_n_0\
    );
\zone_count_color2[1][20]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(20),
      I1 => \zone_count_color2_reg[6]_5\(20),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(20),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(20),
      O => \zone_count_color2[1][20]_i_77_n_0\
    );
\zone_count_color2[1][20]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(19),
      I1 => \zone_count_color2_reg[66]_65\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(19),
      O => \zone_count_color2[1][20]_i_78_n_0\
    );
\zone_count_color2[1][20]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(19),
      I1 => \zone_count_color2_reg[70]_69\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(19),
      O => \zone_count_color2[1][20]_i_79_n_0\
    );
\zone_count_color2[1][20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][20]_i_24_n_0\,
      I1 => \zone_count_color2_reg[1][20]_i_25_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][20]_i_26_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][20]_i_27_n_0\,
      O => \zone_count_color2[1][20]_i_8_n_0\
    );
\zone_count_color2[1][20]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(19),
      I1 => \zone_count_color2_reg[74]_73\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(19),
      O => \zone_count_color2[1][20]_i_80_n_0\
    );
\zone_count_color2[1][20]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(19),
      I1 => \zone_count_color2_reg[78]_77\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(19),
      O => \zone_count_color2[1][20]_i_81_n_0\
    );
\zone_count_color2[1][20]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(19),
      I1 => \zone_count_color2_reg[58]_57\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(19),
      O => \zone_count_color2[1][20]_i_82_n_0\
    );
\zone_count_color2[1][20]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(19),
      I1 => \zone_count_color2_reg[62]_61\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(19),
      O => \zone_count_color2[1][20]_i_83_n_0\
    );
\zone_count_color2[1][20]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(19),
      I1 => \zone_count_color2_reg[50]_49\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(19),
      O => \zone_count_color2[1][20]_i_84_n_0\
    );
\zone_count_color2[1][20]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(19),
      I1 => \zone_count_color2_reg[54]_53\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(19),
      O => \zone_count_color2[1][20]_i_85_n_0\
    );
\zone_count_color2[1][20]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(19),
      I1 => \zone_count_color2_reg[42]_41\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(19),
      O => \zone_count_color2[1][20]_i_86_n_0\
    );
\zone_count_color2[1][20]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(19),
      I1 => \zone_count_color2_reg[46]_45\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(19),
      O => \zone_count_color2[1][20]_i_87_n_0\
    );
\zone_count_color2[1][20]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(19),
      I1 => \zone_count_color2_reg[34]_33\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(19),
      O => \zone_count_color2[1][20]_i_88_n_0\
    );
\zone_count_color2[1][20]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(19),
      I1 => \zone_count_color2_reg[38]_37\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(19),
      O => \zone_count_color2[1][20]_i_89_n_0\
    );
\zone_count_color2[1][20]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(19),
      I1 => \zone_count_color2_reg[26]_25\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(19),
      O => \zone_count_color2[1][20]_i_90_n_0\
    );
\zone_count_color2[1][20]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(19),
      I1 => \zone_count_color2_reg[30]_29\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(19),
      O => \zone_count_color2[1][20]_i_91_n_0\
    );
\zone_count_color2[1][20]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(19),
      I1 => \zone_count_color2_reg[18]_17\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(19),
      O => \zone_count_color2[1][20]_i_92_n_0\
    );
\zone_count_color2[1][20]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(19),
      I1 => \zone_count_color2_reg[22]_21\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(19),
      O => \zone_count_color2[1][20]_i_93_n_0\
    );
\zone_count_color2[1][20]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(19),
      I1 => \zone_count_color2_reg[10]_9\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(19),
      O => \zone_count_color2[1][20]_i_94_n_0\
    );
\zone_count_color2[1][20]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(19),
      I1 => \zone_count_color2_reg[14]_13\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(19),
      O => \zone_count_color2[1][20]_i_95_n_0\
    );
\zone_count_color2[1][20]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(19),
      I1 => \zone_count_color2_reg[2]_1\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(19),
      O => \zone_count_color2[1][20]_i_96_n_0\
    );
\zone_count_color2[1][20]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(19),
      I1 => \zone_count_color2_reg[6]_5\(19),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(19),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(19),
      O => \zone_count_color2[1][20]_i_97_n_0\
    );
\zone_count_color2[1][20]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(18),
      I1 => \zone_count_color2_reg[66]_65\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(18),
      O => \zone_count_color2[1][20]_i_98_n_0\
    );
\zone_count_color2[1][20]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(18),
      I1 => \zone_count_color2_reg[70]_69\(18),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(18),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(18),
      O => \zone_count_color2[1][20]_i_99_n_0\
    );
\zone_count_color2[1][24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][24]_i_30_n_0\,
      I1 => \zone_count_color2_reg[1][24]_i_31_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][24]_i_32_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][24]_i_33_n_0\,
      O => \zone_count_color2[1][24]_i_10_n_0\
    );
\zone_count_color2[1][24]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(22),
      I1 => \zone_count_color2_reg[74]_73\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(22),
      O => \zone_count_color2[1][24]_i_100_n_0\
    );
\zone_count_color2[1][24]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(22),
      I1 => \zone_count_color2_reg[78]_77\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(22),
      O => \zone_count_color2[1][24]_i_101_n_0\
    );
\zone_count_color2[1][24]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(22),
      I1 => \zone_count_color2_reg[58]_57\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(22),
      O => \zone_count_color2[1][24]_i_102_n_0\
    );
\zone_count_color2[1][24]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(22),
      I1 => \zone_count_color2_reg[62]_61\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(22),
      O => \zone_count_color2[1][24]_i_103_n_0\
    );
\zone_count_color2[1][24]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(22),
      I1 => \zone_count_color2_reg[50]_49\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(22),
      O => \zone_count_color2[1][24]_i_104_n_0\
    );
\zone_count_color2[1][24]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(22),
      I1 => \zone_count_color2_reg[54]_53\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(22),
      O => \zone_count_color2[1][24]_i_105_n_0\
    );
\zone_count_color2[1][24]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(22),
      I1 => \zone_count_color2_reg[42]_41\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(22),
      O => \zone_count_color2[1][24]_i_106_n_0\
    );
\zone_count_color2[1][24]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(22),
      I1 => \zone_count_color2_reg[46]_45\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(22),
      O => \zone_count_color2[1][24]_i_107_n_0\
    );
\zone_count_color2[1][24]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(22),
      I1 => \zone_count_color2_reg[34]_33\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(22),
      O => \zone_count_color2[1][24]_i_108_n_0\
    );
\zone_count_color2[1][24]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(22),
      I1 => \zone_count_color2_reg[38]_37\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(22),
      O => \zone_count_color2[1][24]_i_109_n_0\
    );
\zone_count_color2[1][24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][24]_i_34_n_0\,
      I1 => \zone_count_color2_reg[1][24]_i_35_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][24]_i_36_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][24]_i_37_n_0\,
      O => \zone_count_color2[1][24]_i_11_n_0\
    );
\zone_count_color2[1][24]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(22),
      I1 => \zone_count_color2_reg[26]_25\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(22),
      O => \zone_count_color2[1][24]_i_110_n_0\
    );
\zone_count_color2[1][24]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(22),
      I1 => \zone_count_color2_reg[30]_29\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(22),
      O => \zone_count_color2[1][24]_i_111_n_0\
    );
\zone_count_color2[1][24]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(22),
      I1 => \zone_count_color2_reg[18]_17\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(22),
      O => \zone_count_color2[1][24]_i_112_n_0\
    );
\zone_count_color2[1][24]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(22),
      I1 => \zone_count_color2_reg[22]_21\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(22),
      O => \zone_count_color2[1][24]_i_113_n_0\
    );
\zone_count_color2[1][24]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(22),
      I1 => \zone_count_color2_reg[10]_9\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(22),
      O => \zone_count_color2[1][24]_i_114_n_0\
    );
\zone_count_color2[1][24]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(22),
      I1 => \zone_count_color2_reg[14]_13\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(22),
      O => \zone_count_color2[1][24]_i_115_n_0\
    );
\zone_count_color2[1][24]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(22),
      I1 => \zone_count_color2_reg[2]_1\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(22),
      O => \zone_count_color2[1][24]_i_116_n_0\
    );
\zone_count_color2[1][24]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(22),
      I1 => \zone_count_color2_reg[6]_5\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(22),
      O => \zone_count_color2[1][24]_i_117_n_0\
    );
\zone_count_color2[1][24]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(21),
      I1 => \zone_count_color2_reg[66]_65\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(21),
      O => \zone_count_color2[1][24]_i_118_n_0\
    );
\zone_count_color2[1][24]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(21),
      I1 => \zone_count_color2_reg[70]_69\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(21),
      O => \zone_count_color2[1][24]_i_119_n_0\
    );
\zone_count_color2[1][24]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(21),
      I1 => \zone_count_color2_reg[74]_73\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(21),
      O => \zone_count_color2[1][24]_i_120_n_0\
    );
\zone_count_color2[1][24]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(21),
      I1 => \zone_count_color2_reg[78]_77\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(21),
      O => \zone_count_color2[1][24]_i_121_n_0\
    );
\zone_count_color2[1][24]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(21),
      I1 => \zone_count_color2_reg[58]_57\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(21),
      O => \zone_count_color2[1][24]_i_122_n_0\
    );
\zone_count_color2[1][24]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(21),
      I1 => \zone_count_color2_reg[62]_61\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(21),
      O => \zone_count_color2[1][24]_i_123_n_0\
    );
\zone_count_color2[1][24]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(21),
      I1 => \zone_count_color2_reg[50]_49\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(21),
      O => \zone_count_color2[1][24]_i_124_n_0\
    );
\zone_count_color2[1][24]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(21),
      I1 => \zone_count_color2_reg[54]_53\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(21),
      O => \zone_count_color2[1][24]_i_125_n_0\
    );
\zone_count_color2[1][24]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(21),
      I1 => \zone_count_color2_reg[42]_41\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(21),
      O => \zone_count_color2[1][24]_i_126_n_0\
    );
\zone_count_color2[1][24]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(21),
      I1 => \zone_count_color2_reg[46]_45\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(21),
      O => \zone_count_color2[1][24]_i_127_n_0\
    );
\zone_count_color2[1][24]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(21),
      I1 => \zone_count_color2_reg[34]_33\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(21),
      O => \zone_count_color2[1][24]_i_128_n_0\
    );
\zone_count_color2[1][24]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(21),
      I1 => \zone_count_color2_reg[38]_37\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(21),
      O => \zone_count_color2[1][24]_i_129_n_0\
    );
\zone_count_color2[1][24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][24]_i_40_n_0\,
      I1 => \zone_count_color2_reg[1][24]_i_41_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][24]_i_42_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][24]_i_43_n_0\,
      O => \zone_count_color2[1][24]_i_13_n_0\
    );
\zone_count_color2[1][24]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(21),
      I1 => \zone_count_color2_reg[26]_25\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(21),
      O => \zone_count_color2[1][24]_i_130_n_0\
    );
\zone_count_color2[1][24]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(21),
      I1 => \zone_count_color2_reg[30]_29\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(21),
      O => \zone_count_color2[1][24]_i_131_n_0\
    );
\zone_count_color2[1][24]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(21),
      I1 => \zone_count_color2_reg[18]_17\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(21),
      O => \zone_count_color2[1][24]_i_132_n_0\
    );
\zone_count_color2[1][24]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(21),
      I1 => \zone_count_color2_reg[22]_21\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(21),
      O => \zone_count_color2[1][24]_i_133_n_0\
    );
\zone_count_color2[1][24]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(21),
      I1 => \zone_count_color2_reg[10]_9\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(21),
      O => \zone_count_color2[1][24]_i_134_n_0\
    );
\zone_count_color2[1][24]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(21),
      I1 => \zone_count_color2_reg[14]_13\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(21),
      O => \zone_count_color2[1][24]_i_135_n_0\
    );
\zone_count_color2[1][24]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(21),
      I1 => \zone_count_color2_reg[2]_1\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(21),
      O => \zone_count_color2[1][24]_i_136_n_0\
    );
\zone_count_color2[1][24]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(21),
      I1 => \zone_count_color2_reg[6]_5\(21),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(21),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(21),
      O => \zone_count_color2[1][24]_i_137_n_0\
    );
\zone_count_color2[1][24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][24]_i_44_n_0\,
      I1 => \zone_count_color2_reg[1][24]_i_45_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][24]_i_46_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][24]_i_47_n_0\,
      O => \zone_count_color2[1][24]_i_14_n_0\
    );
\zone_count_color2[1][24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][24]_i_50_n_0\,
      I1 => \zone_count_color2_reg[1][24]_i_51_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][24]_i_52_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][24]_i_53_n_0\,
      O => \zone_count_color2[1][24]_i_16_n_0\
    );
\zone_count_color2[1][24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][24]_i_54_n_0\,
      I1 => \zone_count_color2_reg[1][24]_i_55_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][24]_i_56_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][24]_i_57_n_0\,
      O => \zone_count_color2[1][24]_i_17_n_0\
    );
\zone_count_color2[1][24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][24]_i_6_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][24]_i_7_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][24]_i_8_n_0\,
      O => zone_count_color2(24)
    );
\zone_count_color2[1][24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][24]_i_9_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][24]_i_10_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][24]_i_11_n_0\,
      O => zone_count_color2(23)
    );
\zone_count_color2[1][24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][24]_i_12_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][24]_i_13_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][24]_i_14_n_0\,
      O => zone_count_color2(22)
    );
\zone_count_color2[1][24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][24]_i_15_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][24]_i_16_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][24]_i_17_n_0\,
      O => zone_count_color2(21)
    );
\zone_count_color2[1][24]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(24),
      I1 => \zone_count_color2_reg[66]_65\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(24),
      O => \zone_count_color2[1][24]_i_58_n_0\
    );
\zone_count_color2[1][24]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(24),
      I1 => \zone_count_color2_reg[70]_69\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(24),
      O => \zone_count_color2[1][24]_i_59_n_0\
    );
\zone_count_color2[1][24]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(24),
      I1 => \zone_count_color2_reg[74]_73\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(24),
      O => \zone_count_color2[1][24]_i_60_n_0\
    );
\zone_count_color2[1][24]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(24),
      I1 => \zone_count_color2_reg[78]_77\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(24),
      O => \zone_count_color2[1][24]_i_61_n_0\
    );
\zone_count_color2[1][24]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(24),
      I1 => \zone_count_color2_reg[58]_57\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(24),
      O => \zone_count_color2[1][24]_i_62_n_0\
    );
\zone_count_color2[1][24]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(24),
      I1 => \zone_count_color2_reg[62]_61\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(24),
      O => \zone_count_color2[1][24]_i_63_n_0\
    );
\zone_count_color2[1][24]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(24),
      I1 => \zone_count_color2_reg[50]_49\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(24),
      O => \zone_count_color2[1][24]_i_64_n_0\
    );
\zone_count_color2[1][24]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(24),
      I1 => \zone_count_color2_reg[54]_53\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(24),
      O => \zone_count_color2[1][24]_i_65_n_0\
    );
\zone_count_color2[1][24]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(24),
      I1 => \zone_count_color2_reg[42]_41\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(24),
      O => \zone_count_color2[1][24]_i_66_n_0\
    );
\zone_count_color2[1][24]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(24),
      I1 => \zone_count_color2_reg[46]_45\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(24),
      O => \zone_count_color2[1][24]_i_67_n_0\
    );
\zone_count_color2[1][24]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(24),
      I1 => \zone_count_color2_reg[34]_33\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(24),
      O => \zone_count_color2[1][24]_i_68_n_0\
    );
\zone_count_color2[1][24]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(24),
      I1 => \zone_count_color2_reg[38]_37\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(24),
      O => \zone_count_color2[1][24]_i_69_n_0\
    );
\zone_count_color2[1][24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][24]_i_20_n_0\,
      I1 => \zone_count_color2_reg[1][24]_i_21_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][24]_i_22_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][24]_i_23_n_0\,
      O => \zone_count_color2[1][24]_i_7_n_0\
    );
\zone_count_color2[1][24]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(24),
      I1 => \zone_count_color2_reg[26]_25\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(24),
      O => \zone_count_color2[1][24]_i_70_n_0\
    );
\zone_count_color2[1][24]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(24),
      I1 => \zone_count_color2_reg[30]_29\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(24),
      O => \zone_count_color2[1][24]_i_71_n_0\
    );
\zone_count_color2[1][24]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(24),
      I1 => \zone_count_color2_reg[18]_17\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(24),
      O => \zone_count_color2[1][24]_i_72_n_0\
    );
\zone_count_color2[1][24]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(24),
      I1 => \zone_count_color2_reg[22]_21\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(24),
      O => \zone_count_color2[1][24]_i_73_n_0\
    );
\zone_count_color2[1][24]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(24),
      I1 => \zone_count_color2_reg[10]_9\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(24),
      O => \zone_count_color2[1][24]_i_74_n_0\
    );
\zone_count_color2[1][24]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(24),
      I1 => \zone_count_color2_reg[14]_13\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(24),
      O => \zone_count_color2[1][24]_i_75_n_0\
    );
\zone_count_color2[1][24]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(24),
      I1 => \zone_count_color2_reg[2]_1\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(24),
      O => \zone_count_color2[1][24]_i_76_n_0\
    );
\zone_count_color2[1][24]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(24),
      I1 => \zone_count_color2_reg[6]_5\(24),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(24),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(24),
      O => \zone_count_color2[1][24]_i_77_n_0\
    );
\zone_count_color2[1][24]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(23),
      I1 => \zone_count_color2_reg[66]_65\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(23),
      O => \zone_count_color2[1][24]_i_78_n_0\
    );
\zone_count_color2[1][24]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(23),
      I1 => \zone_count_color2_reg[70]_69\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(23),
      O => \zone_count_color2[1][24]_i_79_n_0\
    );
\zone_count_color2[1][24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][24]_i_24_n_0\,
      I1 => \zone_count_color2_reg[1][24]_i_25_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][24]_i_26_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][24]_i_27_n_0\,
      O => \zone_count_color2[1][24]_i_8_n_0\
    );
\zone_count_color2[1][24]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(23),
      I1 => \zone_count_color2_reg[74]_73\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(23),
      O => \zone_count_color2[1][24]_i_80_n_0\
    );
\zone_count_color2[1][24]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(23),
      I1 => \zone_count_color2_reg[78]_77\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(23),
      O => \zone_count_color2[1][24]_i_81_n_0\
    );
\zone_count_color2[1][24]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(23),
      I1 => \zone_count_color2_reg[58]_57\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(23),
      O => \zone_count_color2[1][24]_i_82_n_0\
    );
\zone_count_color2[1][24]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(23),
      I1 => \zone_count_color2_reg[62]_61\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(23),
      O => \zone_count_color2[1][24]_i_83_n_0\
    );
\zone_count_color2[1][24]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(23),
      I1 => \zone_count_color2_reg[50]_49\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(23),
      O => \zone_count_color2[1][24]_i_84_n_0\
    );
\zone_count_color2[1][24]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(23),
      I1 => \zone_count_color2_reg[54]_53\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(23),
      O => \zone_count_color2[1][24]_i_85_n_0\
    );
\zone_count_color2[1][24]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(23),
      I1 => \zone_count_color2_reg[42]_41\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(23),
      O => \zone_count_color2[1][24]_i_86_n_0\
    );
\zone_count_color2[1][24]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(23),
      I1 => \zone_count_color2_reg[46]_45\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(23),
      O => \zone_count_color2[1][24]_i_87_n_0\
    );
\zone_count_color2[1][24]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(23),
      I1 => \zone_count_color2_reg[34]_33\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(23),
      O => \zone_count_color2[1][24]_i_88_n_0\
    );
\zone_count_color2[1][24]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(23),
      I1 => \zone_count_color2_reg[38]_37\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(23),
      O => \zone_count_color2[1][24]_i_89_n_0\
    );
\zone_count_color2[1][24]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(23),
      I1 => \zone_count_color2_reg[26]_25\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(23),
      O => \zone_count_color2[1][24]_i_90_n_0\
    );
\zone_count_color2[1][24]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(23),
      I1 => \zone_count_color2_reg[30]_29\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(23),
      O => \zone_count_color2[1][24]_i_91_n_0\
    );
\zone_count_color2[1][24]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(23),
      I1 => \zone_count_color2_reg[18]_17\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(23),
      O => \zone_count_color2[1][24]_i_92_n_0\
    );
\zone_count_color2[1][24]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(23),
      I1 => \zone_count_color2_reg[22]_21\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(23),
      O => \zone_count_color2[1][24]_i_93_n_0\
    );
\zone_count_color2[1][24]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(23),
      I1 => \zone_count_color2_reg[10]_9\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(23),
      O => \zone_count_color2[1][24]_i_94_n_0\
    );
\zone_count_color2[1][24]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(23),
      I1 => \zone_count_color2_reg[14]_13\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(23),
      O => \zone_count_color2[1][24]_i_95_n_0\
    );
\zone_count_color2[1][24]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(23),
      I1 => \zone_count_color2_reg[2]_1\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(23),
      O => \zone_count_color2[1][24]_i_96_n_0\
    );
\zone_count_color2[1][24]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(23),
      I1 => \zone_count_color2_reg[6]_5\(23),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(23),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(23),
      O => \zone_count_color2[1][24]_i_97_n_0\
    );
\zone_count_color2[1][24]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(22),
      I1 => \zone_count_color2_reg[66]_65\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(22),
      O => \zone_count_color2[1][24]_i_98_n_0\
    );
\zone_count_color2[1][24]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(22),
      I1 => \zone_count_color2_reg[70]_69\(22),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(22),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(22),
      O => \zone_count_color2[1][24]_i_99_n_0\
    );
\zone_count_color2[1][28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][28]_i_30_n_0\,
      I1 => \zone_count_color2_reg[1][28]_i_31_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][28]_i_32_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][28]_i_33_n_0\,
      O => \zone_count_color2[1][28]_i_10_n_0\
    );
\zone_count_color2[1][28]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(26),
      I1 => \zone_count_color2_reg[74]_73\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(26),
      O => \zone_count_color2[1][28]_i_100_n_0\
    );
\zone_count_color2[1][28]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(26),
      I1 => \zone_count_color2_reg[78]_77\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(26),
      O => \zone_count_color2[1][28]_i_101_n_0\
    );
\zone_count_color2[1][28]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(26),
      I1 => \zone_count_color2_reg[58]_57\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(26),
      O => \zone_count_color2[1][28]_i_102_n_0\
    );
\zone_count_color2[1][28]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(26),
      I1 => \zone_count_color2_reg[62]_61\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(26),
      O => \zone_count_color2[1][28]_i_103_n_0\
    );
\zone_count_color2[1][28]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(26),
      I1 => \zone_count_color2_reg[50]_49\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(26),
      O => \zone_count_color2[1][28]_i_104_n_0\
    );
\zone_count_color2[1][28]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(26),
      I1 => \zone_count_color2_reg[54]_53\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(26),
      O => \zone_count_color2[1][28]_i_105_n_0\
    );
\zone_count_color2[1][28]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(26),
      I1 => \zone_count_color2_reg[42]_41\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(26),
      O => \zone_count_color2[1][28]_i_106_n_0\
    );
\zone_count_color2[1][28]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(26),
      I1 => \zone_count_color2_reg[46]_45\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(26),
      O => \zone_count_color2[1][28]_i_107_n_0\
    );
\zone_count_color2[1][28]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(26),
      I1 => \zone_count_color2_reg[34]_33\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(26),
      O => \zone_count_color2[1][28]_i_108_n_0\
    );
\zone_count_color2[1][28]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(26),
      I1 => \zone_count_color2_reg[38]_37\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(26),
      O => \zone_count_color2[1][28]_i_109_n_0\
    );
\zone_count_color2[1][28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][28]_i_34_n_0\,
      I1 => \zone_count_color2_reg[1][28]_i_35_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][28]_i_36_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][28]_i_37_n_0\,
      O => \zone_count_color2[1][28]_i_11_n_0\
    );
\zone_count_color2[1][28]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(26),
      I1 => \zone_count_color2_reg[26]_25\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(26),
      O => \zone_count_color2[1][28]_i_110_n_0\
    );
\zone_count_color2[1][28]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(26),
      I1 => \zone_count_color2_reg[30]_29\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(26),
      O => \zone_count_color2[1][28]_i_111_n_0\
    );
\zone_count_color2[1][28]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(26),
      I1 => \zone_count_color2_reg[18]_17\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(26),
      O => \zone_count_color2[1][28]_i_112_n_0\
    );
\zone_count_color2[1][28]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(26),
      I1 => \zone_count_color2_reg[22]_21\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(26),
      O => \zone_count_color2[1][28]_i_113_n_0\
    );
\zone_count_color2[1][28]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(26),
      I1 => \zone_count_color2_reg[10]_9\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(26),
      O => \zone_count_color2[1][28]_i_114_n_0\
    );
\zone_count_color2[1][28]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(26),
      I1 => \zone_count_color2_reg[14]_13\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(26),
      O => \zone_count_color2[1][28]_i_115_n_0\
    );
\zone_count_color2[1][28]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(26),
      I1 => \zone_count_color2_reg[2]_1\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(26),
      O => \zone_count_color2[1][28]_i_116_n_0\
    );
\zone_count_color2[1][28]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(26),
      I1 => \zone_count_color2_reg[6]_5\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(26),
      O => \zone_count_color2[1][28]_i_117_n_0\
    );
\zone_count_color2[1][28]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(25),
      I1 => \zone_count_color2_reg[66]_65\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(25),
      O => \zone_count_color2[1][28]_i_118_n_0\
    );
\zone_count_color2[1][28]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(25),
      I1 => \zone_count_color2_reg[70]_69\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(25),
      O => \zone_count_color2[1][28]_i_119_n_0\
    );
\zone_count_color2[1][28]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(25),
      I1 => \zone_count_color2_reg[74]_73\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(25),
      O => \zone_count_color2[1][28]_i_120_n_0\
    );
\zone_count_color2[1][28]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(25),
      I1 => \zone_count_color2_reg[78]_77\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(25),
      O => \zone_count_color2[1][28]_i_121_n_0\
    );
\zone_count_color2[1][28]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(25),
      I1 => \zone_count_color2_reg[58]_57\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(25),
      O => \zone_count_color2[1][28]_i_122_n_0\
    );
\zone_count_color2[1][28]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(25),
      I1 => \zone_count_color2_reg[62]_61\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(25),
      O => \zone_count_color2[1][28]_i_123_n_0\
    );
\zone_count_color2[1][28]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(25),
      I1 => \zone_count_color2_reg[50]_49\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(25),
      O => \zone_count_color2[1][28]_i_124_n_0\
    );
\zone_count_color2[1][28]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(25),
      I1 => \zone_count_color2_reg[54]_53\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(25),
      O => \zone_count_color2[1][28]_i_125_n_0\
    );
\zone_count_color2[1][28]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(25),
      I1 => \zone_count_color2_reg[42]_41\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(25),
      O => \zone_count_color2[1][28]_i_126_n_0\
    );
\zone_count_color2[1][28]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(25),
      I1 => \zone_count_color2_reg[46]_45\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(25),
      O => \zone_count_color2[1][28]_i_127_n_0\
    );
\zone_count_color2[1][28]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(25),
      I1 => \zone_count_color2_reg[34]_33\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(25),
      O => \zone_count_color2[1][28]_i_128_n_0\
    );
\zone_count_color2[1][28]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(25),
      I1 => \zone_count_color2_reg[38]_37\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(25),
      O => \zone_count_color2[1][28]_i_129_n_0\
    );
\zone_count_color2[1][28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][28]_i_40_n_0\,
      I1 => \zone_count_color2_reg[1][28]_i_41_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][28]_i_42_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][28]_i_43_n_0\,
      O => \zone_count_color2[1][28]_i_13_n_0\
    );
\zone_count_color2[1][28]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(25),
      I1 => \zone_count_color2_reg[26]_25\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(25),
      O => \zone_count_color2[1][28]_i_130_n_0\
    );
\zone_count_color2[1][28]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(25),
      I1 => \zone_count_color2_reg[30]_29\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(25),
      O => \zone_count_color2[1][28]_i_131_n_0\
    );
\zone_count_color2[1][28]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(25),
      I1 => \zone_count_color2_reg[18]_17\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(25),
      O => \zone_count_color2[1][28]_i_132_n_0\
    );
\zone_count_color2[1][28]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(25),
      I1 => \zone_count_color2_reg[22]_21\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(25),
      O => \zone_count_color2[1][28]_i_133_n_0\
    );
\zone_count_color2[1][28]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(25),
      I1 => \zone_count_color2_reg[10]_9\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(25),
      O => \zone_count_color2[1][28]_i_134_n_0\
    );
\zone_count_color2[1][28]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(25),
      I1 => \zone_count_color2_reg[14]_13\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(25),
      O => \zone_count_color2[1][28]_i_135_n_0\
    );
\zone_count_color2[1][28]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(25),
      I1 => \zone_count_color2_reg[2]_1\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(25),
      O => \zone_count_color2[1][28]_i_136_n_0\
    );
\zone_count_color2[1][28]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(25),
      I1 => \zone_count_color2_reg[6]_5\(25),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(25),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(25),
      O => \zone_count_color2[1][28]_i_137_n_0\
    );
\zone_count_color2[1][28]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][28]_i_44_n_0\,
      I1 => \zone_count_color2_reg[1][28]_i_45_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][28]_i_46_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][28]_i_47_n_0\,
      O => \zone_count_color2[1][28]_i_14_n_0\
    );
\zone_count_color2[1][28]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][28]_i_50_n_0\,
      I1 => \zone_count_color2_reg[1][28]_i_51_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][28]_i_52_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][28]_i_53_n_0\,
      O => \zone_count_color2[1][28]_i_16_n_0\
    );
\zone_count_color2[1][28]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][28]_i_54_n_0\,
      I1 => \zone_count_color2_reg[1][28]_i_55_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][28]_i_56_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][28]_i_57_n_0\,
      O => \zone_count_color2[1][28]_i_17_n_0\
    );
\zone_count_color2[1][28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][28]_i_6_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][28]_i_7_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][28]_i_8_n_0\,
      O => zone_count_color2(28)
    );
\zone_count_color2[1][28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][28]_i_9_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][28]_i_10_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][28]_i_11_n_0\,
      O => zone_count_color2(27)
    );
\zone_count_color2[1][28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][28]_i_12_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][28]_i_13_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][28]_i_14_n_0\,
      O => zone_count_color2(26)
    );
\zone_count_color2[1][28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][28]_i_15_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][28]_i_16_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][28]_i_17_n_0\,
      O => zone_count_color2(25)
    );
\zone_count_color2[1][28]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(28),
      I1 => \zone_count_color2_reg[66]_65\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(28),
      O => \zone_count_color2[1][28]_i_58_n_0\
    );
\zone_count_color2[1][28]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(28),
      I1 => \zone_count_color2_reg[70]_69\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(28),
      O => \zone_count_color2[1][28]_i_59_n_0\
    );
\zone_count_color2[1][28]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(28),
      I1 => \zone_count_color2_reg[74]_73\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(28),
      O => \zone_count_color2[1][28]_i_60_n_0\
    );
\zone_count_color2[1][28]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(28),
      I1 => \zone_count_color2_reg[78]_77\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(28),
      O => \zone_count_color2[1][28]_i_61_n_0\
    );
\zone_count_color2[1][28]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(28),
      I1 => \zone_count_color2_reg[58]_57\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(28),
      O => \zone_count_color2[1][28]_i_62_n_0\
    );
\zone_count_color2[1][28]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(28),
      I1 => \zone_count_color2_reg[62]_61\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(28),
      O => \zone_count_color2[1][28]_i_63_n_0\
    );
\zone_count_color2[1][28]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(28),
      I1 => \zone_count_color2_reg[50]_49\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(28),
      O => \zone_count_color2[1][28]_i_64_n_0\
    );
\zone_count_color2[1][28]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(28),
      I1 => \zone_count_color2_reg[54]_53\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(28),
      O => \zone_count_color2[1][28]_i_65_n_0\
    );
\zone_count_color2[1][28]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(28),
      I1 => \zone_count_color2_reg[42]_41\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(28),
      O => \zone_count_color2[1][28]_i_66_n_0\
    );
\zone_count_color2[1][28]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(28),
      I1 => \zone_count_color2_reg[46]_45\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(28),
      O => \zone_count_color2[1][28]_i_67_n_0\
    );
\zone_count_color2[1][28]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(28),
      I1 => \zone_count_color2_reg[34]_33\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(28),
      O => \zone_count_color2[1][28]_i_68_n_0\
    );
\zone_count_color2[1][28]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(28),
      I1 => \zone_count_color2_reg[38]_37\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(28),
      O => \zone_count_color2[1][28]_i_69_n_0\
    );
\zone_count_color2[1][28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][28]_i_20_n_0\,
      I1 => \zone_count_color2_reg[1][28]_i_21_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][28]_i_22_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][28]_i_23_n_0\,
      O => \zone_count_color2[1][28]_i_7_n_0\
    );
\zone_count_color2[1][28]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(28),
      I1 => \zone_count_color2_reg[26]_25\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(28),
      O => \zone_count_color2[1][28]_i_70_n_0\
    );
\zone_count_color2[1][28]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(28),
      I1 => \zone_count_color2_reg[30]_29\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(28),
      O => \zone_count_color2[1][28]_i_71_n_0\
    );
\zone_count_color2[1][28]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(28),
      I1 => \zone_count_color2_reg[18]_17\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(28),
      O => \zone_count_color2[1][28]_i_72_n_0\
    );
\zone_count_color2[1][28]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(28),
      I1 => \zone_count_color2_reg[22]_21\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(28),
      O => \zone_count_color2[1][28]_i_73_n_0\
    );
\zone_count_color2[1][28]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(28),
      I1 => \zone_count_color2_reg[10]_9\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(28),
      O => \zone_count_color2[1][28]_i_74_n_0\
    );
\zone_count_color2[1][28]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(28),
      I1 => \zone_count_color2_reg[14]_13\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(28),
      O => \zone_count_color2[1][28]_i_75_n_0\
    );
\zone_count_color2[1][28]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(28),
      I1 => \zone_count_color2_reg[2]_1\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(28),
      O => \zone_count_color2[1][28]_i_76_n_0\
    );
\zone_count_color2[1][28]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(28),
      I1 => \zone_count_color2_reg[6]_5\(28),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(28),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(28),
      O => \zone_count_color2[1][28]_i_77_n_0\
    );
\zone_count_color2[1][28]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(27),
      I1 => \zone_count_color2_reg[66]_65\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(27),
      O => \zone_count_color2[1][28]_i_78_n_0\
    );
\zone_count_color2[1][28]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(27),
      I1 => \zone_count_color2_reg[70]_69\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(27),
      O => \zone_count_color2[1][28]_i_79_n_0\
    );
\zone_count_color2[1][28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][28]_i_24_n_0\,
      I1 => \zone_count_color2_reg[1][28]_i_25_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][28]_i_26_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][28]_i_27_n_0\,
      O => \zone_count_color2[1][28]_i_8_n_0\
    );
\zone_count_color2[1][28]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(27),
      I1 => \zone_count_color2_reg[74]_73\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(27),
      O => \zone_count_color2[1][28]_i_80_n_0\
    );
\zone_count_color2[1][28]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(27),
      I1 => \zone_count_color2_reg[78]_77\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(27),
      O => \zone_count_color2[1][28]_i_81_n_0\
    );
\zone_count_color2[1][28]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(27),
      I1 => \zone_count_color2_reg[58]_57\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(27),
      O => \zone_count_color2[1][28]_i_82_n_0\
    );
\zone_count_color2[1][28]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(27),
      I1 => \zone_count_color2_reg[62]_61\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(27),
      O => \zone_count_color2[1][28]_i_83_n_0\
    );
\zone_count_color2[1][28]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(27),
      I1 => \zone_count_color2_reg[50]_49\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(27),
      O => \zone_count_color2[1][28]_i_84_n_0\
    );
\zone_count_color2[1][28]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(27),
      I1 => \zone_count_color2_reg[54]_53\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(27),
      O => \zone_count_color2[1][28]_i_85_n_0\
    );
\zone_count_color2[1][28]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(27),
      I1 => \zone_count_color2_reg[42]_41\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(27),
      O => \zone_count_color2[1][28]_i_86_n_0\
    );
\zone_count_color2[1][28]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(27),
      I1 => \zone_count_color2_reg[46]_45\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(27),
      O => \zone_count_color2[1][28]_i_87_n_0\
    );
\zone_count_color2[1][28]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(27),
      I1 => \zone_count_color2_reg[34]_33\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(27),
      O => \zone_count_color2[1][28]_i_88_n_0\
    );
\zone_count_color2[1][28]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(27),
      I1 => \zone_count_color2_reg[38]_37\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(27),
      O => \zone_count_color2[1][28]_i_89_n_0\
    );
\zone_count_color2[1][28]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(27),
      I1 => \zone_count_color2_reg[26]_25\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(27),
      O => \zone_count_color2[1][28]_i_90_n_0\
    );
\zone_count_color2[1][28]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(27),
      I1 => \zone_count_color2_reg[30]_29\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(27),
      O => \zone_count_color2[1][28]_i_91_n_0\
    );
\zone_count_color2[1][28]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(27),
      I1 => \zone_count_color2_reg[18]_17\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(27),
      O => \zone_count_color2[1][28]_i_92_n_0\
    );
\zone_count_color2[1][28]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(27),
      I1 => \zone_count_color2_reg[22]_21\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(27),
      O => \zone_count_color2[1][28]_i_93_n_0\
    );
\zone_count_color2[1][28]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(27),
      I1 => \zone_count_color2_reg[10]_9\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(27),
      O => \zone_count_color2[1][28]_i_94_n_0\
    );
\zone_count_color2[1][28]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(27),
      I1 => \zone_count_color2_reg[14]_13\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(27),
      O => \zone_count_color2[1][28]_i_95_n_0\
    );
\zone_count_color2[1][28]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(27),
      I1 => \zone_count_color2_reg[2]_1\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(27),
      O => \zone_count_color2[1][28]_i_96_n_0\
    );
\zone_count_color2[1][28]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(27),
      I1 => \zone_count_color2_reg[6]_5\(27),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(27),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(27),
      O => \zone_count_color2[1][28]_i_97_n_0\
    );
\zone_count_color2[1][28]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(26),
      I1 => \zone_count_color2_reg[66]_65\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(26),
      O => \zone_count_color2[1][28]_i_98_n_0\
    );
\zone_count_color2[1][28]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(26),
      I1 => \zone_count_color2_reg[70]_69\(26),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(26),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(26),
      O => \zone_count_color2[1][28]_i_99_n_0\
    );
\zone_count_color2[1][31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][31]_i_27_n_0\,
      I1 => \zone_count_color2_reg[1][31]_i_28_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][31]_i_29_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][31]_i_30_n_0\,
      O => \zone_count_color2[1][31]_i_10_n_0\
    );
\zone_count_color2[1][31]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(29),
      I1 => \zone_count_color2_reg[22]_21\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(29),
      O => \zone_count_color2[1][31]_i_100_n_0\
    );
\zone_count_color2[1][31]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(29),
      I1 => \zone_count_color2_reg[10]_9\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(29),
      O => \zone_count_color2[1][31]_i_101_n_0\
    );
\zone_count_color2[1][31]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(29),
      I1 => \zone_count_color2_reg[14]_13\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(29),
      O => \zone_count_color2[1][31]_i_102_n_0\
    );
\zone_count_color2[1][31]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(29),
      I1 => \zone_count_color2_reg[2]_1\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(29),
      O => \zone_count_color2[1][31]_i_103_n_0\
    );
\zone_count_color2[1][31]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(29),
      I1 => \zone_count_color2_reg[6]_5\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(29),
      O => \zone_count_color2[1][31]_i_104_n_0\
    );
\zone_count_color2[1][31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][31]_i_31_n_0\,
      I1 => \zone_count_color2_reg[1][31]_i_32_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][31]_i_33_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][31]_i_34_n_0\,
      O => \zone_count_color2[1][31]_i_11_n_0\
    );
\zone_count_color2[1][31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][31]_i_37_n_0\,
      I1 => \zone_count_color2_reg[1][31]_i_38_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][31]_i_39_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][31]_i_40_n_0\,
      O => \zone_count_color2[1][31]_i_13_n_0\
    );
\zone_count_color2[1][31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][31]_i_41_n_0\,
      I1 => \zone_count_color2_reg[1][31]_i_42_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][31]_i_43_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][31]_i_44_n_0\,
      O => \zone_count_color2[1][31]_i_14_n_0\
    );
\zone_count_color2[1][31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][31]_i_6_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][31]_i_7_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][31]_i_8_n_0\,
      O => zone_count_color2(31)
    );
\zone_count_color2[1][31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][31]_i_9_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][31]_i_10_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][31]_i_11_n_0\,
      O => zone_count_color2(30)
    );
\zone_count_color2[1][31]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(31),
      I1 => \zone_count_color2_reg[66]_65\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(31),
      O => \zone_count_color2[1][31]_i_45_n_0\
    );
\zone_count_color2[1][31]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(31),
      I1 => \zone_count_color2_reg[70]_69\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(31),
      O => \zone_count_color2[1][31]_i_46_n_0\
    );
\zone_count_color2[1][31]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(31),
      I1 => \zone_count_color2_reg[74]_73\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(31),
      O => \zone_count_color2[1][31]_i_47_n_0\
    );
\zone_count_color2[1][31]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(31),
      I1 => \zone_count_color2_reg[78]_77\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(31),
      O => \zone_count_color2[1][31]_i_48_n_0\
    );
\zone_count_color2[1][31]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(31),
      I1 => \zone_count_color2_reg[58]_57\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(31),
      O => \zone_count_color2[1][31]_i_49_n_0\
    );
\zone_count_color2[1][31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][31]_i_12_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][31]_i_13_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][31]_i_14_n_0\,
      O => zone_count_color2(29)
    );
\zone_count_color2[1][31]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(31),
      I1 => \zone_count_color2_reg[62]_61\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(31),
      O => \zone_count_color2[1][31]_i_50_n_0\
    );
\zone_count_color2[1][31]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(31),
      I1 => \zone_count_color2_reg[50]_49\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(31),
      O => \zone_count_color2[1][31]_i_51_n_0\
    );
\zone_count_color2[1][31]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(31),
      I1 => \zone_count_color2_reg[54]_53\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(31),
      O => \zone_count_color2[1][31]_i_52_n_0\
    );
\zone_count_color2[1][31]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(31),
      I1 => \zone_count_color2_reg[42]_41\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(31),
      O => \zone_count_color2[1][31]_i_53_n_0\
    );
\zone_count_color2[1][31]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(31),
      I1 => \zone_count_color2_reg[46]_45\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(31),
      O => \zone_count_color2[1][31]_i_54_n_0\
    );
\zone_count_color2[1][31]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(31),
      I1 => \zone_count_color2_reg[34]_33\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(31),
      O => \zone_count_color2[1][31]_i_55_n_0\
    );
\zone_count_color2[1][31]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(31),
      I1 => \zone_count_color2_reg[38]_37\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(31),
      O => \zone_count_color2[1][31]_i_56_n_0\
    );
\zone_count_color2[1][31]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(31),
      I1 => \zone_count_color2_reg[26]_25\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(31),
      O => \zone_count_color2[1][31]_i_57_n_0\
    );
\zone_count_color2[1][31]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(31),
      I1 => \zone_count_color2_reg[30]_29\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(31),
      O => \zone_count_color2[1][31]_i_58_n_0\
    );
\zone_count_color2[1][31]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(31),
      I1 => \zone_count_color2_reg[18]_17\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(31),
      O => \zone_count_color2[1][31]_i_59_n_0\
    );
\zone_count_color2[1][31]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(31),
      I1 => \zone_count_color2_reg[22]_21\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(31),
      O => \zone_count_color2[1][31]_i_60_n_0\
    );
\zone_count_color2[1][31]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(31),
      I1 => \zone_count_color2_reg[10]_9\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(31),
      O => \zone_count_color2[1][31]_i_61_n_0\
    );
\zone_count_color2[1][31]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(31),
      I1 => \zone_count_color2_reg[14]_13\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(31),
      O => \zone_count_color2[1][31]_i_62_n_0\
    );
\zone_count_color2[1][31]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(31),
      I1 => \zone_count_color2_reg[2]_1\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(31),
      O => \zone_count_color2[1][31]_i_63_n_0\
    );
\zone_count_color2[1][31]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(31),
      I1 => \zone_count_color2_reg[6]_5\(31),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(31),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(31),
      O => \zone_count_color2[1][31]_i_64_n_0\
    );
\zone_count_color2[1][31]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(30),
      I1 => \zone_count_color2_reg[66]_65\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(30),
      O => \zone_count_color2[1][31]_i_65_n_0\
    );
\zone_count_color2[1][31]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(30),
      I1 => \zone_count_color2_reg[70]_69\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(30),
      O => \zone_count_color2[1][31]_i_66_n_0\
    );
\zone_count_color2[1][31]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(30),
      I1 => \zone_count_color2_reg[74]_73\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(30),
      O => \zone_count_color2[1][31]_i_67_n_0\
    );
\zone_count_color2[1][31]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(30),
      I1 => \zone_count_color2_reg[78]_77\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(30),
      O => \zone_count_color2[1][31]_i_68_n_0\
    );
\zone_count_color2[1][31]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(30),
      I1 => \zone_count_color2_reg[58]_57\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(30),
      O => \zone_count_color2[1][31]_i_69_n_0\
    );
\zone_count_color2[1][31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][31]_i_17_n_0\,
      I1 => \zone_count_color2_reg[1][31]_i_18_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][31]_i_19_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][31]_i_20_n_0\,
      O => \zone_count_color2[1][31]_i_7_n_0\
    );
\zone_count_color2[1][31]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(30),
      I1 => \zone_count_color2_reg[62]_61\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(30),
      O => \zone_count_color2[1][31]_i_70_n_0\
    );
\zone_count_color2[1][31]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(30),
      I1 => \zone_count_color2_reg[50]_49\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(30),
      O => \zone_count_color2[1][31]_i_71_n_0\
    );
\zone_count_color2[1][31]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(30),
      I1 => \zone_count_color2_reg[54]_53\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(30),
      O => \zone_count_color2[1][31]_i_72_n_0\
    );
\zone_count_color2[1][31]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(30),
      I1 => \zone_count_color2_reg[42]_41\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(30),
      O => \zone_count_color2[1][31]_i_73_n_0\
    );
\zone_count_color2[1][31]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(30),
      I1 => \zone_count_color2_reg[46]_45\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(30),
      O => \zone_count_color2[1][31]_i_74_n_0\
    );
\zone_count_color2[1][31]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(30),
      I1 => \zone_count_color2_reg[34]_33\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(30),
      O => \zone_count_color2[1][31]_i_75_n_0\
    );
\zone_count_color2[1][31]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(30),
      I1 => \zone_count_color2_reg[38]_37\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(30),
      O => \zone_count_color2[1][31]_i_76_n_0\
    );
\zone_count_color2[1][31]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(30),
      I1 => \zone_count_color2_reg[26]_25\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(30),
      O => \zone_count_color2[1][31]_i_77_n_0\
    );
\zone_count_color2[1][31]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(30),
      I1 => \zone_count_color2_reg[30]_29\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(30),
      O => \zone_count_color2[1][31]_i_78_n_0\
    );
\zone_count_color2[1][31]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(30),
      I1 => \zone_count_color2_reg[18]_17\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(30),
      O => \zone_count_color2[1][31]_i_79_n_0\
    );
\zone_count_color2[1][31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][31]_i_21_n_0\,
      I1 => \zone_count_color2_reg[1][31]_i_22_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][31]_i_23_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][31]_i_24_n_0\,
      O => \zone_count_color2[1][31]_i_8_n_0\
    );
\zone_count_color2[1][31]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(30),
      I1 => \zone_count_color2_reg[22]_21\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(30),
      O => \zone_count_color2[1][31]_i_80_n_0\
    );
\zone_count_color2[1][31]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(30),
      I1 => \zone_count_color2_reg[10]_9\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(30),
      O => \zone_count_color2[1][31]_i_81_n_0\
    );
\zone_count_color2[1][31]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(30),
      I1 => \zone_count_color2_reg[14]_13\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(30),
      O => \zone_count_color2[1][31]_i_82_n_0\
    );
\zone_count_color2[1][31]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(30),
      I1 => \zone_count_color2_reg[2]_1\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(30),
      O => \zone_count_color2[1][31]_i_83_n_0\
    );
\zone_count_color2[1][31]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(30),
      I1 => \zone_count_color2_reg[6]_5\(30),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(30),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(30),
      O => \zone_count_color2[1][31]_i_84_n_0\
    );
\zone_count_color2[1][31]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(29),
      I1 => \zone_count_color2_reg[66]_65\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(29),
      O => \zone_count_color2[1][31]_i_85_n_0\
    );
\zone_count_color2[1][31]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(29),
      I1 => \zone_count_color2_reg[70]_69\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(29),
      O => \zone_count_color2[1][31]_i_86_n_0\
    );
\zone_count_color2[1][31]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(29),
      I1 => \zone_count_color2_reg[74]_73\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(29),
      O => \zone_count_color2[1][31]_i_87_n_0\
    );
\zone_count_color2[1][31]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(29),
      I1 => \zone_count_color2_reg[78]_77\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(29),
      O => \zone_count_color2[1][31]_i_88_n_0\
    );
\zone_count_color2[1][31]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(29),
      I1 => \zone_count_color2_reg[58]_57\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(29),
      O => \zone_count_color2[1][31]_i_89_n_0\
    );
\zone_count_color2[1][31]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(29),
      I1 => \zone_count_color2_reg[62]_61\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(29),
      O => \zone_count_color2[1][31]_i_90_n_0\
    );
\zone_count_color2[1][31]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(29),
      I1 => \zone_count_color2_reg[50]_49\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(29),
      O => \zone_count_color2[1][31]_i_91_n_0\
    );
\zone_count_color2[1][31]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(29),
      I1 => \zone_count_color2_reg[54]_53\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(29),
      O => \zone_count_color2[1][31]_i_92_n_0\
    );
\zone_count_color2[1][31]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(29),
      I1 => \zone_count_color2_reg[42]_41\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(29),
      O => \zone_count_color2[1][31]_i_93_n_0\
    );
\zone_count_color2[1][31]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(29),
      I1 => \zone_count_color2_reg[46]_45\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(29),
      O => \zone_count_color2[1][31]_i_94_n_0\
    );
\zone_count_color2[1][31]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(29),
      I1 => \zone_count_color2_reg[34]_33\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(29),
      O => \zone_count_color2[1][31]_i_95_n_0\
    );
\zone_count_color2[1][31]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(29),
      I1 => \zone_count_color2_reg[38]_37\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(29),
      O => \zone_count_color2[1][31]_i_96_n_0\
    );
\zone_count_color2[1][31]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(29),
      I1 => \zone_count_color2_reg[26]_25\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(29),
      O => \zone_count_color2[1][31]_i_97_n_0\
    );
\zone_count_color2[1][31]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(29),
      I1 => \zone_count_color2_reg[30]_29\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(29),
      O => \zone_count_color2[1][31]_i_98_n_0\
    );
\zone_count_color2[1][31]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(29),
      I1 => \zone_count_color2_reg[18]_17\(29),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(29),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(29),
      O => \zone_count_color2[1][31]_i_99_n_0\
    );
\zone_count_color2[1][4]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(2),
      I1 => \zone_count_color2_reg[70]_69\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(2),
      O => \zone_count_color2[1][4]_i_100_n_0\
    );
\zone_count_color2[1][4]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(2),
      I1 => \zone_count_color2_reg[74]_73\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(2),
      O => \zone_count_color2[1][4]_i_101_n_0\
    );
\zone_count_color2[1][4]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(2),
      I1 => \zone_count_color2_reg[78]_77\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(2),
      O => \zone_count_color2[1][4]_i_102_n_0\
    );
\zone_count_color2[1][4]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(2),
      I1 => \zone_count_color2_reg[58]_57\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(2),
      O => \zone_count_color2[1][4]_i_103_n_0\
    );
\zone_count_color2[1][4]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(2),
      I1 => \zone_count_color2_reg[62]_61\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(2),
      O => \zone_count_color2[1][4]_i_104_n_0\
    );
\zone_count_color2[1][4]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(2),
      I1 => \zone_count_color2_reg[50]_49\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(2),
      O => \zone_count_color2[1][4]_i_105_n_0\
    );
\zone_count_color2[1][4]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(2),
      I1 => \zone_count_color2_reg[54]_53\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(2),
      O => \zone_count_color2[1][4]_i_106_n_0\
    );
\zone_count_color2[1][4]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(2),
      I1 => \zone_count_color2_reg[42]_41\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(2),
      O => \zone_count_color2[1][4]_i_107_n_0\
    );
\zone_count_color2[1][4]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(2),
      I1 => \zone_count_color2_reg[46]_45\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(2),
      O => \zone_count_color2[1][4]_i_108_n_0\
    );
\zone_count_color2[1][4]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(2),
      I1 => \zone_count_color2_reg[34]_33\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(2),
      O => \zone_count_color2[1][4]_i_109_n_0\
    );
\zone_count_color2[1][4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][4]_i_31_n_0\,
      I1 => \zone_count_color2_reg[1][4]_i_32_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][4]_i_33_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][4]_i_34_n_0\,
      O => \zone_count_color2[1][4]_i_11_n_0\
    );
\zone_count_color2[1][4]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(2),
      I1 => \zone_count_color2_reg[38]_37\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(2),
      O => \zone_count_color2[1][4]_i_110_n_0\
    );
\zone_count_color2[1][4]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(2),
      I1 => \zone_count_color2_reg[26]_25\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(2),
      O => \zone_count_color2[1][4]_i_111_n_0\
    );
\zone_count_color2[1][4]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(2),
      I1 => \zone_count_color2_reg[30]_29\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(2),
      O => \zone_count_color2[1][4]_i_112_n_0\
    );
\zone_count_color2[1][4]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(2),
      I1 => \zone_count_color2_reg[18]_17\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(2),
      O => \zone_count_color2[1][4]_i_113_n_0\
    );
\zone_count_color2[1][4]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(2),
      I1 => \zone_count_color2_reg[22]_21\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(2),
      O => \zone_count_color2[1][4]_i_114_n_0\
    );
\zone_count_color2[1][4]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(2),
      I1 => \zone_count_color2_reg[10]_9\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(2),
      O => \zone_count_color2[1][4]_i_115_n_0\
    );
\zone_count_color2[1][4]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(2),
      I1 => \zone_count_color2_reg[14]_13\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(2),
      O => \zone_count_color2[1][4]_i_116_n_0\
    );
\zone_count_color2[1][4]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(2),
      I1 => \zone_count_color2_reg[2]_1\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(2),
      O => \zone_count_color2[1][4]_i_117_n_0\
    );
\zone_count_color2[1][4]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(2),
      I1 => \zone_count_color2_reg[6]_5\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(2),
      O => \zone_count_color2[1][4]_i_118_n_0\
    );
\zone_count_color2[1][4]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(1),
      I1 => \zone_count_color2_reg[66]_65\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(1),
      O => \zone_count_color2[1][4]_i_119_n_0\
    );
\zone_count_color2[1][4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][4]_i_35_n_0\,
      I1 => \zone_count_color2_reg[1][4]_i_36_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][4]_i_37_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][4]_i_38_n_0\,
      O => \zone_count_color2[1][4]_i_12_n_0\
    );
\zone_count_color2[1][4]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(1),
      I1 => \zone_count_color2_reg[70]_69\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(1),
      O => \zone_count_color2[1][4]_i_120_n_0\
    );
\zone_count_color2[1][4]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(1),
      I1 => \zone_count_color2_reg[74]_73\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(1),
      O => \zone_count_color2[1][4]_i_121_n_0\
    );
\zone_count_color2[1][4]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(1),
      I1 => \zone_count_color2_reg[78]_77\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(1),
      O => \zone_count_color2[1][4]_i_122_n_0\
    );
\zone_count_color2[1][4]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(1),
      I1 => \zone_count_color2_reg[58]_57\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(1),
      O => \zone_count_color2[1][4]_i_123_n_0\
    );
\zone_count_color2[1][4]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(1),
      I1 => \zone_count_color2_reg[62]_61\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(1),
      O => \zone_count_color2[1][4]_i_124_n_0\
    );
\zone_count_color2[1][4]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(1),
      I1 => \zone_count_color2_reg[50]_49\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(1),
      O => \zone_count_color2[1][4]_i_125_n_0\
    );
\zone_count_color2[1][4]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(1),
      I1 => \zone_count_color2_reg[54]_53\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(1),
      O => \zone_count_color2[1][4]_i_126_n_0\
    );
\zone_count_color2[1][4]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(1),
      I1 => \zone_count_color2_reg[42]_41\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(1),
      O => \zone_count_color2[1][4]_i_127_n_0\
    );
\zone_count_color2[1][4]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(1),
      I1 => \zone_count_color2_reg[46]_45\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(1),
      O => \zone_count_color2[1][4]_i_128_n_0\
    );
\zone_count_color2[1][4]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(1),
      I1 => \zone_count_color2_reg[34]_33\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(1),
      O => \zone_count_color2[1][4]_i_129_n_0\
    );
\zone_count_color2[1][4]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(1),
      I1 => \zone_count_color2_reg[38]_37\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(1),
      O => \zone_count_color2[1][4]_i_130_n_0\
    );
\zone_count_color2[1][4]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(1),
      I1 => \zone_count_color2_reg[26]_25\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(1),
      O => \zone_count_color2[1][4]_i_131_n_0\
    );
\zone_count_color2[1][4]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(1),
      I1 => \zone_count_color2_reg[30]_29\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(1),
      O => \zone_count_color2[1][4]_i_132_n_0\
    );
\zone_count_color2[1][4]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(1),
      I1 => \zone_count_color2_reg[18]_17\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(1),
      O => \zone_count_color2[1][4]_i_133_n_0\
    );
\zone_count_color2[1][4]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(1),
      I1 => \zone_count_color2_reg[22]_21\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(1),
      O => \zone_count_color2[1][4]_i_134_n_0\
    );
\zone_count_color2[1][4]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(1),
      I1 => \zone_count_color2_reg[10]_9\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(1),
      O => \zone_count_color2[1][4]_i_135_n_0\
    );
\zone_count_color2[1][4]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(1),
      I1 => \zone_count_color2_reg[14]_13\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(1),
      O => \zone_count_color2[1][4]_i_136_n_0\
    );
\zone_count_color2[1][4]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(1),
      I1 => \zone_count_color2_reg[2]_1\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(1),
      O => \zone_count_color2[1][4]_i_137_n_0\
    );
\zone_count_color2[1][4]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(1),
      I1 => \zone_count_color2_reg[6]_5\(1),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(1),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(1),
      O => \zone_count_color2[1][4]_i_138_n_0\
    );
\zone_count_color2[1][4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][4]_i_41_n_0\,
      I1 => \zone_count_color2_reg[1][4]_i_42_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][4]_i_43_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][4]_i_44_n_0\,
      O => \zone_count_color2[1][4]_i_14_n_0\
    );
\zone_count_color2[1][4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][4]_i_45_n_0\,
      I1 => \zone_count_color2_reg[1][4]_i_46_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][4]_i_47_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][4]_i_48_n_0\,
      O => \zone_count_color2[1][4]_i_15_n_0\
    );
\zone_count_color2[1][4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][4]_i_51_n_0\,
      I1 => \zone_count_color2_reg[1][4]_i_52_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][4]_i_53_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][4]_i_54_n_0\,
      O => \zone_count_color2[1][4]_i_17_n_0\
    );
\zone_count_color2[1][4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][4]_i_55_n_0\,
      I1 => \zone_count_color2_reg[1][4]_i_56_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][4]_i_57_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][4]_i_58_n_0\,
      O => \zone_count_color2[1][4]_i_18_n_0\
    );
\zone_count_color2[1][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \zone_count_color2_reg[1][0]_i_4_n_0\,
      I1 => zone_id(2),
      I2 => \zone_count_color2_reg[1][0]_i_3_n_0\,
      I3 => zone_id(5),
      I4 => \zone_count_color2_reg[1][0]_i_2_n_0\,
      O => zone_count_color2(0)
    );
\zone_count_color2[1][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][4]_i_7_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][4]_i_8_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][4]_i_9_n_0\,
      O => zone_count_color2(4)
    );
\zone_count_color2[1][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][4]_i_10_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][4]_i_11_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][4]_i_12_n_0\,
      O => zone_count_color2(3)
    );
\zone_count_color2[1][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][4]_i_13_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][4]_i_14_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][4]_i_15_n_0\,
      O => zone_count_color2(2)
    );
\zone_count_color2[1][4]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(4),
      I1 => \zone_count_color2_reg[66]_65\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(4),
      O => \zone_count_color2[1][4]_i_59_n_0\
    );
\zone_count_color2[1][4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][4]_i_16_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][4]_i_17_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][4]_i_18_n_0\,
      O => zone_count_color2(1)
    );
\zone_count_color2[1][4]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(4),
      I1 => \zone_count_color2_reg[70]_69\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(4),
      O => \zone_count_color2[1][4]_i_60_n_0\
    );
\zone_count_color2[1][4]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(4),
      I1 => \zone_count_color2_reg[74]_73\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(4),
      O => \zone_count_color2[1][4]_i_61_n_0\
    );
\zone_count_color2[1][4]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(4),
      I1 => \zone_count_color2_reg[78]_77\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(4),
      O => \zone_count_color2[1][4]_i_62_n_0\
    );
\zone_count_color2[1][4]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(4),
      I1 => \zone_count_color2_reg[58]_57\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(4),
      O => \zone_count_color2[1][4]_i_63_n_0\
    );
\zone_count_color2[1][4]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(4),
      I1 => \zone_count_color2_reg[62]_61\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(4),
      O => \zone_count_color2[1][4]_i_64_n_0\
    );
\zone_count_color2[1][4]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(4),
      I1 => \zone_count_color2_reg[50]_49\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(4),
      O => \zone_count_color2[1][4]_i_65_n_0\
    );
\zone_count_color2[1][4]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(4),
      I1 => \zone_count_color2_reg[54]_53\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(4),
      O => \zone_count_color2[1][4]_i_66_n_0\
    );
\zone_count_color2[1][4]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(4),
      I1 => \zone_count_color2_reg[42]_41\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(4),
      O => \zone_count_color2[1][4]_i_67_n_0\
    );
\zone_count_color2[1][4]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(4),
      I1 => \zone_count_color2_reg[46]_45\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(4),
      O => \zone_count_color2[1][4]_i_68_n_0\
    );
\zone_count_color2[1][4]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(4),
      I1 => \zone_count_color2_reg[34]_33\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(4),
      O => \zone_count_color2[1][4]_i_69_n_0\
    );
\zone_count_color2[1][4]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(4),
      I1 => \zone_count_color2_reg[38]_37\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(4),
      O => \zone_count_color2[1][4]_i_70_n_0\
    );
\zone_count_color2[1][4]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(4),
      I1 => \zone_count_color2_reg[26]_25\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(4),
      O => \zone_count_color2[1][4]_i_71_n_0\
    );
\zone_count_color2[1][4]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(4),
      I1 => \zone_count_color2_reg[30]_29\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(4),
      O => \zone_count_color2[1][4]_i_72_n_0\
    );
\zone_count_color2[1][4]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(4),
      I1 => \zone_count_color2_reg[18]_17\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(4),
      O => \zone_count_color2[1][4]_i_73_n_0\
    );
\zone_count_color2[1][4]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(4),
      I1 => \zone_count_color2_reg[22]_21\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(4),
      O => \zone_count_color2[1][4]_i_74_n_0\
    );
\zone_count_color2[1][4]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(4),
      I1 => \zone_count_color2_reg[10]_9\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(4),
      O => \zone_count_color2[1][4]_i_75_n_0\
    );
\zone_count_color2[1][4]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(4),
      I1 => \zone_count_color2_reg[14]_13\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(4),
      O => \zone_count_color2[1][4]_i_76_n_0\
    );
\zone_count_color2[1][4]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(4),
      I1 => \zone_count_color2_reg[2]_1\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(4),
      O => \zone_count_color2[1][4]_i_77_n_0\
    );
\zone_count_color2[1][4]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(4),
      I1 => \zone_count_color2_reg[6]_5\(4),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(4),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(4),
      O => \zone_count_color2[1][4]_i_78_n_0\
    );
\zone_count_color2[1][4]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(3),
      I1 => \zone_count_color2_reg[66]_65\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(3),
      O => \zone_count_color2[1][4]_i_79_n_0\
    );
\zone_count_color2[1][4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][4]_i_21_n_0\,
      I1 => \zone_count_color2_reg[1][4]_i_22_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][4]_i_23_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][4]_i_24_n_0\,
      O => \zone_count_color2[1][4]_i_8_n_0\
    );
\zone_count_color2[1][4]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(3),
      I1 => \zone_count_color2_reg[70]_69\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(3),
      O => \zone_count_color2[1][4]_i_80_n_0\
    );
\zone_count_color2[1][4]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(3),
      I1 => \zone_count_color2_reg[74]_73\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(3),
      O => \zone_count_color2[1][4]_i_81_n_0\
    );
\zone_count_color2[1][4]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(3),
      I1 => \zone_count_color2_reg[78]_77\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(3),
      O => \zone_count_color2[1][4]_i_82_n_0\
    );
\zone_count_color2[1][4]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(3),
      I1 => \zone_count_color2_reg[58]_57\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(3),
      O => \zone_count_color2[1][4]_i_83_n_0\
    );
\zone_count_color2[1][4]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(3),
      I1 => \zone_count_color2_reg[62]_61\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(3),
      O => \zone_count_color2[1][4]_i_84_n_0\
    );
\zone_count_color2[1][4]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(3),
      I1 => \zone_count_color2_reg[50]_49\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(3),
      O => \zone_count_color2[1][4]_i_85_n_0\
    );
\zone_count_color2[1][4]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(3),
      I1 => \zone_count_color2_reg[54]_53\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(3),
      O => \zone_count_color2[1][4]_i_86_n_0\
    );
\zone_count_color2[1][4]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(3),
      I1 => \zone_count_color2_reg[42]_41\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(3),
      O => \zone_count_color2[1][4]_i_87_n_0\
    );
\zone_count_color2[1][4]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(3),
      I1 => \zone_count_color2_reg[46]_45\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(3),
      O => \zone_count_color2[1][4]_i_88_n_0\
    );
\zone_count_color2[1][4]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(3),
      I1 => \zone_count_color2_reg[34]_33\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(3),
      O => \zone_count_color2[1][4]_i_89_n_0\
    );
\zone_count_color2[1][4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][4]_i_25_n_0\,
      I1 => \zone_count_color2_reg[1][4]_i_26_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][4]_i_27_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][4]_i_28_n_0\,
      O => \zone_count_color2[1][4]_i_9_n_0\
    );
\zone_count_color2[1][4]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(3),
      I1 => \zone_count_color2_reg[38]_37\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(3),
      O => \zone_count_color2[1][4]_i_90_n_0\
    );
\zone_count_color2[1][4]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(3),
      I1 => \zone_count_color2_reg[26]_25\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(3),
      O => \zone_count_color2[1][4]_i_91_n_0\
    );
\zone_count_color2[1][4]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(3),
      I1 => \zone_count_color2_reg[30]_29\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(3),
      O => \zone_count_color2[1][4]_i_92_n_0\
    );
\zone_count_color2[1][4]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(3),
      I1 => \zone_count_color2_reg[18]_17\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(3),
      O => \zone_count_color2[1][4]_i_93_n_0\
    );
\zone_count_color2[1][4]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(3),
      I1 => \zone_count_color2_reg[22]_21\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(3),
      O => \zone_count_color2[1][4]_i_94_n_0\
    );
\zone_count_color2[1][4]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(3),
      I1 => \zone_count_color2_reg[10]_9\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(3),
      O => \zone_count_color2[1][4]_i_95_n_0\
    );
\zone_count_color2[1][4]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(3),
      I1 => \zone_count_color2_reg[14]_13\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(3),
      O => \zone_count_color2[1][4]_i_96_n_0\
    );
\zone_count_color2[1][4]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(3),
      I1 => \zone_count_color2_reg[2]_1\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(3),
      O => \zone_count_color2[1][4]_i_97_n_0\
    );
\zone_count_color2[1][4]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(3),
      I1 => \zone_count_color2_reg[6]_5\(3),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(3),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(3),
      O => \zone_count_color2[1][4]_i_98_n_0\
    );
\zone_count_color2[1][4]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(2),
      I1 => \zone_count_color2_reg[66]_65\(2),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(2),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(2),
      O => \zone_count_color2[1][4]_i_99_n_0\
    );
\zone_count_color2[1][8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][8]_i_30_n_0\,
      I1 => \zone_count_color2_reg[1][8]_i_31_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][8]_i_32_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][8]_i_33_n_0\,
      O => \zone_count_color2[1][8]_i_10_n_0\
    );
\zone_count_color2[1][8]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(6),
      I1 => \zone_count_color2_reg[74]_73\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(6),
      O => \zone_count_color2[1][8]_i_100_n_0\
    );
\zone_count_color2[1][8]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(6),
      I1 => \zone_count_color2_reg[78]_77\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(6),
      O => \zone_count_color2[1][8]_i_101_n_0\
    );
\zone_count_color2[1][8]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(6),
      I1 => \zone_count_color2_reg[58]_57\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(6),
      O => \zone_count_color2[1][8]_i_102_n_0\
    );
\zone_count_color2[1][8]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(6),
      I1 => \zone_count_color2_reg[62]_61\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(6),
      O => \zone_count_color2[1][8]_i_103_n_0\
    );
\zone_count_color2[1][8]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(6),
      I1 => \zone_count_color2_reg[50]_49\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(6),
      O => \zone_count_color2[1][8]_i_104_n_0\
    );
\zone_count_color2[1][8]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(6),
      I1 => \zone_count_color2_reg[54]_53\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(6),
      O => \zone_count_color2[1][8]_i_105_n_0\
    );
\zone_count_color2[1][8]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(6),
      I1 => \zone_count_color2_reg[42]_41\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(6),
      O => \zone_count_color2[1][8]_i_106_n_0\
    );
\zone_count_color2[1][8]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(6),
      I1 => \zone_count_color2_reg[46]_45\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(6),
      O => \zone_count_color2[1][8]_i_107_n_0\
    );
\zone_count_color2[1][8]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(6),
      I1 => \zone_count_color2_reg[34]_33\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(6),
      O => \zone_count_color2[1][8]_i_108_n_0\
    );
\zone_count_color2[1][8]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(6),
      I1 => \zone_count_color2_reg[38]_37\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(6),
      O => \zone_count_color2[1][8]_i_109_n_0\
    );
\zone_count_color2[1][8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][8]_i_34_n_0\,
      I1 => \zone_count_color2_reg[1][8]_i_35_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][8]_i_36_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][8]_i_37_n_0\,
      O => \zone_count_color2[1][8]_i_11_n_0\
    );
\zone_count_color2[1][8]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(6),
      I1 => \zone_count_color2_reg[26]_25\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(6),
      O => \zone_count_color2[1][8]_i_110_n_0\
    );
\zone_count_color2[1][8]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(6),
      I1 => \zone_count_color2_reg[30]_29\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(6),
      O => \zone_count_color2[1][8]_i_111_n_0\
    );
\zone_count_color2[1][8]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(6),
      I1 => \zone_count_color2_reg[18]_17\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(6),
      O => \zone_count_color2[1][8]_i_112_n_0\
    );
\zone_count_color2[1][8]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(6),
      I1 => \zone_count_color2_reg[22]_21\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(6),
      O => \zone_count_color2[1][8]_i_113_n_0\
    );
\zone_count_color2[1][8]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(6),
      I1 => \zone_count_color2_reg[10]_9\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(6),
      O => \zone_count_color2[1][8]_i_114_n_0\
    );
\zone_count_color2[1][8]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(6),
      I1 => \zone_count_color2_reg[14]_13\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(6),
      O => \zone_count_color2[1][8]_i_115_n_0\
    );
\zone_count_color2[1][8]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(6),
      I1 => \zone_count_color2_reg[2]_1\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(6),
      O => \zone_count_color2[1][8]_i_116_n_0\
    );
\zone_count_color2[1][8]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(6),
      I1 => \zone_count_color2_reg[6]_5\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(6),
      O => \zone_count_color2[1][8]_i_117_n_0\
    );
\zone_count_color2[1][8]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(5),
      I1 => \zone_count_color2_reg[66]_65\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(5),
      O => \zone_count_color2[1][8]_i_118_n_0\
    );
\zone_count_color2[1][8]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(5),
      I1 => \zone_count_color2_reg[70]_69\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(5),
      O => \zone_count_color2[1][8]_i_119_n_0\
    );
\zone_count_color2[1][8]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(5),
      I1 => \zone_count_color2_reg[74]_73\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(5),
      O => \zone_count_color2[1][8]_i_120_n_0\
    );
\zone_count_color2[1][8]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(5),
      I1 => \zone_count_color2_reg[78]_77\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(5),
      O => \zone_count_color2[1][8]_i_121_n_0\
    );
\zone_count_color2[1][8]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(5),
      I1 => \zone_count_color2_reg[58]_57\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(5),
      O => \zone_count_color2[1][8]_i_122_n_0\
    );
\zone_count_color2[1][8]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(5),
      I1 => \zone_count_color2_reg[62]_61\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(5),
      O => \zone_count_color2[1][8]_i_123_n_0\
    );
\zone_count_color2[1][8]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(5),
      I1 => \zone_count_color2_reg[50]_49\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(5),
      O => \zone_count_color2[1][8]_i_124_n_0\
    );
\zone_count_color2[1][8]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(5),
      I1 => \zone_count_color2_reg[54]_53\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(5),
      O => \zone_count_color2[1][8]_i_125_n_0\
    );
\zone_count_color2[1][8]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(5),
      I1 => \zone_count_color2_reg[42]_41\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(5),
      O => \zone_count_color2[1][8]_i_126_n_0\
    );
\zone_count_color2[1][8]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(5),
      I1 => \zone_count_color2_reg[46]_45\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(5),
      O => \zone_count_color2[1][8]_i_127_n_0\
    );
\zone_count_color2[1][8]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(5),
      I1 => \zone_count_color2_reg[34]_33\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(5),
      O => \zone_count_color2[1][8]_i_128_n_0\
    );
\zone_count_color2[1][8]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(5),
      I1 => \zone_count_color2_reg[38]_37\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(5),
      O => \zone_count_color2[1][8]_i_129_n_0\
    );
\zone_count_color2[1][8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][8]_i_40_n_0\,
      I1 => \zone_count_color2_reg[1][8]_i_41_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][8]_i_42_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][8]_i_43_n_0\,
      O => \zone_count_color2[1][8]_i_13_n_0\
    );
\zone_count_color2[1][8]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(5),
      I1 => \zone_count_color2_reg[26]_25\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(5),
      O => \zone_count_color2[1][8]_i_130_n_0\
    );
\zone_count_color2[1][8]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(5),
      I1 => \zone_count_color2_reg[30]_29\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(5),
      O => \zone_count_color2[1][8]_i_131_n_0\
    );
\zone_count_color2[1][8]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(5),
      I1 => \zone_count_color2_reg[18]_17\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(5),
      O => \zone_count_color2[1][8]_i_132_n_0\
    );
\zone_count_color2[1][8]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(5),
      I1 => \zone_count_color2_reg[22]_21\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(5),
      O => \zone_count_color2[1][8]_i_133_n_0\
    );
\zone_count_color2[1][8]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(5),
      I1 => \zone_count_color2_reg[10]_9\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(5),
      O => \zone_count_color2[1][8]_i_134_n_0\
    );
\zone_count_color2[1][8]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(5),
      I1 => \zone_count_color2_reg[14]_13\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(5),
      O => \zone_count_color2[1][8]_i_135_n_0\
    );
\zone_count_color2[1][8]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(5),
      I1 => \zone_count_color2_reg[2]_1\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(5),
      O => \zone_count_color2[1][8]_i_136_n_0\
    );
\zone_count_color2[1][8]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(5),
      I1 => \zone_count_color2_reg[6]_5\(5),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(5),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(5),
      O => \zone_count_color2[1][8]_i_137_n_0\
    );
\zone_count_color2[1][8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][8]_i_44_n_0\,
      I1 => \zone_count_color2_reg[1][8]_i_45_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][8]_i_46_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][8]_i_47_n_0\,
      O => \zone_count_color2[1][8]_i_14_n_0\
    );
\zone_count_color2[1][8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][8]_i_50_n_0\,
      I1 => \zone_count_color2_reg[1][8]_i_51_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][8]_i_52_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][8]_i_53_n_0\,
      O => \zone_count_color2[1][8]_i_16_n_0\
    );
\zone_count_color2[1][8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][8]_i_54_n_0\,
      I1 => \zone_count_color2_reg[1][8]_i_55_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][8]_i_56_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][8]_i_57_n_0\,
      O => \zone_count_color2[1][8]_i_17_n_0\
    );
\zone_count_color2[1][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][8]_i_6_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][8]_i_7_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][8]_i_8_n_0\,
      O => zone_count_color2(8)
    );
\zone_count_color2[1][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][8]_i_9_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][8]_i_10_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][8]_i_11_n_0\,
      O => zone_count_color2(7)
    );
\zone_count_color2[1][8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][8]_i_12_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][8]_i_13_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][8]_i_14_n_0\,
      O => zone_count_color2(6)
    );
\zone_count_color2[1][8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \zone_count_color2_reg[1][8]_i_15_n_0\,
      I1 => zone_id(5),
      I2 => \zone_count_color2[1][8]_i_16_n_0\,
      I3 => zone_id(4),
      I4 => \zone_count_color2[1][8]_i_17_n_0\,
      O => zone_count_color2(5)
    );
\zone_count_color2[1][8]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(8),
      I1 => \zone_count_color2_reg[66]_65\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(8),
      O => \zone_count_color2[1][8]_i_58_n_0\
    );
\zone_count_color2[1][8]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(8),
      I1 => \zone_count_color2_reg[70]_69\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(8),
      O => \zone_count_color2[1][8]_i_59_n_0\
    );
\zone_count_color2[1][8]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(8),
      I1 => \zone_count_color2_reg[74]_73\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(8),
      O => \zone_count_color2[1][8]_i_60_n_0\
    );
\zone_count_color2[1][8]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(8),
      I1 => \zone_count_color2_reg[78]_77\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(8),
      O => \zone_count_color2[1][8]_i_61_n_0\
    );
\zone_count_color2[1][8]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(8),
      I1 => \zone_count_color2_reg[58]_57\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(8),
      O => \zone_count_color2[1][8]_i_62_n_0\
    );
\zone_count_color2[1][8]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(8),
      I1 => \zone_count_color2_reg[62]_61\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(8),
      O => \zone_count_color2[1][8]_i_63_n_0\
    );
\zone_count_color2[1][8]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(8),
      I1 => \zone_count_color2_reg[50]_49\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(8),
      O => \zone_count_color2[1][8]_i_64_n_0\
    );
\zone_count_color2[1][8]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(8),
      I1 => \zone_count_color2_reg[54]_53\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(8),
      O => \zone_count_color2[1][8]_i_65_n_0\
    );
\zone_count_color2[1][8]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(8),
      I1 => \zone_count_color2_reg[42]_41\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(8),
      O => \zone_count_color2[1][8]_i_66_n_0\
    );
\zone_count_color2[1][8]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(8),
      I1 => \zone_count_color2_reg[46]_45\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(8),
      O => \zone_count_color2[1][8]_i_67_n_0\
    );
\zone_count_color2[1][8]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(8),
      I1 => \zone_count_color2_reg[34]_33\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(8),
      O => \zone_count_color2[1][8]_i_68_n_0\
    );
\zone_count_color2[1][8]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(8),
      I1 => \zone_count_color2_reg[38]_37\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(8),
      O => \zone_count_color2[1][8]_i_69_n_0\
    );
\zone_count_color2[1][8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][8]_i_20_n_0\,
      I1 => \zone_count_color2_reg[1][8]_i_21_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][8]_i_22_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][8]_i_23_n_0\,
      O => \zone_count_color2[1][8]_i_7_n_0\
    );
\zone_count_color2[1][8]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(8),
      I1 => \zone_count_color2_reg[26]_25\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(8),
      O => \zone_count_color2[1][8]_i_70_n_0\
    );
\zone_count_color2[1][8]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(8),
      I1 => \zone_count_color2_reg[30]_29\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(8),
      O => \zone_count_color2[1][8]_i_71_n_0\
    );
\zone_count_color2[1][8]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(8),
      I1 => \zone_count_color2_reg[18]_17\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(8),
      O => \zone_count_color2[1][8]_i_72_n_0\
    );
\zone_count_color2[1][8]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(8),
      I1 => \zone_count_color2_reg[22]_21\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(8),
      O => \zone_count_color2[1][8]_i_73_n_0\
    );
\zone_count_color2[1][8]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(8),
      I1 => \zone_count_color2_reg[10]_9\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(8),
      O => \zone_count_color2[1][8]_i_74_n_0\
    );
\zone_count_color2[1][8]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(8),
      I1 => \zone_count_color2_reg[14]_13\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(8),
      O => \zone_count_color2[1][8]_i_75_n_0\
    );
\zone_count_color2[1][8]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(8),
      I1 => \zone_count_color2_reg[2]_1\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(8),
      O => \zone_count_color2[1][8]_i_76_n_0\
    );
\zone_count_color2[1][8]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(8),
      I1 => \zone_count_color2_reg[6]_5\(8),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(8),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(8),
      O => \zone_count_color2[1][8]_i_77_n_0\
    );
\zone_count_color2[1][8]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(7),
      I1 => \zone_count_color2_reg[66]_65\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(7),
      O => \zone_count_color2[1][8]_i_78_n_0\
    );
\zone_count_color2[1][8]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(7),
      I1 => \zone_count_color2_reg[70]_69\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(7),
      O => \zone_count_color2[1][8]_i_79_n_0\
    );
\zone_count_color2[1][8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[1][8]_i_24_n_0\,
      I1 => \zone_count_color2_reg[1][8]_i_25_n_0\,
      I2 => zone_id(3),
      I3 => \zone_count_color2_reg[1][8]_i_26_n_0\,
      I4 => zone_id(2),
      I5 => \zone_count_color2_reg[1][8]_i_27_n_0\,
      O => \zone_count_color2[1][8]_i_8_n_0\
    );
\zone_count_color2[1][8]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[75]_74\(7),
      I1 => \zone_count_color2_reg[74]_73\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[73]_72\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[72]_71\(7),
      O => \zone_count_color2[1][8]_i_80_n_0\
    );
\zone_count_color2[1][8]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[79]_78\(7),
      I1 => \zone_count_color2_reg[78]_77\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[77]_76\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[76]_75\(7),
      O => \zone_count_color2[1][8]_i_81_n_0\
    );
\zone_count_color2[1][8]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[59]_58\(7),
      I1 => \zone_count_color2_reg[58]_57\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[57]_56\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[56]_55\(7),
      O => \zone_count_color2[1][8]_i_82_n_0\
    );
\zone_count_color2[1][8]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[63]_62\(7),
      I1 => \zone_count_color2_reg[62]_61\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[61]_60\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[60]_59\(7),
      O => \zone_count_color2[1][8]_i_83_n_0\
    );
\zone_count_color2[1][8]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[51]_50\(7),
      I1 => \zone_count_color2_reg[50]_49\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[49]_48\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[48]_47\(7),
      O => \zone_count_color2[1][8]_i_84_n_0\
    );
\zone_count_color2[1][8]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[55]_54\(7),
      I1 => \zone_count_color2_reg[54]_53\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[53]_52\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[52]_51\(7),
      O => \zone_count_color2[1][8]_i_85_n_0\
    );
\zone_count_color2[1][8]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[43]_42\(7),
      I1 => \zone_count_color2_reg[42]_41\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[41]_40\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[40]_39\(7),
      O => \zone_count_color2[1][8]_i_86_n_0\
    );
\zone_count_color2[1][8]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[47]_46\(7),
      I1 => \zone_count_color2_reg[46]_45\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[45]_44\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[44]_43\(7),
      O => \zone_count_color2[1][8]_i_87_n_0\
    );
\zone_count_color2[1][8]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[35]_34\(7),
      I1 => \zone_count_color2_reg[34]_33\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[33]_32\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[32]_31\(7),
      O => \zone_count_color2[1][8]_i_88_n_0\
    );
\zone_count_color2[1][8]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[39]_38\(7),
      I1 => \zone_count_color2_reg[38]_37\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[37]_36\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[36]_35\(7),
      O => \zone_count_color2[1][8]_i_89_n_0\
    );
\zone_count_color2[1][8]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[27]_26\(7),
      I1 => \zone_count_color2_reg[26]_25\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[25]_24\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[24]_23\(7),
      O => \zone_count_color2[1][8]_i_90_n_0\
    );
\zone_count_color2[1][8]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[31]_30\(7),
      I1 => \zone_count_color2_reg[30]_29\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[29]_28\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[28]_27\(7),
      O => \zone_count_color2[1][8]_i_91_n_0\
    );
\zone_count_color2[1][8]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[19]_18\(7),
      I1 => \zone_count_color2_reg[18]_17\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[17]_16\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[16]_15\(7),
      O => \zone_count_color2[1][8]_i_92_n_0\
    );
\zone_count_color2[1][8]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[23]_22\(7),
      I1 => \zone_count_color2_reg[22]_21\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[21]_20\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[20]_19\(7),
      O => \zone_count_color2[1][8]_i_93_n_0\
    );
\zone_count_color2[1][8]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[11]_10\(7),
      I1 => \zone_count_color2_reg[10]_9\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[9]_8\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[8]_7\(7),
      O => \zone_count_color2[1][8]_i_94_n_0\
    );
\zone_count_color2[1][8]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[15]_14\(7),
      I1 => \zone_count_color2_reg[14]_13\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[13]_12\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[12]_11\(7),
      O => \zone_count_color2[1][8]_i_95_n_0\
    );
\zone_count_color2[1][8]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[3]_2\(7),
      I1 => \zone_count_color2_reg[2]_1\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[1]_0\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[0]_79\(7),
      O => \zone_count_color2[1][8]_i_96_n_0\
    );
\zone_count_color2[1][8]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[7]_6\(7),
      I1 => \zone_count_color2_reg[6]_5\(7),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[5]_4\(7),
      I4 => C(0),
      I5 => \zone_count_color2_reg[4]_3\(7),
      O => \zone_count_color2[1][8]_i_97_n_0\
    );
\zone_count_color2[1][8]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[67]_66\(6),
      I1 => \zone_count_color2_reg[66]_65\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[65]_64\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[64]_63\(6),
      O => \zone_count_color2[1][8]_i_98_n_0\
    );
\zone_count_color2[1][8]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \zone_count_color2_reg[71]_70\(6),
      I1 => \zone_count_color2_reg[70]_69\(6),
      I2 => zone_id(0),
      I3 => \zone_count_color2_reg[69]_68\(6),
      I4 => C(0),
      I5 => \zone_count_color2_reg[68]_67\(6),
      O => \zone_count_color2[1][8]_i_99_n_0\
    );
\zone_count_color2_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[0]_79\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[0]_79\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[0]_79\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[0]_79\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[0]_79\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[0]_79\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[0]_79\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[0]_79\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[0]_79\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[0]_79\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[0]_79\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[0]_79\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[0]_79\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[0]_79\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[0]_79\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[0]_79\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[0]_79\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[0]_79\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[0]_79\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[0]_79\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[0]_79\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[0]_79\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[0]_79\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[0]_79\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[0]_79\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[0]_79\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[0]_79\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[0]_79\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[0]_79\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[0]_79\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[0]_79\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[0][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[0]_79\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[10]_9\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[10]_9\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[10]_9\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[10]_9\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[10]_9\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[10]_9\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[10]_9\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[10]_9\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[10]_9\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[10]_9\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[10]_9\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[10]_9\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[10]_9\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[10]_9\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[10]_9\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[10]_9\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[10]_9\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[10]_9\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[10]_9\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[10]_9\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[10]_9\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[10]_9\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[10]_9\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[10]_9\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[10]_9\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[10]_9\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[10]_9\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[10]_9\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[10]_9\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[10]_9\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[10]_9\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[10][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[10][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[10]_9\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[11]_10\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[11]_10\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[11]_10\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[11]_10\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[11]_10\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[11]_10\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[11]_10\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[11]_10\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[11]_10\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[11]_10\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[11]_10\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[11]_10\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[11]_10\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[11]_10\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[11]_10\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[11]_10\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[11]_10\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[11]_10\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[11]_10\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[11]_10\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[11]_10\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[11]_10\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[11]_10\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[11]_10\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[11]_10\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[11]_10\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[11]_10\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[11]_10\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[11]_10\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[11]_10\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[11]_10\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[11][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[11][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[11]_10\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[12]_11\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[12]_11\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[12]_11\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[12]_11\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[12]_11\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[12]_11\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[12]_11\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[12]_11\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[12]_11\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[12]_11\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[12]_11\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[12]_11\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[12]_11\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[12]_11\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[12]_11\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[12]_11\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[12]_11\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[12]_11\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[12]_11\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[12]_11\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[12]_11\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[12]_11\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[12]_11\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[12]_11\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[12]_11\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[12]_11\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[12]_11\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[12]_11\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[12]_11\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[12]_11\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[12]_11\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[12][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[12][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[12]_11\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[13]_12\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[13]_12\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[13]_12\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[13]_12\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[13]_12\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[13]_12\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[13]_12\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[13]_12\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[13]_12\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[13]_12\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[13]_12\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[13]_12\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[13]_12\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[13]_12\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[13]_12\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[13]_12\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[13]_12\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[13]_12\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[13]_12\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[13]_12\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[13]_12\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[13]_12\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[13]_12\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[13]_12\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[13]_12\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[13]_12\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[13]_12\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[13]_12\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[13]_12\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[13]_12\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[13]_12\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[13][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[13][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[13]_12\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[14]_13\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[14]_13\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[14]_13\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[14]_13\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[14]_13\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[14]_13\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[14]_13\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[14]_13\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[14]_13\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[14]_13\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[14]_13\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[14]_13\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[14]_13\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[14]_13\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[14]_13\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[14]_13\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[14]_13\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[14]_13\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[14]_13\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[14]_13\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[14]_13\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[14]_13\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[14]_13\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[14]_13\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[14]_13\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[14]_13\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[14]_13\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[14]_13\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[14]_13\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[14]_13\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[14]_13\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[14][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[14][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[14]_13\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[15]_14\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[15]_14\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[15]_14\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[15]_14\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[15]_14\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[15]_14\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[15]_14\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[15]_14\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[15]_14\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[15]_14\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[15]_14\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[15]_14\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[15]_14\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[15]_14\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[15]_14\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[15]_14\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[15]_14\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[15]_14\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[15]_14\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[15]_14\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[15]_14\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[15]_14\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[15]_14\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[15]_14\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[15]_14\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[15]_14\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[15]_14\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[15]_14\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[15]_14\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[15]_14\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[15]_14\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[15][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[15][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[15]_14\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[16]_15\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[16]_15\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[16]_15\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[16]_15\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[16]_15\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[16]_15\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[16]_15\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[16]_15\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[16]_15\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[16]_15\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[16]_15\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[16]_15\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[16]_15\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[16]_15\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[16]_15\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[16]_15\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[16]_15\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[16]_15\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[16]_15\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[16]_15\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[16]_15\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[16]_15\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[16]_15\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[16]_15\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[16]_15\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[16]_15\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[16]_15\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[16]_15\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[16]_15\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[16]_15\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[16]_15\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[16][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[16][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[16]_15\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[17]_16\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[17]_16\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[17]_16\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[17]_16\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[17]_16\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[17]_16\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[17]_16\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[17]_16\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[17]_16\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[17]_16\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[17]_16\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[17]_16\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[17]_16\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[17]_16\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[17]_16\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[17]_16\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[17]_16\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[17]_16\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[17]_16\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[17]_16\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[17]_16\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[17]_16\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[17]_16\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[17]_16\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[17]_16\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[17]_16\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[17]_16\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[17]_16\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[17]_16\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[17]_16\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[17]_16\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[17][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[17][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[17]_16\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[18]_17\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[18]_17\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[18]_17\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[18]_17\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[18]_17\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[18]_17\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[18]_17\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[18]_17\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[18]_17\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[18]_17\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[18]_17\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[18]_17\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[18]_17\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[18]_17\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[18]_17\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[18]_17\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[18]_17\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[18]_17\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[18]_17\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[18]_17\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[18]_17\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[18]_17\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[18]_17\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[18]_17\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[18]_17\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[18]_17\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[18]_17\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[18]_17\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[18]_17\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[18]_17\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[18]_17\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[18][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[18][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[18]_17\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[19]_18\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[19]_18\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[19]_18\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[19]_18\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[19]_18\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[19]_18\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[19]_18\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[19]_18\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[19]_18\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[19]_18\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[19]_18\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[19]_18\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[19]_18\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[19]_18\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[19]_18\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[19]_18\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[19]_18\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[19]_18\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[19]_18\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[19]_18\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[19]_18\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[19]_18\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[19]_18\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[19]_18\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[19]_18\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[19]_18\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[19]_18\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[19]_18\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[19]_18\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[19]_18\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[19]_18\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[19][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[19][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[19]_18\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[1]_0\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][0]_i_5_n_0\,
      I1 => \zone_count_color2[1][0]_i_6_n_0\,
      O => \zone_count_color2_reg[1][0]_i_2_n_0\,
      S => zone_id(4)
    );
\zone_count_color2_reg[1][0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][0]_i_7_n_0\,
      I1 => \zone_count_color2[1][0]_i_8_n_0\,
      O => \zone_count_color2_reg[1][0]_i_3_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][0]_i_9_n_0\,
      I1 => \zone_count_color2[1][0]_i_10_n_0\,
      O => \zone_count_color2_reg[1][0]_i_4_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[1]_0\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[1]_0\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[1]_0\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_count_color2_reg[1][8]_i_1_n_0\,
      CO(3) => \zone_count_color2_reg[1][12]_i_1_n_0\,
      CO(2) => \zone_count_color2_reg[1][12]_i_1_n_1\,
      CO(1) => \zone_count_color2_reg[1][12]_i_1_n_2\,
      CO(0) => \zone_count_color2_reg[1][12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => max_zone_color21(12 downto 9),
      S(3 downto 0) => zone_count_color2(12 downto 9)
    );
\zone_count_color2_reg[1][12]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][12]_i_38_n_0\,
      I1 => \zone_count_color2_reg[1][12]_i_39_n_0\,
      O => \zone_count_color2_reg[1][12]_i_12_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][12]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][12]_i_48_n_0\,
      I1 => \zone_count_color2_reg[1][12]_i_49_n_0\,
      O => \zone_count_color2_reg[1][12]_i_15_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][12]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_58_n_0\,
      I1 => \zone_count_color2[1][12]_i_59_n_0\,
      O => \zone_count_color2_reg[1][12]_i_18_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_60_n_0\,
      I1 => \zone_count_color2[1][12]_i_61_n_0\,
      O => \zone_count_color2_reg[1][12]_i_19_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_62_n_0\,
      I1 => \zone_count_color2[1][12]_i_63_n_0\,
      O => \zone_count_color2_reg[1][12]_i_20_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_64_n_0\,
      I1 => \zone_count_color2[1][12]_i_65_n_0\,
      O => \zone_count_color2_reg[1][12]_i_21_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_66_n_0\,
      I1 => \zone_count_color2[1][12]_i_67_n_0\,
      O => \zone_count_color2_reg[1][12]_i_22_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_68_n_0\,
      I1 => \zone_count_color2[1][12]_i_69_n_0\,
      O => \zone_count_color2_reg[1][12]_i_23_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_70_n_0\,
      I1 => \zone_count_color2[1][12]_i_71_n_0\,
      O => \zone_count_color2_reg[1][12]_i_24_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_72_n_0\,
      I1 => \zone_count_color2[1][12]_i_73_n_0\,
      O => \zone_count_color2_reg[1][12]_i_25_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_74_n_0\,
      I1 => \zone_count_color2[1][12]_i_75_n_0\,
      O => \zone_count_color2_reg[1][12]_i_26_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_76_n_0\,
      I1 => \zone_count_color2[1][12]_i_77_n_0\,
      O => \zone_count_color2_reg[1][12]_i_27_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_78_n_0\,
      I1 => \zone_count_color2[1][12]_i_79_n_0\,
      O => \zone_count_color2_reg[1][12]_i_28_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_80_n_0\,
      I1 => \zone_count_color2[1][12]_i_81_n_0\,
      O => \zone_count_color2_reg[1][12]_i_29_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_82_n_0\,
      I1 => \zone_count_color2[1][12]_i_83_n_0\,
      O => \zone_count_color2_reg[1][12]_i_30_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_84_n_0\,
      I1 => \zone_count_color2[1][12]_i_85_n_0\,
      O => \zone_count_color2_reg[1][12]_i_31_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_86_n_0\,
      I1 => \zone_count_color2[1][12]_i_87_n_0\,
      O => \zone_count_color2_reg[1][12]_i_32_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_88_n_0\,
      I1 => \zone_count_color2[1][12]_i_89_n_0\,
      O => \zone_count_color2_reg[1][12]_i_33_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_90_n_0\,
      I1 => \zone_count_color2[1][12]_i_91_n_0\,
      O => \zone_count_color2_reg[1][12]_i_34_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_92_n_0\,
      I1 => \zone_count_color2[1][12]_i_93_n_0\,
      O => \zone_count_color2_reg[1][12]_i_35_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_94_n_0\,
      I1 => \zone_count_color2[1][12]_i_95_n_0\,
      O => \zone_count_color2_reg[1][12]_i_36_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_96_n_0\,
      I1 => \zone_count_color2[1][12]_i_97_n_0\,
      O => \zone_count_color2_reg[1][12]_i_37_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_98_n_0\,
      I1 => \zone_count_color2[1][12]_i_99_n_0\,
      O => \zone_count_color2_reg[1][12]_i_38_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_100_n_0\,
      I1 => \zone_count_color2[1][12]_i_101_n_0\,
      O => \zone_count_color2_reg[1][12]_i_39_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_102_n_0\,
      I1 => \zone_count_color2[1][12]_i_103_n_0\,
      O => \zone_count_color2_reg[1][12]_i_40_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_104_n_0\,
      I1 => \zone_count_color2[1][12]_i_105_n_0\,
      O => \zone_count_color2_reg[1][12]_i_41_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_106_n_0\,
      I1 => \zone_count_color2[1][12]_i_107_n_0\,
      O => \zone_count_color2_reg[1][12]_i_42_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_108_n_0\,
      I1 => \zone_count_color2[1][12]_i_109_n_0\,
      O => \zone_count_color2_reg[1][12]_i_43_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_110_n_0\,
      I1 => \zone_count_color2[1][12]_i_111_n_0\,
      O => \zone_count_color2_reg[1][12]_i_44_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_112_n_0\,
      I1 => \zone_count_color2[1][12]_i_113_n_0\,
      O => \zone_count_color2_reg[1][12]_i_45_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_114_n_0\,
      I1 => \zone_count_color2[1][12]_i_115_n_0\,
      O => \zone_count_color2_reg[1][12]_i_46_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_116_n_0\,
      I1 => \zone_count_color2[1][12]_i_117_n_0\,
      O => \zone_count_color2_reg[1][12]_i_47_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_118_n_0\,
      I1 => \zone_count_color2[1][12]_i_119_n_0\,
      O => \zone_count_color2_reg[1][12]_i_48_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_120_n_0\,
      I1 => \zone_count_color2[1][12]_i_121_n_0\,
      O => \zone_count_color2_reg[1][12]_i_49_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_122_n_0\,
      I1 => \zone_count_color2[1][12]_i_123_n_0\,
      O => \zone_count_color2_reg[1][12]_i_50_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_124_n_0\,
      I1 => \zone_count_color2[1][12]_i_125_n_0\,
      O => \zone_count_color2_reg[1][12]_i_51_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_126_n_0\,
      I1 => \zone_count_color2[1][12]_i_127_n_0\,
      O => \zone_count_color2_reg[1][12]_i_52_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_128_n_0\,
      I1 => \zone_count_color2[1][12]_i_129_n_0\,
      O => \zone_count_color2_reg[1][12]_i_53_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_130_n_0\,
      I1 => \zone_count_color2[1][12]_i_131_n_0\,
      O => \zone_count_color2_reg[1][12]_i_54_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_132_n_0\,
      I1 => \zone_count_color2[1][12]_i_133_n_0\,
      O => \zone_count_color2_reg[1][12]_i_55_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_134_n_0\,
      I1 => \zone_count_color2[1][12]_i_135_n_0\,
      O => \zone_count_color2_reg[1][12]_i_56_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][12]_i_136_n_0\,
      I1 => \zone_count_color2[1][12]_i_137_n_0\,
      O => \zone_count_color2_reg[1][12]_i_57_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][12]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][12]_i_18_n_0\,
      I1 => \zone_count_color2_reg[1][12]_i_19_n_0\,
      O => \zone_count_color2_reg[1][12]_i_6_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][12]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][12]_i_28_n_0\,
      I1 => \zone_count_color2_reg[1][12]_i_29_n_0\,
      O => \zone_count_color2_reg[1][12]_i_9_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[1]_0\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[1]_0\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[1]_0\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[1]_0\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_count_color2_reg[1][12]_i_1_n_0\,
      CO(3) => \zone_count_color2_reg[1][16]_i_1_n_0\,
      CO(2) => \zone_count_color2_reg[1][16]_i_1_n_1\,
      CO(1) => \zone_count_color2_reg[1][16]_i_1_n_2\,
      CO(0) => \zone_count_color2_reg[1][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => max_zone_color21(16 downto 13),
      S(3 downto 0) => zone_count_color2(16 downto 13)
    );
\zone_count_color2_reg[1][16]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][16]_i_38_n_0\,
      I1 => \zone_count_color2_reg[1][16]_i_39_n_0\,
      O => \zone_count_color2_reg[1][16]_i_12_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][16]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][16]_i_48_n_0\,
      I1 => \zone_count_color2_reg[1][16]_i_49_n_0\,
      O => \zone_count_color2_reg[1][16]_i_15_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][16]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_58_n_0\,
      I1 => \zone_count_color2[1][16]_i_59_n_0\,
      O => \zone_count_color2_reg[1][16]_i_18_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_60_n_0\,
      I1 => \zone_count_color2[1][16]_i_61_n_0\,
      O => \zone_count_color2_reg[1][16]_i_19_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_62_n_0\,
      I1 => \zone_count_color2[1][16]_i_63_n_0\,
      O => \zone_count_color2_reg[1][16]_i_20_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_64_n_0\,
      I1 => \zone_count_color2[1][16]_i_65_n_0\,
      O => \zone_count_color2_reg[1][16]_i_21_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_66_n_0\,
      I1 => \zone_count_color2[1][16]_i_67_n_0\,
      O => \zone_count_color2_reg[1][16]_i_22_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_68_n_0\,
      I1 => \zone_count_color2[1][16]_i_69_n_0\,
      O => \zone_count_color2_reg[1][16]_i_23_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_70_n_0\,
      I1 => \zone_count_color2[1][16]_i_71_n_0\,
      O => \zone_count_color2_reg[1][16]_i_24_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_72_n_0\,
      I1 => \zone_count_color2[1][16]_i_73_n_0\,
      O => \zone_count_color2_reg[1][16]_i_25_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_74_n_0\,
      I1 => \zone_count_color2[1][16]_i_75_n_0\,
      O => \zone_count_color2_reg[1][16]_i_26_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_76_n_0\,
      I1 => \zone_count_color2[1][16]_i_77_n_0\,
      O => \zone_count_color2_reg[1][16]_i_27_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_78_n_0\,
      I1 => \zone_count_color2[1][16]_i_79_n_0\,
      O => \zone_count_color2_reg[1][16]_i_28_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_80_n_0\,
      I1 => \zone_count_color2[1][16]_i_81_n_0\,
      O => \zone_count_color2_reg[1][16]_i_29_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_82_n_0\,
      I1 => \zone_count_color2[1][16]_i_83_n_0\,
      O => \zone_count_color2_reg[1][16]_i_30_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_84_n_0\,
      I1 => \zone_count_color2[1][16]_i_85_n_0\,
      O => \zone_count_color2_reg[1][16]_i_31_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_86_n_0\,
      I1 => \zone_count_color2[1][16]_i_87_n_0\,
      O => \zone_count_color2_reg[1][16]_i_32_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_88_n_0\,
      I1 => \zone_count_color2[1][16]_i_89_n_0\,
      O => \zone_count_color2_reg[1][16]_i_33_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_90_n_0\,
      I1 => \zone_count_color2[1][16]_i_91_n_0\,
      O => \zone_count_color2_reg[1][16]_i_34_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_92_n_0\,
      I1 => \zone_count_color2[1][16]_i_93_n_0\,
      O => \zone_count_color2_reg[1][16]_i_35_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_94_n_0\,
      I1 => \zone_count_color2[1][16]_i_95_n_0\,
      O => \zone_count_color2_reg[1][16]_i_36_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_96_n_0\,
      I1 => \zone_count_color2[1][16]_i_97_n_0\,
      O => \zone_count_color2_reg[1][16]_i_37_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_98_n_0\,
      I1 => \zone_count_color2[1][16]_i_99_n_0\,
      O => \zone_count_color2_reg[1][16]_i_38_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_100_n_0\,
      I1 => \zone_count_color2[1][16]_i_101_n_0\,
      O => \zone_count_color2_reg[1][16]_i_39_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_102_n_0\,
      I1 => \zone_count_color2[1][16]_i_103_n_0\,
      O => \zone_count_color2_reg[1][16]_i_40_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_104_n_0\,
      I1 => \zone_count_color2[1][16]_i_105_n_0\,
      O => \zone_count_color2_reg[1][16]_i_41_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_106_n_0\,
      I1 => \zone_count_color2[1][16]_i_107_n_0\,
      O => \zone_count_color2_reg[1][16]_i_42_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_108_n_0\,
      I1 => \zone_count_color2[1][16]_i_109_n_0\,
      O => \zone_count_color2_reg[1][16]_i_43_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_110_n_0\,
      I1 => \zone_count_color2[1][16]_i_111_n_0\,
      O => \zone_count_color2_reg[1][16]_i_44_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_112_n_0\,
      I1 => \zone_count_color2[1][16]_i_113_n_0\,
      O => \zone_count_color2_reg[1][16]_i_45_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_114_n_0\,
      I1 => \zone_count_color2[1][16]_i_115_n_0\,
      O => \zone_count_color2_reg[1][16]_i_46_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_116_n_0\,
      I1 => \zone_count_color2[1][16]_i_117_n_0\,
      O => \zone_count_color2_reg[1][16]_i_47_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_118_n_0\,
      I1 => \zone_count_color2[1][16]_i_119_n_0\,
      O => \zone_count_color2_reg[1][16]_i_48_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_120_n_0\,
      I1 => \zone_count_color2[1][16]_i_121_n_0\,
      O => \zone_count_color2_reg[1][16]_i_49_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_122_n_0\,
      I1 => \zone_count_color2[1][16]_i_123_n_0\,
      O => \zone_count_color2_reg[1][16]_i_50_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_124_n_0\,
      I1 => \zone_count_color2[1][16]_i_125_n_0\,
      O => \zone_count_color2_reg[1][16]_i_51_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_126_n_0\,
      I1 => \zone_count_color2[1][16]_i_127_n_0\,
      O => \zone_count_color2_reg[1][16]_i_52_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_128_n_0\,
      I1 => \zone_count_color2[1][16]_i_129_n_0\,
      O => \zone_count_color2_reg[1][16]_i_53_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_130_n_0\,
      I1 => \zone_count_color2[1][16]_i_131_n_0\,
      O => \zone_count_color2_reg[1][16]_i_54_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_132_n_0\,
      I1 => \zone_count_color2[1][16]_i_133_n_0\,
      O => \zone_count_color2_reg[1][16]_i_55_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_134_n_0\,
      I1 => \zone_count_color2[1][16]_i_135_n_0\,
      O => \zone_count_color2_reg[1][16]_i_56_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][16]_i_136_n_0\,
      I1 => \zone_count_color2[1][16]_i_137_n_0\,
      O => \zone_count_color2_reg[1][16]_i_57_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][16]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][16]_i_18_n_0\,
      I1 => \zone_count_color2_reg[1][16]_i_19_n_0\,
      O => \zone_count_color2_reg[1][16]_i_6_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][16]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][16]_i_28_n_0\,
      I1 => \zone_count_color2_reg[1][16]_i_29_n_0\,
      O => \zone_count_color2_reg[1][16]_i_9_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[1]_0\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[1]_0\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[1]_0\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[1]_0\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[1]_0\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_count_color2_reg[1][16]_i_1_n_0\,
      CO(3) => \zone_count_color2_reg[1][20]_i_1_n_0\,
      CO(2) => \zone_count_color2_reg[1][20]_i_1_n_1\,
      CO(1) => \zone_count_color2_reg[1][20]_i_1_n_2\,
      CO(0) => \zone_count_color2_reg[1][20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => max_zone_color21(20 downto 17),
      S(3 downto 0) => zone_count_color2(20 downto 17)
    );
\zone_count_color2_reg[1][20]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][20]_i_38_n_0\,
      I1 => \zone_count_color2_reg[1][20]_i_39_n_0\,
      O => \zone_count_color2_reg[1][20]_i_12_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][20]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][20]_i_48_n_0\,
      I1 => \zone_count_color2_reg[1][20]_i_49_n_0\,
      O => \zone_count_color2_reg[1][20]_i_15_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][20]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_58_n_0\,
      I1 => \zone_count_color2[1][20]_i_59_n_0\,
      O => \zone_count_color2_reg[1][20]_i_18_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_60_n_0\,
      I1 => \zone_count_color2[1][20]_i_61_n_0\,
      O => \zone_count_color2_reg[1][20]_i_19_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_62_n_0\,
      I1 => \zone_count_color2[1][20]_i_63_n_0\,
      O => \zone_count_color2_reg[1][20]_i_20_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_64_n_0\,
      I1 => \zone_count_color2[1][20]_i_65_n_0\,
      O => \zone_count_color2_reg[1][20]_i_21_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_66_n_0\,
      I1 => \zone_count_color2[1][20]_i_67_n_0\,
      O => \zone_count_color2_reg[1][20]_i_22_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_68_n_0\,
      I1 => \zone_count_color2[1][20]_i_69_n_0\,
      O => \zone_count_color2_reg[1][20]_i_23_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_70_n_0\,
      I1 => \zone_count_color2[1][20]_i_71_n_0\,
      O => \zone_count_color2_reg[1][20]_i_24_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_72_n_0\,
      I1 => \zone_count_color2[1][20]_i_73_n_0\,
      O => \zone_count_color2_reg[1][20]_i_25_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_74_n_0\,
      I1 => \zone_count_color2[1][20]_i_75_n_0\,
      O => \zone_count_color2_reg[1][20]_i_26_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_76_n_0\,
      I1 => \zone_count_color2[1][20]_i_77_n_0\,
      O => \zone_count_color2_reg[1][20]_i_27_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_78_n_0\,
      I1 => \zone_count_color2[1][20]_i_79_n_0\,
      O => \zone_count_color2_reg[1][20]_i_28_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_80_n_0\,
      I1 => \zone_count_color2[1][20]_i_81_n_0\,
      O => \zone_count_color2_reg[1][20]_i_29_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_82_n_0\,
      I1 => \zone_count_color2[1][20]_i_83_n_0\,
      O => \zone_count_color2_reg[1][20]_i_30_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_84_n_0\,
      I1 => \zone_count_color2[1][20]_i_85_n_0\,
      O => \zone_count_color2_reg[1][20]_i_31_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_86_n_0\,
      I1 => \zone_count_color2[1][20]_i_87_n_0\,
      O => \zone_count_color2_reg[1][20]_i_32_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_88_n_0\,
      I1 => \zone_count_color2[1][20]_i_89_n_0\,
      O => \zone_count_color2_reg[1][20]_i_33_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_90_n_0\,
      I1 => \zone_count_color2[1][20]_i_91_n_0\,
      O => \zone_count_color2_reg[1][20]_i_34_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_92_n_0\,
      I1 => \zone_count_color2[1][20]_i_93_n_0\,
      O => \zone_count_color2_reg[1][20]_i_35_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_94_n_0\,
      I1 => \zone_count_color2[1][20]_i_95_n_0\,
      O => \zone_count_color2_reg[1][20]_i_36_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_96_n_0\,
      I1 => \zone_count_color2[1][20]_i_97_n_0\,
      O => \zone_count_color2_reg[1][20]_i_37_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_98_n_0\,
      I1 => \zone_count_color2[1][20]_i_99_n_0\,
      O => \zone_count_color2_reg[1][20]_i_38_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_100_n_0\,
      I1 => \zone_count_color2[1][20]_i_101_n_0\,
      O => \zone_count_color2_reg[1][20]_i_39_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_102_n_0\,
      I1 => \zone_count_color2[1][20]_i_103_n_0\,
      O => \zone_count_color2_reg[1][20]_i_40_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_104_n_0\,
      I1 => \zone_count_color2[1][20]_i_105_n_0\,
      O => \zone_count_color2_reg[1][20]_i_41_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_106_n_0\,
      I1 => \zone_count_color2[1][20]_i_107_n_0\,
      O => \zone_count_color2_reg[1][20]_i_42_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_108_n_0\,
      I1 => \zone_count_color2[1][20]_i_109_n_0\,
      O => \zone_count_color2_reg[1][20]_i_43_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_110_n_0\,
      I1 => \zone_count_color2[1][20]_i_111_n_0\,
      O => \zone_count_color2_reg[1][20]_i_44_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_112_n_0\,
      I1 => \zone_count_color2[1][20]_i_113_n_0\,
      O => \zone_count_color2_reg[1][20]_i_45_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_114_n_0\,
      I1 => \zone_count_color2[1][20]_i_115_n_0\,
      O => \zone_count_color2_reg[1][20]_i_46_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_116_n_0\,
      I1 => \zone_count_color2[1][20]_i_117_n_0\,
      O => \zone_count_color2_reg[1][20]_i_47_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_118_n_0\,
      I1 => \zone_count_color2[1][20]_i_119_n_0\,
      O => \zone_count_color2_reg[1][20]_i_48_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_120_n_0\,
      I1 => \zone_count_color2[1][20]_i_121_n_0\,
      O => \zone_count_color2_reg[1][20]_i_49_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_122_n_0\,
      I1 => \zone_count_color2[1][20]_i_123_n_0\,
      O => \zone_count_color2_reg[1][20]_i_50_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_124_n_0\,
      I1 => \zone_count_color2[1][20]_i_125_n_0\,
      O => \zone_count_color2_reg[1][20]_i_51_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_126_n_0\,
      I1 => \zone_count_color2[1][20]_i_127_n_0\,
      O => \zone_count_color2_reg[1][20]_i_52_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_128_n_0\,
      I1 => \zone_count_color2[1][20]_i_129_n_0\,
      O => \zone_count_color2_reg[1][20]_i_53_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_130_n_0\,
      I1 => \zone_count_color2[1][20]_i_131_n_0\,
      O => \zone_count_color2_reg[1][20]_i_54_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_132_n_0\,
      I1 => \zone_count_color2[1][20]_i_133_n_0\,
      O => \zone_count_color2_reg[1][20]_i_55_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_134_n_0\,
      I1 => \zone_count_color2[1][20]_i_135_n_0\,
      O => \zone_count_color2_reg[1][20]_i_56_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][20]_i_136_n_0\,
      I1 => \zone_count_color2[1][20]_i_137_n_0\,
      O => \zone_count_color2_reg[1][20]_i_57_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][20]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][20]_i_18_n_0\,
      I1 => \zone_count_color2_reg[1][20]_i_19_n_0\,
      O => \zone_count_color2_reg[1][20]_i_6_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][20]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][20]_i_28_n_0\,
      I1 => \zone_count_color2_reg[1][20]_i_29_n_0\,
      O => \zone_count_color2_reg[1][20]_i_9_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[1]_0\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[1]_0\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[1]_0\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[1]_0\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_count_color2_reg[1][20]_i_1_n_0\,
      CO(3) => \zone_count_color2_reg[1][24]_i_1_n_0\,
      CO(2) => \zone_count_color2_reg[1][24]_i_1_n_1\,
      CO(1) => \zone_count_color2_reg[1][24]_i_1_n_2\,
      CO(0) => \zone_count_color2_reg[1][24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => max_zone_color21(24 downto 21),
      S(3 downto 0) => zone_count_color2(24 downto 21)
    );
\zone_count_color2_reg[1][24]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][24]_i_38_n_0\,
      I1 => \zone_count_color2_reg[1][24]_i_39_n_0\,
      O => \zone_count_color2_reg[1][24]_i_12_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][24]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][24]_i_48_n_0\,
      I1 => \zone_count_color2_reg[1][24]_i_49_n_0\,
      O => \zone_count_color2_reg[1][24]_i_15_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][24]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_58_n_0\,
      I1 => \zone_count_color2[1][24]_i_59_n_0\,
      O => \zone_count_color2_reg[1][24]_i_18_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_60_n_0\,
      I1 => \zone_count_color2[1][24]_i_61_n_0\,
      O => \zone_count_color2_reg[1][24]_i_19_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_62_n_0\,
      I1 => \zone_count_color2[1][24]_i_63_n_0\,
      O => \zone_count_color2_reg[1][24]_i_20_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_64_n_0\,
      I1 => \zone_count_color2[1][24]_i_65_n_0\,
      O => \zone_count_color2_reg[1][24]_i_21_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_66_n_0\,
      I1 => \zone_count_color2[1][24]_i_67_n_0\,
      O => \zone_count_color2_reg[1][24]_i_22_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_68_n_0\,
      I1 => \zone_count_color2[1][24]_i_69_n_0\,
      O => \zone_count_color2_reg[1][24]_i_23_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_70_n_0\,
      I1 => \zone_count_color2[1][24]_i_71_n_0\,
      O => \zone_count_color2_reg[1][24]_i_24_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_72_n_0\,
      I1 => \zone_count_color2[1][24]_i_73_n_0\,
      O => \zone_count_color2_reg[1][24]_i_25_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_74_n_0\,
      I1 => \zone_count_color2[1][24]_i_75_n_0\,
      O => \zone_count_color2_reg[1][24]_i_26_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_76_n_0\,
      I1 => \zone_count_color2[1][24]_i_77_n_0\,
      O => \zone_count_color2_reg[1][24]_i_27_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_78_n_0\,
      I1 => \zone_count_color2[1][24]_i_79_n_0\,
      O => \zone_count_color2_reg[1][24]_i_28_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_80_n_0\,
      I1 => \zone_count_color2[1][24]_i_81_n_0\,
      O => \zone_count_color2_reg[1][24]_i_29_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_82_n_0\,
      I1 => \zone_count_color2[1][24]_i_83_n_0\,
      O => \zone_count_color2_reg[1][24]_i_30_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_84_n_0\,
      I1 => \zone_count_color2[1][24]_i_85_n_0\,
      O => \zone_count_color2_reg[1][24]_i_31_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_86_n_0\,
      I1 => \zone_count_color2[1][24]_i_87_n_0\,
      O => \zone_count_color2_reg[1][24]_i_32_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_88_n_0\,
      I1 => \zone_count_color2[1][24]_i_89_n_0\,
      O => \zone_count_color2_reg[1][24]_i_33_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_90_n_0\,
      I1 => \zone_count_color2[1][24]_i_91_n_0\,
      O => \zone_count_color2_reg[1][24]_i_34_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_92_n_0\,
      I1 => \zone_count_color2[1][24]_i_93_n_0\,
      O => \zone_count_color2_reg[1][24]_i_35_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_94_n_0\,
      I1 => \zone_count_color2[1][24]_i_95_n_0\,
      O => \zone_count_color2_reg[1][24]_i_36_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_96_n_0\,
      I1 => \zone_count_color2[1][24]_i_97_n_0\,
      O => \zone_count_color2_reg[1][24]_i_37_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_98_n_0\,
      I1 => \zone_count_color2[1][24]_i_99_n_0\,
      O => \zone_count_color2_reg[1][24]_i_38_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_100_n_0\,
      I1 => \zone_count_color2[1][24]_i_101_n_0\,
      O => \zone_count_color2_reg[1][24]_i_39_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_102_n_0\,
      I1 => \zone_count_color2[1][24]_i_103_n_0\,
      O => \zone_count_color2_reg[1][24]_i_40_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_104_n_0\,
      I1 => \zone_count_color2[1][24]_i_105_n_0\,
      O => \zone_count_color2_reg[1][24]_i_41_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_106_n_0\,
      I1 => \zone_count_color2[1][24]_i_107_n_0\,
      O => \zone_count_color2_reg[1][24]_i_42_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_108_n_0\,
      I1 => \zone_count_color2[1][24]_i_109_n_0\,
      O => \zone_count_color2_reg[1][24]_i_43_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_110_n_0\,
      I1 => \zone_count_color2[1][24]_i_111_n_0\,
      O => \zone_count_color2_reg[1][24]_i_44_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_112_n_0\,
      I1 => \zone_count_color2[1][24]_i_113_n_0\,
      O => \zone_count_color2_reg[1][24]_i_45_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_114_n_0\,
      I1 => \zone_count_color2[1][24]_i_115_n_0\,
      O => \zone_count_color2_reg[1][24]_i_46_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_116_n_0\,
      I1 => \zone_count_color2[1][24]_i_117_n_0\,
      O => \zone_count_color2_reg[1][24]_i_47_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_118_n_0\,
      I1 => \zone_count_color2[1][24]_i_119_n_0\,
      O => \zone_count_color2_reg[1][24]_i_48_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_120_n_0\,
      I1 => \zone_count_color2[1][24]_i_121_n_0\,
      O => \zone_count_color2_reg[1][24]_i_49_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_122_n_0\,
      I1 => \zone_count_color2[1][24]_i_123_n_0\,
      O => \zone_count_color2_reg[1][24]_i_50_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_124_n_0\,
      I1 => \zone_count_color2[1][24]_i_125_n_0\,
      O => \zone_count_color2_reg[1][24]_i_51_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_126_n_0\,
      I1 => \zone_count_color2[1][24]_i_127_n_0\,
      O => \zone_count_color2_reg[1][24]_i_52_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_128_n_0\,
      I1 => \zone_count_color2[1][24]_i_129_n_0\,
      O => \zone_count_color2_reg[1][24]_i_53_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_130_n_0\,
      I1 => \zone_count_color2[1][24]_i_131_n_0\,
      O => \zone_count_color2_reg[1][24]_i_54_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_132_n_0\,
      I1 => \zone_count_color2[1][24]_i_133_n_0\,
      O => \zone_count_color2_reg[1][24]_i_55_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_134_n_0\,
      I1 => \zone_count_color2[1][24]_i_135_n_0\,
      O => \zone_count_color2_reg[1][24]_i_56_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][24]_i_136_n_0\,
      I1 => \zone_count_color2[1][24]_i_137_n_0\,
      O => \zone_count_color2_reg[1][24]_i_57_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][24]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][24]_i_18_n_0\,
      I1 => \zone_count_color2_reg[1][24]_i_19_n_0\,
      O => \zone_count_color2_reg[1][24]_i_6_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][24]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][24]_i_28_n_0\,
      I1 => \zone_count_color2_reg[1][24]_i_29_n_0\,
      O => \zone_count_color2_reg[1][24]_i_9_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[1]_0\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[1]_0\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[1]_0\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[1]_0\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_count_color2_reg[1][24]_i_1_n_0\,
      CO(3) => \zone_count_color2_reg[1][28]_i_1_n_0\,
      CO(2) => \zone_count_color2_reg[1][28]_i_1_n_1\,
      CO(1) => \zone_count_color2_reg[1][28]_i_1_n_2\,
      CO(0) => \zone_count_color2_reg[1][28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => max_zone_color21(28 downto 25),
      S(3 downto 0) => zone_count_color2(28 downto 25)
    );
\zone_count_color2_reg[1][28]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][28]_i_38_n_0\,
      I1 => \zone_count_color2_reg[1][28]_i_39_n_0\,
      O => \zone_count_color2_reg[1][28]_i_12_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][28]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][28]_i_48_n_0\,
      I1 => \zone_count_color2_reg[1][28]_i_49_n_0\,
      O => \zone_count_color2_reg[1][28]_i_15_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][28]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_58_n_0\,
      I1 => \zone_count_color2[1][28]_i_59_n_0\,
      O => \zone_count_color2_reg[1][28]_i_18_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_60_n_0\,
      I1 => \zone_count_color2[1][28]_i_61_n_0\,
      O => \zone_count_color2_reg[1][28]_i_19_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_62_n_0\,
      I1 => \zone_count_color2[1][28]_i_63_n_0\,
      O => \zone_count_color2_reg[1][28]_i_20_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_64_n_0\,
      I1 => \zone_count_color2[1][28]_i_65_n_0\,
      O => \zone_count_color2_reg[1][28]_i_21_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_66_n_0\,
      I1 => \zone_count_color2[1][28]_i_67_n_0\,
      O => \zone_count_color2_reg[1][28]_i_22_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_68_n_0\,
      I1 => \zone_count_color2[1][28]_i_69_n_0\,
      O => \zone_count_color2_reg[1][28]_i_23_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_70_n_0\,
      I1 => \zone_count_color2[1][28]_i_71_n_0\,
      O => \zone_count_color2_reg[1][28]_i_24_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_72_n_0\,
      I1 => \zone_count_color2[1][28]_i_73_n_0\,
      O => \zone_count_color2_reg[1][28]_i_25_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_74_n_0\,
      I1 => \zone_count_color2[1][28]_i_75_n_0\,
      O => \zone_count_color2_reg[1][28]_i_26_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_76_n_0\,
      I1 => \zone_count_color2[1][28]_i_77_n_0\,
      O => \zone_count_color2_reg[1][28]_i_27_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_78_n_0\,
      I1 => \zone_count_color2[1][28]_i_79_n_0\,
      O => \zone_count_color2_reg[1][28]_i_28_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_80_n_0\,
      I1 => \zone_count_color2[1][28]_i_81_n_0\,
      O => \zone_count_color2_reg[1][28]_i_29_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_82_n_0\,
      I1 => \zone_count_color2[1][28]_i_83_n_0\,
      O => \zone_count_color2_reg[1][28]_i_30_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_84_n_0\,
      I1 => \zone_count_color2[1][28]_i_85_n_0\,
      O => \zone_count_color2_reg[1][28]_i_31_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_86_n_0\,
      I1 => \zone_count_color2[1][28]_i_87_n_0\,
      O => \zone_count_color2_reg[1][28]_i_32_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_88_n_0\,
      I1 => \zone_count_color2[1][28]_i_89_n_0\,
      O => \zone_count_color2_reg[1][28]_i_33_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_90_n_0\,
      I1 => \zone_count_color2[1][28]_i_91_n_0\,
      O => \zone_count_color2_reg[1][28]_i_34_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_92_n_0\,
      I1 => \zone_count_color2[1][28]_i_93_n_0\,
      O => \zone_count_color2_reg[1][28]_i_35_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_94_n_0\,
      I1 => \zone_count_color2[1][28]_i_95_n_0\,
      O => \zone_count_color2_reg[1][28]_i_36_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_96_n_0\,
      I1 => \zone_count_color2[1][28]_i_97_n_0\,
      O => \zone_count_color2_reg[1][28]_i_37_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_98_n_0\,
      I1 => \zone_count_color2[1][28]_i_99_n_0\,
      O => \zone_count_color2_reg[1][28]_i_38_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_100_n_0\,
      I1 => \zone_count_color2[1][28]_i_101_n_0\,
      O => \zone_count_color2_reg[1][28]_i_39_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_102_n_0\,
      I1 => \zone_count_color2[1][28]_i_103_n_0\,
      O => \zone_count_color2_reg[1][28]_i_40_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_104_n_0\,
      I1 => \zone_count_color2[1][28]_i_105_n_0\,
      O => \zone_count_color2_reg[1][28]_i_41_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_106_n_0\,
      I1 => \zone_count_color2[1][28]_i_107_n_0\,
      O => \zone_count_color2_reg[1][28]_i_42_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_108_n_0\,
      I1 => \zone_count_color2[1][28]_i_109_n_0\,
      O => \zone_count_color2_reg[1][28]_i_43_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_110_n_0\,
      I1 => \zone_count_color2[1][28]_i_111_n_0\,
      O => \zone_count_color2_reg[1][28]_i_44_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_112_n_0\,
      I1 => \zone_count_color2[1][28]_i_113_n_0\,
      O => \zone_count_color2_reg[1][28]_i_45_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_114_n_0\,
      I1 => \zone_count_color2[1][28]_i_115_n_0\,
      O => \zone_count_color2_reg[1][28]_i_46_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_116_n_0\,
      I1 => \zone_count_color2[1][28]_i_117_n_0\,
      O => \zone_count_color2_reg[1][28]_i_47_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_118_n_0\,
      I1 => \zone_count_color2[1][28]_i_119_n_0\,
      O => \zone_count_color2_reg[1][28]_i_48_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_120_n_0\,
      I1 => \zone_count_color2[1][28]_i_121_n_0\,
      O => \zone_count_color2_reg[1][28]_i_49_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_122_n_0\,
      I1 => \zone_count_color2[1][28]_i_123_n_0\,
      O => \zone_count_color2_reg[1][28]_i_50_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_124_n_0\,
      I1 => \zone_count_color2[1][28]_i_125_n_0\,
      O => \zone_count_color2_reg[1][28]_i_51_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_126_n_0\,
      I1 => \zone_count_color2[1][28]_i_127_n_0\,
      O => \zone_count_color2_reg[1][28]_i_52_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_128_n_0\,
      I1 => \zone_count_color2[1][28]_i_129_n_0\,
      O => \zone_count_color2_reg[1][28]_i_53_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_130_n_0\,
      I1 => \zone_count_color2[1][28]_i_131_n_0\,
      O => \zone_count_color2_reg[1][28]_i_54_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_132_n_0\,
      I1 => \zone_count_color2[1][28]_i_133_n_0\,
      O => \zone_count_color2_reg[1][28]_i_55_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_134_n_0\,
      I1 => \zone_count_color2[1][28]_i_135_n_0\,
      O => \zone_count_color2_reg[1][28]_i_56_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][28]_i_136_n_0\,
      I1 => \zone_count_color2[1][28]_i_137_n_0\,
      O => \zone_count_color2_reg[1][28]_i_57_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][28]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][28]_i_18_n_0\,
      I1 => \zone_count_color2_reg[1][28]_i_19_n_0\,
      O => \zone_count_color2_reg[1][28]_i_6_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][28]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][28]_i_28_n_0\,
      I1 => \zone_count_color2_reg[1][28]_i_29_n_0\,
      O => \zone_count_color2_reg[1][28]_i_9_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[1]_0\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[1]_0\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[1]_0\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[1]_0\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][31]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][31]_i_35_n_0\,
      I1 => \zone_count_color2_reg[1][31]_i_36_n_0\,
      O => \zone_count_color2_reg[1][31]_i_12_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][31]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_45_n_0\,
      I1 => \zone_count_color2[1][31]_i_46_n_0\,
      O => \zone_count_color2_reg[1][31]_i_15_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_47_n_0\,
      I1 => \zone_count_color2[1][31]_i_48_n_0\,
      O => \zone_count_color2_reg[1][31]_i_16_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_49_n_0\,
      I1 => \zone_count_color2[1][31]_i_50_n_0\,
      O => \zone_count_color2_reg[1][31]_i_17_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_51_n_0\,
      I1 => \zone_count_color2[1][31]_i_52_n_0\,
      O => \zone_count_color2_reg[1][31]_i_18_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_53_n_0\,
      I1 => \zone_count_color2[1][31]_i_54_n_0\,
      O => \zone_count_color2_reg[1][31]_i_19_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_count_color2_reg[1][28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_zone_count_color2_reg[1][31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \zone_count_color2_reg[1][31]_i_2_n_2\,
      CO(0) => \zone_count_color2_reg[1][31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_zone_count_color2_reg[1][31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => max_zone_color21(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => zone_count_color2(31 downto 29)
    );
\zone_count_color2_reg[1][31]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_55_n_0\,
      I1 => \zone_count_color2[1][31]_i_56_n_0\,
      O => \zone_count_color2_reg[1][31]_i_20_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_57_n_0\,
      I1 => \zone_count_color2[1][31]_i_58_n_0\,
      O => \zone_count_color2_reg[1][31]_i_21_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_59_n_0\,
      I1 => \zone_count_color2[1][31]_i_60_n_0\,
      O => \zone_count_color2_reg[1][31]_i_22_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_61_n_0\,
      I1 => \zone_count_color2[1][31]_i_62_n_0\,
      O => \zone_count_color2_reg[1][31]_i_23_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_63_n_0\,
      I1 => \zone_count_color2[1][31]_i_64_n_0\,
      O => \zone_count_color2_reg[1][31]_i_24_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_65_n_0\,
      I1 => \zone_count_color2[1][31]_i_66_n_0\,
      O => \zone_count_color2_reg[1][31]_i_25_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_67_n_0\,
      I1 => \zone_count_color2[1][31]_i_68_n_0\,
      O => \zone_count_color2_reg[1][31]_i_26_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_69_n_0\,
      I1 => \zone_count_color2[1][31]_i_70_n_0\,
      O => \zone_count_color2_reg[1][31]_i_27_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_71_n_0\,
      I1 => \zone_count_color2[1][31]_i_72_n_0\,
      O => \zone_count_color2_reg[1][31]_i_28_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_73_n_0\,
      I1 => \zone_count_color2[1][31]_i_74_n_0\,
      O => \zone_count_color2_reg[1][31]_i_29_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_75_n_0\,
      I1 => \zone_count_color2[1][31]_i_76_n_0\,
      O => \zone_count_color2_reg[1][31]_i_30_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_77_n_0\,
      I1 => \zone_count_color2[1][31]_i_78_n_0\,
      O => \zone_count_color2_reg[1][31]_i_31_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_79_n_0\,
      I1 => \zone_count_color2[1][31]_i_80_n_0\,
      O => \zone_count_color2_reg[1][31]_i_32_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_81_n_0\,
      I1 => \zone_count_color2[1][31]_i_82_n_0\,
      O => \zone_count_color2_reg[1][31]_i_33_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_83_n_0\,
      I1 => \zone_count_color2[1][31]_i_84_n_0\,
      O => \zone_count_color2_reg[1][31]_i_34_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_85_n_0\,
      I1 => \zone_count_color2[1][31]_i_86_n_0\,
      O => \zone_count_color2_reg[1][31]_i_35_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_87_n_0\,
      I1 => \zone_count_color2[1][31]_i_88_n_0\,
      O => \zone_count_color2_reg[1][31]_i_36_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_89_n_0\,
      I1 => \zone_count_color2[1][31]_i_90_n_0\,
      O => \zone_count_color2_reg[1][31]_i_37_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_91_n_0\,
      I1 => \zone_count_color2[1][31]_i_92_n_0\,
      O => \zone_count_color2_reg[1][31]_i_38_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_93_n_0\,
      I1 => \zone_count_color2[1][31]_i_94_n_0\,
      O => \zone_count_color2_reg[1][31]_i_39_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_95_n_0\,
      I1 => \zone_count_color2[1][31]_i_96_n_0\,
      O => \zone_count_color2_reg[1][31]_i_40_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_97_n_0\,
      I1 => \zone_count_color2[1][31]_i_98_n_0\,
      O => \zone_count_color2_reg[1][31]_i_41_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_99_n_0\,
      I1 => \zone_count_color2[1][31]_i_100_n_0\,
      O => \zone_count_color2_reg[1][31]_i_42_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_101_n_0\,
      I1 => \zone_count_color2[1][31]_i_102_n_0\,
      O => \zone_count_color2_reg[1][31]_i_43_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][31]_i_103_n_0\,
      I1 => \zone_count_color2[1][31]_i_104_n_0\,
      O => \zone_count_color2_reg[1][31]_i_44_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][31]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][31]_i_15_n_0\,
      I1 => \zone_count_color2_reg[1][31]_i_16_n_0\,
      O => \zone_count_color2_reg[1][31]_i_6_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][31]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][31]_i_25_n_0\,
      I1 => \zone_count_color2_reg[1][31]_i_26_n_0\,
      O => \zone_count_color2_reg[1][31]_i_9_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[1]_0\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[1]_0\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zone_count_color2_reg[1][4]_i_1_n_0\,
      CO(2) => \zone_count_color2_reg[1][4]_i_1_n_1\,
      CO(1) => \zone_count_color2_reg[1][4]_i_1_n_2\,
      CO(0) => \zone_count_color2_reg[1][4]_i_1_n_3\,
      CYINIT => zone_count_color2(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => max_zone_color21(4 downto 1),
      S(3 downto 0) => zone_count_color2(4 downto 1)
    );
\zone_count_color2_reg[1][4]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][4]_i_29_n_0\,
      I1 => \zone_count_color2_reg[1][4]_i_30_n_0\,
      O => \zone_count_color2_reg[1][4]_i_10_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][4]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][4]_i_39_n_0\,
      I1 => \zone_count_color2_reg[1][4]_i_40_n_0\,
      O => \zone_count_color2_reg[1][4]_i_13_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][4]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][4]_i_49_n_0\,
      I1 => \zone_count_color2_reg[1][4]_i_50_n_0\,
      O => \zone_count_color2_reg[1][4]_i_16_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][4]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_59_n_0\,
      I1 => \zone_count_color2[1][4]_i_60_n_0\,
      O => \zone_count_color2_reg[1][4]_i_19_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_61_n_0\,
      I1 => \zone_count_color2[1][4]_i_62_n_0\,
      O => \zone_count_color2_reg[1][4]_i_20_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_63_n_0\,
      I1 => \zone_count_color2[1][4]_i_64_n_0\,
      O => \zone_count_color2_reg[1][4]_i_21_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_65_n_0\,
      I1 => \zone_count_color2[1][4]_i_66_n_0\,
      O => \zone_count_color2_reg[1][4]_i_22_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_67_n_0\,
      I1 => \zone_count_color2[1][4]_i_68_n_0\,
      O => \zone_count_color2_reg[1][4]_i_23_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_69_n_0\,
      I1 => \zone_count_color2[1][4]_i_70_n_0\,
      O => \zone_count_color2_reg[1][4]_i_24_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_71_n_0\,
      I1 => \zone_count_color2[1][4]_i_72_n_0\,
      O => \zone_count_color2_reg[1][4]_i_25_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_73_n_0\,
      I1 => \zone_count_color2[1][4]_i_74_n_0\,
      O => \zone_count_color2_reg[1][4]_i_26_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_75_n_0\,
      I1 => \zone_count_color2[1][4]_i_76_n_0\,
      O => \zone_count_color2_reg[1][4]_i_27_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_77_n_0\,
      I1 => \zone_count_color2[1][4]_i_78_n_0\,
      O => \zone_count_color2_reg[1][4]_i_28_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_79_n_0\,
      I1 => \zone_count_color2[1][4]_i_80_n_0\,
      O => \zone_count_color2_reg[1][4]_i_29_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_81_n_0\,
      I1 => \zone_count_color2[1][4]_i_82_n_0\,
      O => \zone_count_color2_reg[1][4]_i_30_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_83_n_0\,
      I1 => \zone_count_color2[1][4]_i_84_n_0\,
      O => \zone_count_color2_reg[1][4]_i_31_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_85_n_0\,
      I1 => \zone_count_color2[1][4]_i_86_n_0\,
      O => \zone_count_color2_reg[1][4]_i_32_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_87_n_0\,
      I1 => \zone_count_color2[1][4]_i_88_n_0\,
      O => \zone_count_color2_reg[1][4]_i_33_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_89_n_0\,
      I1 => \zone_count_color2[1][4]_i_90_n_0\,
      O => \zone_count_color2_reg[1][4]_i_34_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_91_n_0\,
      I1 => \zone_count_color2[1][4]_i_92_n_0\,
      O => \zone_count_color2_reg[1][4]_i_35_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_93_n_0\,
      I1 => \zone_count_color2[1][4]_i_94_n_0\,
      O => \zone_count_color2_reg[1][4]_i_36_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_95_n_0\,
      I1 => \zone_count_color2[1][4]_i_96_n_0\,
      O => \zone_count_color2_reg[1][4]_i_37_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_97_n_0\,
      I1 => \zone_count_color2[1][4]_i_98_n_0\,
      O => \zone_count_color2_reg[1][4]_i_38_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_99_n_0\,
      I1 => \zone_count_color2[1][4]_i_100_n_0\,
      O => \zone_count_color2_reg[1][4]_i_39_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_101_n_0\,
      I1 => \zone_count_color2[1][4]_i_102_n_0\,
      O => \zone_count_color2_reg[1][4]_i_40_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_103_n_0\,
      I1 => \zone_count_color2[1][4]_i_104_n_0\,
      O => \zone_count_color2_reg[1][4]_i_41_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_105_n_0\,
      I1 => \zone_count_color2[1][4]_i_106_n_0\,
      O => \zone_count_color2_reg[1][4]_i_42_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_107_n_0\,
      I1 => \zone_count_color2[1][4]_i_108_n_0\,
      O => \zone_count_color2_reg[1][4]_i_43_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_109_n_0\,
      I1 => \zone_count_color2[1][4]_i_110_n_0\,
      O => \zone_count_color2_reg[1][4]_i_44_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_111_n_0\,
      I1 => \zone_count_color2[1][4]_i_112_n_0\,
      O => \zone_count_color2_reg[1][4]_i_45_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_113_n_0\,
      I1 => \zone_count_color2[1][4]_i_114_n_0\,
      O => \zone_count_color2_reg[1][4]_i_46_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_115_n_0\,
      I1 => \zone_count_color2[1][4]_i_116_n_0\,
      O => \zone_count_color2_reg[1][4]_i_47_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_117_n_0\,
      I1 => \zone_count_color2[1][4]_i_118_n_0\,
      O => \zone_count_color2_reg[1][4]_i_48_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_119_n_0\,
      I1 => \zone_count_color2[1][4]_i_120_n_0\,
      O => \zone_count_color2_reg[1][4]_i_49_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_121_n_0\,
      I1 => \zone_count_color2[1][4]_i_122_n_0\,
      O => \zone_count_color2_reg[1][4]_i_50_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_123_n_0\,
      I1 => \zone_count_color2[1][4]_i_124_n_0\,
      O => \zone_count_color2_reg[1][4]_i_51_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_125_n_0\,
      I1 => \zone_count_color2[1][4]_i_126_n_0\,
      O => \zone_count_color2_reg[1][4]_i_52_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_127_n_0\,
      I1 => \zone_count_color2[1][4]_i_128_n_0\,
      O => \zone_count_color2_reg[1][4]_i_53_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_129_n_0\,
      I1 => \zone_count_color2[1][4]_i_130_n_0\,
      O => \zone_count_color2_reg[1][4]_i_54_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_131_n_0\,
      I1 => \zone_count_color2[1][4]_i_132_n_0\,
      O => \zone_count_color2_reg[1][4]_i_55_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_133_n_0\,
      I1 => \zone_count_color2[1][4]_i_134_n_0\,
      O => \zone_count_color2_reg[1][4]_i_56_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_135_n_0\,
      I1 => \zone_count_color2[1][4]_i_136_n_0\,
      O => \zone_count_color2_reg[1][4]_i_57_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][4]_i_137_n_0\,
      I1 => \zone_count_color2[1][4]_i_138_n_0\,
      O => \zone_count_color2_reg[1][4]_i_58_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][4]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][4]_i_19_n_0\,
      I1 => \zone_count_color2_reg[1][4]_i_20_n_0\,
      O => \zone_count_color2_reg[1][4]_i_7_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[1]_0\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[1]_0\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[1]_0\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[1]_0\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[1][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zone_count_color2_reg[1][4]_i_1_n_0\,
      CO(3) => \zone_count_color2_reg[1][8]_i_1_n_0\,
      CO(2) => \zone_count_color2_reg[1][8]_i_1_n_1\,
      CO(1) => \zone_count_color2_reg[1][8]_i_1_n_2\,
      CO(0) => \zone_count_color2_reg[1][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => max_zone_color21(8 downto 5),
      S(3 downto 0) => zone_count_color2(8 downto 5)
    );
\zone_count_color2_reg[1][8]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][8]_i_38_n_0\,
      I1 => \zone_count_color2_reg[1][8]_i_39_n_0\,
      O => \zone_count_color2_reg[1][8]_i_12_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][8]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][8]_i_48_n_0\,
      I1 => \zone_count_color2_reg[1][8]_i_49_n_0\,
      O => \zone_count_color2_reg[1][8]_i_15_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][8]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_58_n_0\,
      I1 => \zone_count_color2[1][8]_i_59_n_0\,
      O => \zone_count_color2_reg[1][8]_i_18_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_60_n_0\,
      I1 => \zone_count_color2[1][8]_i_61_n_0\,
      O => \zone_count_color2_reg[1][8]_i_19_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_62_n_0\,
      I1 => \zone_count_color2[1][8]_i_63_n_0\,
      O => \zone_count_color2_reg[1][8]_i_20_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_64_n_0\,
      I1 => \zone_count_color2[1][8]_i_65_n_0\,
      O => \zone_count_color2_reg[1][8]_i_21_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_66_n_0\,
      I1 => \zone_count_color2[1][8]_i_67_n_0\,
      O => \zone_count_color2_reg[1][8]_i_22_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_68_n_0\,
      I1 => \zone_count_color2[1][8]_i_69_n_0\,
      O => \zone_count_color2_reg[1][8]_i_23_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_70_n_0\,
      I1 => \zone_count_color2[1][8]_i_71_n_0\,
      O => \zone_count_color2_reg[1][8]_i_24_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_72_n_0\,
      I1 => \zone_count_color2[1][8]_i_73_n_0\,
      O => \zone_count_color2_reg[1][8]_i_25_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_74_n_0\,
      I1 => \zone_count_color2[1][8]_i_75_n_0\,
      O => \zone_count_color2_reg[1][8]_i_26_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_76_n_0\,
      I1 => \zone_count_color2[1][8]_i_77_n_0\,
      O => \zone_count_color2_reg[1][8]_i_27_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_78_n_0\,
      I1 => \zone_count_color2[1][8]_i_79_n_0\,
      O => \zone_count_color2_reg[1][8]_i_28_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_80_n_0\,
      I1 => \zone_count_color2[1][8]_i_81_n_0\,
      O => \zone_count_color2_reg[1][8]_i_29_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_82_n_0\,
      I1 => \zone_count_color2[1][8]_i_83_n_0\,
      O => \zone_count_color2_reg[1][8]_i_30_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_84_n_0\,
      I1 => \zone_count_color2[1][8]_i_85_n_0\,
      O => \zone_count_color2_reg[1][8]_i_31_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_86_n_0\,
      I1 => \zone_count_color2[1][8]_i_87_n_0\,
      O => \zone_count_color2_reg[1][8]_i_32_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_88_n_0\,
      I1 => \zone_count_color2[1][8]_i_89_n_0\,
      O => \zone_count_color2_reg[1][8]_i_33_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_90_n_0\,
      I1 => \zone_count_color2[1][8]_i_91_n_0\,
      O => \zone_count_color2_reg[1][8]_i_34_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_92_n_0\,
      I1 => \zone_count_color2[1][8]_i_93_n_0\,
      O => \zone_count_color2_reg[1][8]_i_35_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_94_n_0\,
      I1 => \zone_count_color2[1][8]_i_95_n_0\,
      O => \zone_count_color2_reg[1][8]_i_36_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_96_n_0\,
      I1 => \zone_count_color2[1][8]_i_97_n_0\,
      O => \zone_count_color2_reg[1][8]_i_37_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_98_n_0\,
      I1 => \zone_count_color2[1][8]_i_99_n_0\,
      O => \zone_count_color2_reg[1][8]_i_38_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_100_n_0\,
      I1 => \zone_count_color2[1][8]_i_101_n_0\,
      O => \zone_count_color2_reg[1][8]_i_39_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_102_n_0\,
      I1 => \zone_count_color2[1][8]_i_103_n_0\,
      O => \zone_count_color2_reg[1][8]_i_40_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_104_n_0\,
      I1 => \zone_count_color2[1][8]_i_105_n_0\,
      O => \zone_count_color2_reg[1][8]_i_41_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_106_n_0\,
      I1 => \zone_count_color2[1][8]_i_107_n_0\,
      O => \zone_count_color2_reg[1][8]_i_42_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_108_n_0\,
      I1 => \zone_count_color2[1][8]_i_109_n_0\,
      O => \zone_count_color2_reg[1][8]_i_43_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_110_n_0\,
      I1 => \zone_count_color2[1][8]_i_111_n_0\,
      O => \zone_count_color2_reg[1][8]_i_44_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_112_n_0\,
      I1 => \zone_count_color2[1][8]_i_113_n_0\,
      O => \zone_count_color2_reg[1][8]_i_45_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_114_n_0\,
      I1 => \zone_count_color2[1][8]_i_115_n_0\,
      O => \zone_count_color2_reg[1][8]_i_46_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_116_n_0\,
      I1 => \zone_count_color2[1][8]_i_117_n_0\,
      O => \zone_count_color2_reg[1][8]_i_47_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_118_n_0\,
      I1 => \zone_count_color2[1][8]_i_119_n_0\,
      O => \zone_count_color2_reg[1][8]_i_48_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_120_n_0\,
      I1 => \zone_count_color2[1][8]_i_121_n_0\,
      O => \zone_count_color2_reg[1][8]_i_49_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_122_n_0\,
      I1 => \zone_count_color2[1][8]_i_123_n_0\,
      O => \zone_count_color2_reg[1][8]_i_50_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_124_n_0\,
      I1 => \zone_count_color2[1][8]_i_125_n_0\,
      O => \zone_count_color2_reg[1][8]_i_51_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_126_n_0\,
      I1 => \zone_count_color2[1][8]_i_127_n_0\,
      O => \zone_count_color2_reg[1][8]_i_52_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_128_n_0\,
      I1 => \zone_count_color2[1][8]_i_129_n_0\,
      O => \zone_count_color2_reg[1][8]_i_53_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_130_n_0\,
      I1 => \zone_count_color2[1][8]_i_131_n_0\,
      O => \zone_count_color2_reg[1][8]_i_54_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_132_n_0\,
      I1 => \zone_count_color2[1][8]_i_133_n_0\,
      O => \zone_count_color2_reg[1][8]_i_55_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_134_n_0\,
      I1 => \zone_count_color2[1][8]_i_135_n_0\,
      O => \zone_count_color2_reg[1][8]_i_56_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \zone_count_color2[1][8]_i_136_n_0\,
      I1 => \zone_count_color2[1][8]_i_137_n_0\,
      O => \zone_count_color2_reg[1][8]_i_57_n_0\,
      S => zone_id(1)
    );
\zone_count_color2_reg[1][8]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][8]_i_18_n_0\,
      I1 => \zone_count_color2_reg[1][8]_i_19_n_0\,
      O => \zone_count_color2_reg[1][8]_i_6_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][8]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \zone_count_color2_reg[1][8]_i_28_n_0\,
      I1 => \zone_count_color2_reg[1][8]_i_29_n_0\,
      O => \zone_count_color2_reg[1][8]_i_9_n_0\,
      S => zone_id(2)
    );
\zone_count_color2_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[1][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[1]_0\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[20]_19\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[20]_19\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[20]_19\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[20]_19\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[20]_19\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[20]_19\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[20]_19\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[20]_19\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[20]_19\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[20]_19\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[20]_19\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[20]_19\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[20]_19\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[20]_19\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[20]_19\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[20]_19\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[20]_19\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[20]_19\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[20]_19\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[20]_19\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[20]_19\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[20]_19\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[20]_19\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[20]_19\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[20]_19\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[20]_19\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[20]_19\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[20]_19\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[20]_19\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[20]_19\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[20]_19\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[20][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[20][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[20]_19\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[21]_20\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[21]_20\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[21]_20\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[21]_20\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[21]_20\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[21]_20\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[21]_20\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[21]_20\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[21]_20\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[21]_20\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[21]_20\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[21]_20\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[21]_20\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[21]_20\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[21]_20\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[21]_20\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[21]_20\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[21]_20\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[21]_20\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[21]_20\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[21]_20\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[21]_20\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[21]_20\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[21]_20\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[21]_20\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[21]_20\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[21]_20\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[21]_20\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[21]_20\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[21]_20\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[21]_20\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[21][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[21][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[21]_20\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[22]_21\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[22]_21\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[22]_21\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[22]_21\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[22]_21\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[22]_21\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[22]_21\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[22]_21\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[22]_21\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[22]_21\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[22]_21\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[22]_21\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[22]_21\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[22]_21\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[22]_21\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[22]_21\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[22]_21\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[22]_21\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[22]_21\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[22]_21\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[22]_21\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[22]_21\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[22]_21\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[22]_21\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[22]_21\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[22]_21\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[22]_21\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[22]_21\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[22]_21\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[22]_21\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[22]_21\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[22][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[22][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[22]_21\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[23]_22\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[23]_22\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[23]_22\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[23]_22\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[23]_22\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[23]_22\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[23]_22\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[23]_22\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[23]_22\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[23]_22\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[23]_22\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[23]_22\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[23]_22\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[23]_22\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[23]_22\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[23]_22\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[23]_22\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[23]_22\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[23]_22\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[23]_22\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[23]_22\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[23]_22\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[23]_22\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[23]_22\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[23]_22\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[23]_22\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[23]_22\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[23]_22\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[23]_22\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[23]_22\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[23]_22\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[23][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[23][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[23]_22\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[24]_23\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[24]_23\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[24]_23\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[24]_23\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[24]_23\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[24]_23\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[24]_23\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[24]_23\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[24]_23\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[24]_23\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[24]_23\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[24]_23\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[24]_23\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[24]_23\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[24]_23\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[24]_23\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[24]_23\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[24]_23\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[24]_23\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[24]_23\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[24]_23\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[24]_23\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[24]_23\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[24]_23\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[24]_23\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[24]_23\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[24]_23\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[24]_23\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[24]_23\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[24]_23\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[24]_23\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[24][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[24][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[24]_23\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[25]_24\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[25]_24\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[25]_24\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[25]_24\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[25]_24\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[25]_24\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[25]_24\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[25]_24\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[25]_24\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[25]_24\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[25]_24\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[25]_24\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[25]_24\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[25]_24\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[25]_24\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[25]_24\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[25]_24\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[25]_24\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[25]_24\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[25]_24\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[25]_24\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[25]_24\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[25]_24\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[25]_24\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[25]_24\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[25]_24\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[25]_24\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[25]_24\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[25]_24\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[25]_24\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[25]_24\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[25][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[25][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[25]_24\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[26]_25\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[26]_25\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[26]_25\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[26]_25\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[26]_25\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[26]_25\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[26]_25\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[26]_25\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[26]_25\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[26]_25\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[26]_25\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[26]_25\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[26]_25\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[26]_25\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[26]_25\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[26]_25\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[26]_25\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[26]_25\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[26]_25\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[26]_25\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[26]_25\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[26]_25\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[26]_25\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[26]_25\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[26]_25\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[26]_25\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[26]_25\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[26]_25\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[26]_25\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[26]_25\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[26]_25\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[26][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[26][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[26]_25\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[27]_26\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[27]_26\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[27]_26\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[27]_26\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[27]_26\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[27]_26\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[27]_26\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[27]_26\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[27]_26\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[27]_26\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[27]_26\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[27]_26\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[27]_26\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[27]_26\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[27]_26\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[27]_26\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[27]_26\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[27]_26\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[27]_26\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[27]_26\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[27]_26\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[27]_26\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[27]_26\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[27]_26\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[27]_26\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[27]_26\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[27]_26\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[27]_26\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[27]_26\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[27]_26\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[27]_26\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[27][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[27][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[27]_26\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[28]_27\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[28]_27\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[28]_27\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[28]_27\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[28]_27\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[28]_27\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[28]_27\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[28]_27\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[28]_27\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[28]_27\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[28]_27\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[28]_27\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[28]_27\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[28]_27\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[28]_27\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[28]_27\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[28]_27\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[28]_27\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[28]_27\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[28]_27\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[28]_27\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[28]_27\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[28]_27\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[28]_27\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[28]_27\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[28]_27\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[28]_27\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[28]_27\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[28]_27\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[28]_27\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[28]_27\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[28][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[28][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[28]_27\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[29]_28\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[29]_28\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[29]_28\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[29]_28\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[29]_28\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[29]_28\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[29]_28\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[29]_28\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[29]_28\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[29]_28\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[29]_28\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[29]_28\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[29]_28\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[29]_28\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[29]_28\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[29]_28\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[29]_28\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[29]_28\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[29]_28\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[29]_28\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[29]_28\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[29]_28\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[29]_28\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[29]_28\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[29]_28\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[29]_28\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[29]_28\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[29]_28\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[29]_28\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[29]_28\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[29]_28\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[29][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[29][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[29]_28\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[2]_1\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[2]_1\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[2]_1\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[2]_1\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[2]_1\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[2]_1\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[2]_1\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[2]_1\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[2]_1\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[2]_1\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[2]_1\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[2]_1\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[2]_1\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[2]_1\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[2]_1\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[2]_1\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[2]_1\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[2]_1\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[2]_1\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[2]_1\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[2]_1\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[2]_1\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[2]_1\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[2]_1\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[2]_1\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[2]_1\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[2]_1\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[2]_1\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[2]_1\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[2]_1\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[2]_1\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[2][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[2]_1\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[30]_29\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[30]_29\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[30]_29\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[30]_29\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[30]_29\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[30]_29\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[30]_29\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[30]_29\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[30]_29\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[30]_29\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[30]_29\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[30]_29\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[30]_29\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[30]_29\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[30]_29\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[30]_29\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[30]_29\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[30]_29\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[30]_29\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[30]_29\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[30]_29\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[30]_29\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[30]_29\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[30]_29\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[30]_29\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[30]_29\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[30]_29\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[30]_29\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[30]_29\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[30]_29\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[30]_29\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[30][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[30][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[30]_29\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[31]_30\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[31]_30\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[31]_30\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[31]_30\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[31]_30\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[31]_30\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[31]_30\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[31]_30\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[31]_30\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[31]_30\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[31]_30\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[31]_30\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[31]_30\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[31]_30\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[31]_30\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[31]_30\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[31]_30\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[31]_30\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[31]_30\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[31]_30\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[31]_30\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[31]_30\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[31]_30\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[31]_30\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[31]_30\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[31]_30\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[31]_30\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[31]_30\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[31]_30\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[31]_30\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[31]_30\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[31][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[31][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[31]_30\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[32]_31\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[32]_31\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[32]_31\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[32]_31\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[32]_31\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[32]_31\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[32]_31\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[32]_31\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[32]_31\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[32]_31\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[32]_31\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[32]_31\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[32]_31\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[32]_31\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[32]_31\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[32]_31\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[32]_31\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[32]_31\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[32]_31\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[32]_31\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[32]_31\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[32]_31\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[32]_31\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[32]_31\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[32]_31\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[32]_31\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[32]_31\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[32]_31\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[32]_31\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[32]_31\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[32]_31\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[32][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[32][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[32]_31\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[33]_32\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[33]_32\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[33]_32\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[33]_32\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[33]_32\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[33]_32\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[33]_32\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[33]_32\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[33]_32\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[33]_32\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[33]_32\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[33]_32\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[33]_32\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[33]_32\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[33]_32\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[33]_32\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[33]_32\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[33]_32\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[33]_32\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[33]_32\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[33]_32\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[33]_32\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[33]_32\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[33]_32\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[33]_32\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[33]_32\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[33]_32\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[33]_32\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[33]_32\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[33]_32\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[33]_32\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[33][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[33][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[33]_32\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[34]_33\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[34]_33\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[34]_33\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[34]_33\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[34]_33\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[34]_33\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[34]_33\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[34]_33\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[34]_33\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[34]_33\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[34]_33\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[34]_33\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[34]_33\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[34]_33\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[34]_33\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[34]_33\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[34]_33\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[34]_33\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[34]_33\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[34]_33\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[34]_33\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[34]_33\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[34]_33\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[34]_33\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[34]_33\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[34]_33\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[34]_33\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[34]_33\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[34]_33\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[34]_33\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[34]_33\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[34][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[34][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[34]_33\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[35]_34\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[35]_34\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[35]_34\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[35]_34\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[35]_34\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[35]_34\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[35]_34\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[35]_34\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[35]_34\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[35]_34\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[35]_34\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[35]_34\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[35]_34\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[35]_34\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[35]_34\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[35]_34\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[35]_34\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[35]_34\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[35]_34\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[35]_34\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[35]_34\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[35]_34\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[35]_34\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[35]_34\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[35]_34\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[35]_34\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[35]_34\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[35]_34\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[35]_34\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[35]_34\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[35]_34\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[35][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[35][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[35]_34\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[36]_35\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[36]_35\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[36]_35\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[36]_35\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[36]_35\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[36]_35\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[36]_35\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[36]_35\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[36]_35\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[36]_35\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[36]_35\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[36]_35\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[36]_35\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[36]_35\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[36]_35\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[36]_35\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[36]_35\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[36]_35\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[36]_35\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[36]_35\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[36]_35\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[36]_35\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[36]_35\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[36]_35\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[36]_35\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[36]_35\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[36]_35\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[36]_35\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[36]_35\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[36]_35\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[36]_35\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[36][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[36][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[36]_35\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[37]_36\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[37]_36\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[37]_36\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[37]_36\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[37]_36\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[37]_36\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[37]_36\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[37]_36\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[37]_36\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[37]_36\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[37]_36\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[37]_36\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[37]_36\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[37]_36\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[37]_36\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[37]_36\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[37]_36\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[37]_36\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[37]_36\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[37]_36\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[37]_36\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[37]_36\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[37]_36\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[37]_36\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[37]_36\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[37]_36\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[37]_36\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[37]_36\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[37]_36\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[37]_36\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[37]_36\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[37][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[37][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[37]_36\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[38]_37\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[38]_37\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[38]_37\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[38]_37\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[38]_37\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[38]_37\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[38]_37\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[38]_37\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[38]_37\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[38]_37\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[38]_37\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[38]_37\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[38]_37\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[38]_37\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[38]_37\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[38]_37\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[38]_37\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[38]_37\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[38]_37\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[38]_37\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[38]_37\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[38]_37\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[38]_37\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[38]_37\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[38]_37\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[38]_37\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[38]_37\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[38]_37\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[38]_37\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[38]_37\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[38]_37\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[38][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[38][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[38]_37\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[39]_38\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[39]_38\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[39]_38\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[39]_38\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[39]_38\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[39]_38\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[39]_38\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[39]_38\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[39]_38\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[39]_38\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[39]_38\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[39]_38\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[39]_38\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[39]_38\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[39]_38\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[39]_38\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[39]_38\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[39]_38\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[39]_38\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[39]_38\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[39]_38\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[39]_38\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[39]_38\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[39]_38\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[39]_38\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[39]_38\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[39]_38\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[39]_38\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[39]_38\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[39]_38\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[39]_38\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[39][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[39][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[39]_38\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[3]_2\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[3]_2\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[3]_2\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[3]_2\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[3]_2\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[3]_2\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[3]_2\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[3]_2\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[3]_2\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[3]_2\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[3]_2\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[3]_2\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[3]_2\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[3]_2\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[3]_2\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[3]_2\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[3]_2\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[3]_2\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[3]_2\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[3]_2\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[3]_2\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[3]_2\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[3]_2\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[3]_2\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[3]_2\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[3]_2\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[3]_2\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[3]_2\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[3]_2\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[3]_2\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[3]_2\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[3][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[3]_2\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[40]_39\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[40]_39\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[40]_39\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[40]_39\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[40]_39\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[40]_39\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[40]_39\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[40]_39\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[40]_39\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[40]_39\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[40]_39\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[40]_39\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[40]_39\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[40]_39\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[40]_39\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[40]_39\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[40]_39\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[40]_39\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[40]_39\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[40]_39\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[40]_39\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[40]_39\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[40]_39\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[40]_39\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[40]_39\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[40]_39\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[40]_39\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[40]_39\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[40]_39\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[40]_39\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[40]_39\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[40][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[40][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[40]_39\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[41]_40\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[41]_40\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[41]_40\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[41]_40\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[41]_40\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[41]_40\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[41]_40\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[41]_40\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[41]_40\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[41]_40\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[41]_40\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[41]_40\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[41]_40\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[41]_40\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[41]_40\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[41]_40\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[41]_40\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[41]_40\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[41]_40\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[41]_40\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[41]_40\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[41]_40\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[41]_40\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[41]_40\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[41]_40\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[41]_40\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[41]_40\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[41]_40\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[41]_40\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[41]_40\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[41]_40\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[41][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[41][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[41]_40\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[42]_41\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[42]_41\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[42]_41\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[42]_41\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[42]_41\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[42]_41\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[42]_41\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[42]_41\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[42]_41\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[42]_41\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[42]_41\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[42]_41\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[42]_41\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[42]_41\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[42]_41\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[42]_41\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[42]_41\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[42]_41\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[42]_41\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[42]_41\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[42]_41\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[42]_41\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[42]_41\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[42]_41\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[42]_41\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[42]_41\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[42]_41\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[42]_41\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[42]_41\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[42]_41\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[42]_41\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[42][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[42][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[42]_41\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[43]_42\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[43]_42\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[43]_42\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[43]_42\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[43]_42\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[43]_42\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[43]_42\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[43]_42\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[43]_42\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[43]_42\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[43]_42\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[43]_42\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[43]_42\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[43]_42\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[43]_42\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[43]_42\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[43]_42\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[43]_42\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[43]_42\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[43]_42\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[43]_42\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[43]_42\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[43]_42\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[43]_42\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[43]_42\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[43]_42\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[43]_42\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[43]_42\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[43]_42\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[43]_42\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[43]_42\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[43][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[43][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[43]_42\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[44]_43\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[44]_43\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[44]_43\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[44]_43\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[44]_43\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[44]_43\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[44]_43\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[44]_43\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[44]_43\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[44]_43\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[44]_43\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[44]_43\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[44]_43\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[44]_43\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[44]_43\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[44]_43\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[44]_43\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[44]_43\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[44]_43\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[44]_43\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[44]_43\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[44]_43\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[44]_43\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[44]_43\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[44]_43\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[44]_43\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[44]_43\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[44]_43\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[44]_43\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[44]_43\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[44]_43\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[44][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[44][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[44]_43\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[45]_44\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[45]_44\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[45]_44\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[45]_44\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[45]_44\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[45]_44\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[45]_44\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[45]_44\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[45]_44\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[45]_44\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[45]_44\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[45]_44\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[45]_44\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[45]_44\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[45]_44\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[45]_44\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[45]_44\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[45]_44\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[45]_44\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[45]_44\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[45]_44\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[45]_44\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[45]_44\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[45]_44\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[45]_44\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[45]_44\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[45]_44\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[45]_44\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[45]_44\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[45]_44\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[45]_44\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[45][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[45][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[45]_44\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[46]_45\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[46]_45\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[46]_45\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[46]_45\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[46]_45\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[46]_45\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[46]_45\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[46]_45\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[46]_45\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[46]_45\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[46]_45\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[46]_45\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[46]_45\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[46]_45\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[46]_45\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[46]_45\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[46]_45\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[46]_45\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[46]_45\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[46]_45\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[46]_45\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[46]_45\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[46]_45\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[46]_45\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[46]_45\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[46]_45\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[46]_45\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[46]_45\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[46]_45\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[46]_45\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[46]_45\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[46][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[46][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[46]_45\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[47]_46\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[47]_46\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[47]_46\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[47]_46\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[47]_46\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[47]_46\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[47]_46\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[47]_46\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[47]_46\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[47]_46\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[47]_46\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[47]_46\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[47]_46\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[47]_46\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[47]_46\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[47]_46\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[47]_46\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[47]_46\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[47]_46\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[47]_46\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[47]_46\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[47]_46\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[47]_46\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[47]_46\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[47]_46\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[47]_46\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[47]_46\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[47]_46\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[47]_46\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[47]_46\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[47]_46\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[47][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[47][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[47]_46\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[48]_47\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[48]_47\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[48]_47\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[48]_47\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[48]_47\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[48]_47\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[48]_47\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[48]_47\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[48]_47\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[48]_47\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[48]_47\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[48]_47\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[48]_47\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[48]_47\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[48]_47\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[48]_47\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[48]_47\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[48]_47\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[48]_47\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[48]_47\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[48]_47\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[48]_47\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[48]_47\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[48]_47\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[48]_47\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[48]_47\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[48]_47\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[48]_47\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[48]_47\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[48]_47\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[48]_47\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[48][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[48][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[48]_47\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[49]_48\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[49]_48\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[49]_48\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[49]_48\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[49]_48\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[49]_48\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[49]_48\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[49]_48\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[49]_48\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[49]_48\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[49]_48\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[49]_48\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[49]_48\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[49]_48\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[49]_48\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[49]_48\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[49]_48\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[49]_48\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[49]_48\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[49]_48\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[49]_48\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[49]_48\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[49]_48\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[49]_48\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[49]_48\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[49]_48\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[49]_48\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[49]_48\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[49]_48\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[49]_48\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[49]_48\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[49][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[49][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[49]_48\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[4]_3\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[4]_3\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[4]_3\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[4]_3\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[4]_3\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[4]_3\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[4]_3\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[4]_3\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[4]_3\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[4]_3\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[4]_3\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[4]_3\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[4]_3\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[4]_3\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[4]_3\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[4]_3\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[4]_3\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[4]_3\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[4]_3\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[4]_3\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[4]_3\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[4]_3\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[4]_3\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[4]_3\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[4]_3\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[4]_3\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[4]_3\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[4]_3\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[4]_3\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[4]_3\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[4]_3\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[4][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[4]_3\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[50]_49\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[50]_49\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[50]_49\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[50]_49\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[50]_49\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[50]_49\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[50]_49\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[50]_49\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[50]_49\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[50]_49\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[50]_49\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[50]_49\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[50]_49\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[50]_49\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[50]_49\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[50]_49\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[50]_49\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[50]_49\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[50]_49\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[50]_49\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[50]_49\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[50]_49\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[50]_49\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[50]_49\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[50]_49\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[50]_49\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[50]_49\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[50]_49\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[50]_49\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[50]_49\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[50]_49\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[50][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[50][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[50]_49\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[51]_50\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[51]_50\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[51]_50\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[51]_50\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[51]_50\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[51]_50\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[51]_50\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[51]_50\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[51]_50\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[51]_50\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[51]_50\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[51]_50\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[51]_50\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[51]_50\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[51]_50\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[51]_50\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[51]_50\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[51]_50\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[51]_50\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[51]_50\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[51]_50\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[51]_50\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[51]_50\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[51]_50\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[51]_50\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[51]_50\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[51]_50\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[51]_50\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[51]_50\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[51]_50\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[51]_50\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[51][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[51][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[51]_50\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[52]_51\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[52]_51\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[52]_51\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[52]_51\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[52]_51\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[52]_51\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[52]_51\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[52]_51\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[52]_51\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[52]_51\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[52]_51\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[52]_51\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[52]_51\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[52]_51\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[52]_51\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[52]_51\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[52]_51\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[52]_51\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[52]_51\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[52]_51\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[52]_51\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[52]_51\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[52]_51\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[52]_51\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[52]_51\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[52]_51\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[52]_51\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[52]_51\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[52]_51\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[52]_51\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[52]_51\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[52][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[52][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[52]_51\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[53]_52\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[53]_52\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[53]_52\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[53]_52\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[53]_52\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[53]_52\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[53]_52\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[53]_52\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[53]_52\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[53]_52\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[53]_52\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[53]_52\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[53]_52\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[53]_52\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[53]_52\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[53]_52\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[53]_52\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[53]_52\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[53]_52\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[53]_52\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[53]_52\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[53]_52\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[53]_52\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[53]_52\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[53]_52\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[53]_52\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[53]_52\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[53]_52\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[53]_52\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[53]_52\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[53]_52\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[53][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[53][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[53]_52\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[54]_53\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[54]_53\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[54]_53\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[54]_53\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[54]_53\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[54]_53\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[54]_53\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[54]_53\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[54]_53\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[54]_53\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[54]_53\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[54]_53\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[54]_53\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[54]_53\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[54]_53\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[54]_53\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[54]_53\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[54]_53\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[54]_53\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[54]_53\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[54]_53\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[54]_53\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[54]_53\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[54]_53\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[54]_53\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[54]_53\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[54]_53\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[54]_53\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[54]_53\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[54]_53\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[54]_53\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[54][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[54][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[54]_53\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[55]_54\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[55]_54\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[55]_54\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[55]_54\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[55]_54\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[55]_54\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[55]_54\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[55]_54\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[55]_54\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[55]_54\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[55]_54\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[55]_54\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[55]_54\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[55]_54\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[55]_54\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[55]_54\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[55]_54\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[55]_54\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[55]_54\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[55]_54\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[55]_54\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[55]_54\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[55]_54\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[55]_54\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[55]_54\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[55]_54\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[55]_54\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[55]_54\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[55]_54\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[55]_54\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[55]_54\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[55][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[55][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[55]_54\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[56]_55\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[56]_55\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[56]_55\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[56]_55\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[56]_55\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[56]_55\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[56]_55\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[56]_55\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[56]_55\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[56]_55\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[56]_55\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[56]_55\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[56]_55\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[56]_55\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[56]_55\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[56]_55\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[56]_55\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[56]_55\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[56]_55\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[56]_55\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[56]_55\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[56]_55\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[56]_55\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[56]_55\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[56]_55\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[56]_55\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[56]_55\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[56]_55\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[56]_55\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[56]_55\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[56]_55\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[56][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[56][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[56]_55\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[57]_56\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[57]_56\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[57]_56\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[57]_56\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[57]_56\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[57]_56\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[57]_56\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[57]_56\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[57]_56\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[57]_56\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[57]_56\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[57]_56\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[57]_56\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[57]_56\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[57]_56\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[57]_56\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[57]_56\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[57]_56\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[57]_56\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[57]_56\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[57]_56\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[57]_56\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[57]_56\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[57]_56\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[57]_56\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[57]_56\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[57]_56\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[57]_56\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[57]_56\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[57]_56\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[57]_56\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[57][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[57][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[57]_56\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[58]_57\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[58]_57\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[58]_57\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[58]_57\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[58]_57\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[58]_57\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[58]_57\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[58]_57\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[58]_57\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[58]_57\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[58]_57\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[58]_57\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[58]_57\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[58]_57\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[58]_57\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[58]_57\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[58]_57\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[58]_57\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[58]_57\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[58]_57\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[58]_57\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[58]_57\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[58]_57\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[58]_57\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[58]_57\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[58]_57\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[58]_57\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[58]_57\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[58]_57\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[58]_57\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[58]_57\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[58][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[58][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[58]_57\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[59]_58\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[59]_58\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[59]_58\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[59]_58\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[59]_58\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[59]_58\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[59]_58\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[59]_58\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[59]_58\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[59]_58\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[59]_58\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[59]_58\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[59]_58\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[59]_58\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[59]_58\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[59]_58\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[59]_58\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[59]_58\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[59]_58\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[59]_58\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[59]_58\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[59]_58\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[59]_58\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[59]_58\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[59]_58\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[59]_58\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[59]_58\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[59]_58\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[59]_58\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[59]_58\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[59]_58\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[59][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[59][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[59]_58\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[5]_4\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[5]_4\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[5]_4\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[5]_4\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[5]_4\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[5]_4\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[5]_4\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[5]_4\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[5]_4\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[5]_4\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[5]_4\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[5]_4\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[5]_4\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[5]_4\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[5]_4\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[5]_4\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[5]_4\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[5]_4\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[5]_4\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[5]_4\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[5]_4\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[5]_4\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[5]_4\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[5]_4\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[5]_4\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[5]_4\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[5]_4\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[5]_4\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[5]_4\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[5]_4\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[5]_4\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[5][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[5]_4\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[60]_59\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[60]_59\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[60]_59\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[60]_59\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[60]_59\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[60]_59\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[60]_59\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[60]_59\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[60]_59\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[60]_59\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[60]_59\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[60]_59\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[60]_59\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[60]_59\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[60]_59\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[60]_59\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[60]_59\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[60]_59\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[60]_59\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[60]_59\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[60]_59\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[60]_59\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[60]_59\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[60]_59\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[60]_59\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[60]_59\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[60]_59\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[60]_59\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[60]_59\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[60]_59\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[60]_59\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[60][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[60][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[60]_59\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[61]_60\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[61]_60\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[61]_60\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[61]_60\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[61]_60\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[61]_60\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[61]_60\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[61]_60\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[61]_60\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[61]_60\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[61]_60\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[61]_60\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[61]_60\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[61]_60\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[61]_60\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[61]_60\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[61]_60\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[61]_60\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[61]_60\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[61]_60\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[61]_60\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[61]_60\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[61]_60\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[61]_60\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[61]_60\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[61]_60\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[61]_60\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[61]_60\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[61]_60\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[61]_60\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[61]_60\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[61][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[61][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[61]_60\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[62]_61\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[62]_61\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[62]_61\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[62]_61\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[62]_61\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[62]_61\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[62]_61\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[62]_61\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[62]_61\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[62]_61\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[62]_61\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[62]_61\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[62]_61\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[62]_61\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[62]_61\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[62]_61\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[62]_61\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[62]_61\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[62]_61\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[62]_61\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[62]_61\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[62]_61\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[62]_61\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[62]_61\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[62]_61\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[62]_61\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[62]_61\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[62]_61\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[62]_61\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[62]_61\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[62]_61\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[62][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[62][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[62]_61\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[63]_62\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[63]_62\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[63]_62\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[63]_62\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[63]_62\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[63]_62\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[63]_62\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[63]_62\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[63]_62\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[63]_62\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[63]_62\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[63]_62\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[63]_62\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[63]_62\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[63]_62\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[63]_62\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[63]_62\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[63]_62\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[63]_62\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[63]_62\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[63]_62\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[63]_62\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[63]_62\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[63]_62\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[63]_62\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[63]_62\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[63]_62\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[63]_62\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[63]_62\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[63]_62\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[63]_62\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[63][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[63][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[63]_62\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[64]_63\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[64]_63\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[64]_63\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[64]_63\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[64]_63\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[64]_63\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[64]_63\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[64]_63\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[64]_63\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[64]_63\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[64]_63\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[64]_63\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[64]_63\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[64]_63\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[64]_63\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[64]_63\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[64]_63\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[64]_63\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[64]_63\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[64]_63\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[64]_63\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[64]_63\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[64]_63\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[64]_63\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[64]_63\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[64]_63\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[64]_63\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[64]_63\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[64]_63\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[64]_63\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[64]_63\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[64][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[64][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[64]_63\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[65]_64\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[65]_64\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[65]_64\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[65]_64\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[65]_64\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[65]_64\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[65]_64\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[65]_64\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[65]_64\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[65]_64\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[65]_64\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[65]_64\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[65]_64\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[65]_64\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[65]_64\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[65]_64\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[65]_64\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[65]_64\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[65]_64\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[65]_64\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[65]_64\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[65]_64\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[65]_64\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[65]_64\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[65]_64\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[65]_64\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[65]_64\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[65]_64\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[65]_64\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[65]_64\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[65]_64\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[65][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[65][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[65]_64\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[66]_65\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[66]_65\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[66]_65\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[66]_65\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[66]_65\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[66]_65\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[66]_65\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[66]_65\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[66]_65\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[66]_65\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[66]_65\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[66]_65\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[66]_65\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[66]_65\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[66]_65\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[66]_65\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[66]_65\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[66]_65\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[66]_65\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[66]_65\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[66]_65\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[66]_65\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[66]_65\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[66]_65\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[66]_65\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[66]_65\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[66]_65\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[66]_65\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[66]_65\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[66]_65\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[66]_65\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[66][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[66][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[66]_65\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[67]_66\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[67]_66\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[67]_66\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[67]_66\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[67]_66\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[67]_66\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[67]_66\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[67]_66\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[67]_66\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[67]_66\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[67]_66\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[67]_66\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[67]_66\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[67]_66\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[67]_66\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[67]_66\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[67]_66\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[67]_66\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[67]_66\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[67]_66\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[67]_66\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[67]_66\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[67]_66\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[67]_66\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[67]_66\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[67]_66\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[67]_66\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[67]_66\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[67]_66\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[67]_66\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[67]_66\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[67][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[67][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[67]_66\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[68]_67\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[68]_67\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[68]_67\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[68]_67\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[68]_67\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[68]_67\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[68]_67\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[68]_67\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[68]_67\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[68]_67\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[68]_67\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[68]_67\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[68]_67\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[68]_67\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[68]_67\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[68]_67\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[68]_67\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[68]_67\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[68]_67\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[68]_67\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[68]_67\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[68]_67\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[68]_67\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[68]_67\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[68]_67\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[68]_67\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[68]_67\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[68]_67\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[68]_67\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[68]_67\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[68]_67\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[68][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[68][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[68]_67\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[69]_68\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[69]_68\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[69]_68\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[69]_68\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[69]_68\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[69]_68\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[69]_68\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[69]_68\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[69]_68\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[69]_68\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[69]_68\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[69]_68\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[69]_68\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[69]_68\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[69]_68\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[69]_68\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[69]_68\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[69]_68\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[69]_68\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[69]_68\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[69]_68\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[69]_68\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[69]_68\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[69]_68\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[69]_68\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[69]_68\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[69]_68\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[69]_68\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[69]_68\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[69]_68\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[69]_68\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[69][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[69][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[69]_68\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[6]_5\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[6]_5\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[6]_5\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[6]_5\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[6]_5\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[6]_5\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[6]_5\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[6]_5\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[6]_5\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[6]_5\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[6]_5\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[6]_5\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[6]_5\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[6]_5\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[6]_5\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[6]_5\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[6]_5\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[6]_5\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[6]_5\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[6]_5\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[6]_5\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[6]_5\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[6]_5\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[6]_5\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[6]_5\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[6]_5\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[6]_5\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[6]_5\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[6]_5\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[6]_5\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[6]_5\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[6][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[6]_5\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[70]_69\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[70]_69\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[70]_69\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[70]_69\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[70]_69\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[70]_69\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[70]_69\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[70]_69\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[70]_69\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[70]_69\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[70]_69\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[70]_69\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[70]_69\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[70]_69\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[70]_69\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[70]_69\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[70]_69\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[70]_69\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[70]_69\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[70]_69\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[70]_69\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[70]_69\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[70]_69\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[70]_69\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[70]_69\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[70]_69\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[70]_69\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[70]_69\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[70]_69\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[70]_69\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[70]_69\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[70][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[70][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[70]_69\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[71]_70\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[71]_70\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[71]_70\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[71]_70\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[71]_70\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[71]_70\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[71]_70\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[71]_70\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[71]_70\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[71]_70\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[71]_70\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[71]_70\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[71]_70\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[71]_70\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[71]_70\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[71]_70\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[71]_70\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[71]_70\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[71]_70\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[71]_70\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[71]_70\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[71]_70\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[71]_70\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[71]_70\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[71]_70\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[71]_70\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[71]_70\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[71]_70\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[71]_70\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[71]_70\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[71]_70\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[71][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[71][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[71]_70\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[72]_71\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[72]_71\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[72]_71\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[72]_71\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[72]_71\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[72]_71\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[72]_71\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[72]_71\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[72]_71\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[72]_71\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[72]_71\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[72]_71\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[72]_71\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[72]_71\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[72]_71\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[72]_71\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[72]_71\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[72]_71\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[72]_71\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[72]_71\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[72]_71\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[72]_71\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[72]_71\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[72]_71\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[72]_71\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[72]_71\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[72]_71\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[72]_71\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[72]_71\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[72]_71\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[72]_71\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[72][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[72][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[72]_71\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[73]_72\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[73]_72\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[73]_72\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[73]_72\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[73]_72\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[73]_72\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[73]_72\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[73]_72\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[73]_72\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[73]_72\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[73]_72\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[73]_72\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[73]_72\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[73]_72\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[73]_72\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[73]_72\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[73]_72\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[73]_72\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[73]_72\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[73]_72\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[73]_72\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[73]_72\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[73]_72\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[73]_72\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[73]_72\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[73]_72\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[73]_72\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[73]_72\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[73]_72\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[73]_72\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[73]_72\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[73][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[73][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[73]_72\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[74]_73\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[74]_73\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[74]_73\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[74]_73\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[74]_73\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[74]_73\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[74]_73\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[74]_73\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[74]_73\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[74]_73\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[74]_73\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[74]_73\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[74]_73\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[74]_73\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[74]_73\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[74]_73\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[74]_73\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[74]_73\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[74]_73\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[74]_73\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[74]_73\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[74]_73\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[74]_73\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[74]_73\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[74]_73\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[74]_73\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[74]_73\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[74]_73\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[74]_73\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[74]_73\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[74]_73\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[74][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[74][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[74]_73\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[75]_74\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[75]_74\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[75]_74\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[75]_74\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[75]_74\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[75]_74\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[75]_74\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[75]_74\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[75]_74\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[75]_74\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[75]_74\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[75]_74\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[75]_74\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[75]_74\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[75]_74\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[75]_74\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[75]_74\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[75]_74\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[75]_74\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[75]_74\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[75]_74\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[75]_74\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[75]_74\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[75]_74\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[75]_74\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[75]_74\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[75]_74\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[75]_74\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[75]_74\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[75]_74\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[75]_74\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[75][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[75][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[75]_74\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[76]_75\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[76]_75\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[76]_75\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[76]_75\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[76]_75\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[76]_75\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[76]_75\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[76]_75\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[76]_75\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[76]_75\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[76]_75\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[76]_75\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[76]_75\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[76]_75\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[76]_75\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[76]_75\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[76]_75\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[76]_75\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[76]_75\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[76]_75\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[76]_75\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[76]_75\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[76]_75\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[76]_75\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[76]_75\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[76]_75\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[76]_75\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[76]_75\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[76]_75\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[76]_75\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[76]_75\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[76][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[76][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[76]_75\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[77]_76\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[77]_76\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[77]_76\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[77]_76\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[77]_76\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[77]_76\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[77]_76\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[77]_76\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[77]_76\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[77]_76\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[77]_76\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[77]_76\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[77]_76\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[77]_76\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[77]_76\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[77]_76\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[77]_76\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[77]_76\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[77]_76\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[77]_76\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[77]_76\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[77]_76\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[77]_76\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[77]_76\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[77]_76\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[77]_76\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[77]_76\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[77]_76\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[77]_76\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[77]_76\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[77]_76\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[77][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[77][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[77]_76\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[78]_77\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[78]_77\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[78]_77\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[78]_77\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[78]_77\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[78]_77\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[78]_77\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[78]_77\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[78]_77\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[78]_77\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[78]_77\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[78]_77\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[78]_77\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[78]_77\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[78]_77\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[78]_77\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[78]_77\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[78]_77\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[78]_77\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[78]_77\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[78]_77\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[78]_77\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[78]_77\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[78]_77\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[78]_77\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[78]_77\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[78]_77\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[78]_77\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[78]_77\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[78]_77\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[78]_77\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[78][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[78][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[78]_77\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[79]_78\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[79]_78\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[79]_78\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[79]_78\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[79]_78\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[79]_78\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[79]_78\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[79]_78\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[79]_78\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[79]_78\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[79]_78\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[79]_78\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[79]_78\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[79]_78\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[79]_78\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[79]_78\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[79]_78\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[79]_78\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[79]_78\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[79]_78\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[79]_78\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[79]_78\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[79]_78\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[79]_78\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[79]_78\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[79]_78\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[79]_78\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[79]_78\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[79]_78\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[79]_78\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[79]_78\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[79][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[79][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[79]_78\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[7]_6\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[7]_6\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[7]_6\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[7]_6\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[7]_6\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[7]_6\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[7]_6\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[7]_6\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[7]_6\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[7]_6\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[7]_6\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[7]_6\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[7]_6\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[7]_6\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[7]_6\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[7]_6\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[7]_6\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[7]_6\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[7]_6\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[7]_6\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[7]_6\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[7]_6\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[7]_6\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[7]_6\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[7]_6\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[7]_6\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[7]_6\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[7]_6\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[7]_6\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[7]_6\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[7]_6\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[7][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[7]_6\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[8]_7\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[8]_7\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[8]_7\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[8]_7\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[8]_7\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[8]_7\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[8]_7\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[8]_7\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[8]_7\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[8]_7\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[8]_7\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[8]_7\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[8]_7\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[8]_7\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[8]_7\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[8]_7\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[8]_7\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[8]_7\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[8]_7\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[8]_7\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[8]_7\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[8]_7\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[8]_7\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[8]_7\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[8]_7\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[8]_7\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[8]_7\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[8]_7\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[8]_7\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[8]_7\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[8]_7\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[8][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[8]_7\(9),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(0),
      Q => \zone_count_color2_reg[9]_8\(0),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][10]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(10),
      Q => \zone_count_color2_reg[9]_8\(10),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][11]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(11),
      Q => \zone_count_color2_reg[9]_8\(11),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][12]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(12),
      Q => \zone_count_color2_reg[9]_8\(12),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][13]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(13),
      Q => \zone_count_color2_reg[9]_8\(13),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][14]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(14),
      Q => \zone_count_color2_reg[9]_8\(14),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][15]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(15),
      Q => \zone_count_color2_reg[9]_8\(15),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][16]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(16),
      Q => \zone_count_color2_reg[9]_8\(16),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][17]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(17),
      Q => \zone_count_color2_reg[9]_8\(17),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][18]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(18),
      Q => \zone_count_color2_reg[9]_8\(18),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][19]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(19),
      Q => \zone_count_color2_reg[9]_8\(19),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(1),
      Q => \zone_count_color2_reg[9]_8\(1),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][20]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(20),
      Q => \zone_count_color2_reg[9]_8\(20),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][21]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(21),
      Q => \zone_count_color2_reg[9]_8\(21),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][22]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(22),
      Q => \zone_count_color2_reg[9]_8\(22),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][23]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(23),
      Q => \zone_count_color2_reg[9]_8\(23),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][24]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(24),
      Q => \zone_count_color2_reg[9]_8\(24),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][25]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(25),
      Q => \zone_count_color2_reg[9]_8\(25),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][26]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(26),
      Q => \zone_count_color2_reg[9]_8\(26),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][27]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(27),
      Q => \zone_count_color2_reg[9]_8\(27),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][28]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(28),
      Q => \zone_count_color2_reg[9]_8\(28),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][29]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(29),
      Q => \zone_count_color2_reg[9]_8\(29),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(2),
      Q => \zone_count_color2_reg[9]_8\(2),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][30]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(30),
      Q => \zone_count_color2_reg[9]_8\(30),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][31]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(31),
      Q => \zone_count_color2_reg[9]_8\(31),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(3),
      Q => \zone_count_color2_reg[9]_8\(3),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(4),
      Q => \zone_count_color2_reg[9]_8\(4),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(5),
      Q => \zone_count_color2_reg[9]_8\(5),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(6),
      Q => \zone_count_color2_reg[9]_8\(6),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(7),
      Q => \zone_count_color2_reg[9]_8\(7),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][8]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(8),
      Q => \zone_count_color2_reg[9]_8\(8),
      R => \^s_axis_tuser_0\
    );
\zone_count_color2_reg[9][9]\: unisim.vcomponents.FDRE
     port map (
      C => pclk,
      CE => \zone_count_color2_reg[9][31]_0\(0),
      D => max_zone_color21(9),
      Q => \zone_count_color2_reg[9]_8\(9),
      R => \^s_axis_tuser_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_AXI4_HandSignal_0_0_AXI4_HandSignal is
  port (
    m_axis_tlast : out STD_LOGIC;
    m_axis_tuser : out STD_LOGIC;
    o_color_spi_data : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_tready : out STD_LOGIC;
    pclk : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tuser : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hist_blue_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hist_red_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \hist_red_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid : in STD_LOGIC;
    sw : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_AXI4_HandSignal_0_0_AXI4_HandSignal : entity is "AXI4_HandSignal";
end system_AXI4_HandSignal_0_0_AXI4_HandSignal;

architecture STRUCTURE of system_AXI4_HandSignal_0_0_AXI4_HandSignal is
  signal C : STD_LOGIC_VECTOR ( 0 to 0 );
  signal U_AreaSel_n_10 : STD_LOGIC;
  signal U_AreaSel_n_100 : STD_LOGIC;
  signal U_AreaSel_n_101 : STD_LOGIC;
  signal U_AreaSel_n_102 : STD_LOGIC;
  signal U_AreaSel_n_103 : STD_LOGIC;
  signal U_AreaSel_n_104 : STD_LOGIC;
  signal U_AreaSel_n_105 : STD_LOGIC;
  signal U_AreaSel_n_106 : STD_LOGIC;
  signal U_AreaSel_n_107 : STD_LOGIC;
  signal U_AreaSel_n_108 : STD_LOGIC;
  signal U_AreaSel_n_109 : STD_LOGIC;
  signal U_AreaSel_n_11 : STD_LOGIC;
  signal U_AreaSel_n_110 : STD_LOGIC;
  signal U_AreaSel_n_111 : STD_LOGIC;
  signal U_AreaSel_n_112 : STD_LOGIC;
  signal U_AreaSel_n_113 : STD_LOGIC;
  signal U_AreaSel_n_114 : STD_LOGIC;
  signal U_AreaSel_n_115 : STD_LOGIC;
  signal U_AreaSel_n_116 : STD_LOGIC;
  signal U_AreaSel_n_117 : STD_LOGIC;
  signal U_AreaSel_n_118 : STD_LOGIC;
  signal U_AreaSel_n_119 : STD_LOGIC;
  signal U_AreaSel_n_12 : STD_LOGIC;
  signal U_AreaSel_n_120 : STD_LOGIC;
  signal U_AreaSel_n_121 : STD_LOGIC;
  signal U_AreaSel_n_122 : STD_LOGIC;
  signal U_AreaSel_n_123 : STD_LOGIC;
  signal U_AreaSel_n_124 : STD_LOGIC;
  signal U_AreaSel_n_125 : STD_LOGIC;
  signal U_AreaSel_n_126 : STD_LOGIC;
  signal U_AreaSel_n_127 : STD_LOGIC;
  signal U_AreaSel_n_128 : STD_LOGIC;
  signal U_AreaSel_n_129 : STD_LOGIC;
  signal U_AreaSel_n_13 : STD_LOGIC;
  signal U_AreaSel_n_130 : STD_LOGIC;
  signal U_AreaSel_n_131 : STD_LOGIC;
  signal U_AreaSel_n_132 : STD_LOGIC;
  signal U_AreaSel_n_133 : STD_LOGIC;
  signal U_AreaSel_n_134 : STD_LOGIC;
  signal U_AreaSel_n_135 : STD_LOGIC;
  signal U_AreaSel_n_136 : STD_LOGIC;
  signal U_AreaSel_n_137 : STD_LOGIC;
  signal U_AreaSel_n_138 : STD_LOGIC;
  signal U_AreaSel_n_139 : STD_LOGIC;
  signal U_AreaSel_n_14 : STD_LOGIC;
  signal U_AreaSel_n_140 : STD_LOGIC;
  signal U_AreaSel_n_141 : STD_LOGIC;
  signal U_AreaSel_n_142 : STD_LOGIC;
  signal U_AreaSel_n_143 : STD_LOGIC;
  signal U_AreaSel_n_144 : STD_LOGIC;
  signal U_AreaSel_n_145 : STD_LOGIC;
  signal U_AreaSel_n_146 : STD_LOGIC;
  signal U_AreaSel_n_147 : STD_LOGIC;
  signal U_AreaSel_n_148 : STD_LOGIC;
  signal U_AreaSel_n_149 : STD_LOGIC;
  signal U_AreaSel_n_15 : STD_LOGIC;
  signal U_AreaSel_n_150 : STD_LOGIC;
  signal U_AreaSel_n_151 : STD_LOGIC;
  signal U_AreaSel_n_152 : STD_LOGIC;
  signal U_AreaSel_n_153 : STD_LOGIC;
  signal U_AreaSel_n_154 : STD_LOGIC;
  signal U_AreaSel_n_155 : STD_LOGIC;
  signal U_AreaSel_n_156 : STD_LOGIC;
  signal U_AreaSel_n_157 : STD_LOGIC;
  signal U_AreaSel_n_158 : STD_LOGIC;
  signal U_AreaSel_n_159 : STD_LOGIC;
  signal U_AreaSel_n_16 : STD_LOGIC;
  signal U_AreaSel_n_160 : STD_LOGIC;
  signal U_AreaSel_n_161 : STD_LOGIC;
  signal U_AreaSel_n_162 : STD_LOGIC;
  signal U_AreaSel_n_163 : STD_LOGIC;
  signal U_AreaSel_n_164 : STD_LOGIC;
  signal U_AreaSel_n_165 : STD_LOGIC;
  signal U_AreaSel_n_166 : STD_LOGIC;
  signal U_AreaSel_n_167 : STD_LOGIC;
  signal U_AreaSel_n_168 : STD_LOGIC;
  signal U_AreaSel_n_169 : STD_LOGIC;
  signal U_AreaSel_n_17 : STD_LOGIC;
  signal U_AreaSel_n_170 : STD_LOGIC;
  signal U_AreaSel_n_171 : STD_LOGIC;
  signal U_AreaSel_n_172 : STD_LOGIC;
  signal U_AreaSel_n_173 : STD_LOGIC;
  signal U_AreaSel_n_174 : STD_LOGIC;
  signal U_AreaSel_n_175 : STD_LOGIC;
  signal U_AreaSel_n_176 : STD_LOGIC;
  signal U_AreaSel_n_177 : STD_LOGIC;
  signal U_AreaSel_n_178 : STD_LOGIC;
  signal U_AreaSel_n_179 : STD_LOGIC;
  signal U_AreaSel_n_18 : STD_LOGIC;
  signal U_AreaSel_n_180 : STD_LOGIC;
  signal U_AreaSel_n_181 : STD_LOGIC;
  signal U_AreaSel_n_182 : STD_LOGIC;
  signal U_AreaSel_n_183 : STD_LOGIC;
  signal U_AreaSel_n_184 : STD_LOGIC;
  signal U_AreaSel_n_185 : STD_LOGIC;
  signal U_AreaSel_n_186 : STD_LOGIC;
  signal U_AreaSel_n_187 : STD_LOGIC;
  signal U_AreaSel_n_188 : STD_LOGIC;
  signal U_AreaSel_n_189 : STD_LOGIC;
  signal U_AreaSel_n_190 : STD_LOGIC;
  signal U_AreaSel_n_191 : STD_LOGIC;
  signal U_AreaSel_n_192 : STD_LOGIC;
  signal U_AreaSel_n_193 : STD_LOGIC;
  signal U_AreaSel_n_195 : STD_LOGIC;
  signal U_AreaSel_n_196 : STD_LOGIC;
  signal U_AreaSel_n_197 : STD_LOGIC;
  signal U_AreaSel_n_198 : STD_LOGIC;
  signal U_AreaSel_n_199 : STD_LOGIC;
  signal U_AreaSel_n_200 : STD_LOGIC;
  signal U_AreaSel_n_201 : STD_LOGIC;
  signal U_AreaSel_n_202 : STD_LOGIC;
  signal U_AreaSel_n_203 : STD_LOGIC;
  signal U_AreaSel_n_204 : STD_LOGIC;
  signal U_AreaSel_n_205 : STD_LOGIC;
  signal U_AreaSel_n_206 : STD_LOGIC;
  signal U_AreaSel_n_207 : STD_LOGIC;
  signal U_AreaSel_n_208 : STD_LOGIC;
  signal U_AreaSel_n_26 : STD_LOGIC;
  signal U_AreaSel_n_27 : STD_LOGIC;
  signal U_AreaSel_n_28 : STD_LOGIC;
  signal U_AreaSel_n_29 : STD_LOGIC;
  signal U_AreaSel_n_30 : STD_LOGIC;
  signal U_AreaSel_n_31 : STD_LOGIC;
  signal U_AreaSel_n_32 : STD_LOGIC;
  signal U_AreaSel_n_33 : STD_LOGIC;
  signal U_AreaSel_n_34 : STD_LOGIC;
  signal U_AreaSel_n_35 : STD_LOGIC;
  signal U_AreaSel_n_36 : STD_LOGIC;
  signal U_AreaSel_n_37 : STD_LOGIC;
  signal U_AreaSel_n_38 : STD_LOGIC;
  signal U_AreaSel_n_39 : STD_LOGIC;
  signal U_AreaSel_n_40 : STD_LOGIC;
  signal U_AreaSel_n_41 : STD_LOGIC;
  signal U_AreaSel_n_42 : STD_LOGIC;
  signal U_AreaSel_n_43 : STD_LOGIC;
  signal U_AreaSel_n_44 : STD_LOGIC;
  signal U_AreaSel_n_45 : STD_LOGIC;
  signal U_AreaSel_n_46 : STD_LOGIC;
  signal U_AreaSel_n_47 : STD_LOGIC;
  signal U_AreaSel_n_48 : STD_LOGIC;
  signal U_AreaSel_n_49 : STD_LOGIC;
  signal U_AreaSel_n_50 : STD_LOGIC;
  signal U_AreaSel_n_51 : STD_LOGIC;
  signal U_AreaSel_n_52 : STD_LOGIC;
  signal U_AreaSel_n_53 : STD_LOGIC;
  signal U_AreaSel_n_54 : STD_LOGIC;
  signal U_AreaSel_n_55 : STD_LOGIC;
  signal U_AreaSel_n_56 : STD_LOGIC;
  signal U_AreaSel_n_57 : STD_LOGIC;
  signal U_AreaSel_n_58 : STD_LOGIC;
  signal U_AreaSel_n_59 : STD_LOGIC;
  signal U_AreaSel_n_60 : STD_LOGIC;
  signal U_AreaSel_n_61 : STD_LOGIC;
  signal U_AreaSel_n_62 : STD_LOGIC;
  signal U_AreaSel_n_63 : STD_LOGIC;
  signal U_AreaSel_n_64 : STD_LOGIC;
  signal U_AreaSel_n_65 : STD_LOGIC;
  signal U_AreaSel_n_66 : STD_LOGIC;
  signal U_AreaSel_n_67 : STD_LOGIC;
  signal U_AreaSel_n_68 : STD_LOGIC;
  signal U_AreaSel_n_69 : STD_LOGIC;
  signal U_AreaSel_n_70 : STD_LOGIC;
  signal U_AreaSel_n_71 : STD_LOGIC;
  signal U_AreaSel_n_72 : STD_LOGIC;
  signal U_AreaSel_n_73 : STD_LOGIC;
  signal U_AreaSel_n_74 : STD_LOGIC;
  signal U_AreaSel_n_75 : STD_LOGIC;
  signal U_AreaSel_n_76 : STD_LOGIC;
  signal U_AreaSel_n_77 : STD_LOGIC;
  signal U_AreaSel_n_78 : STD_LOGIC;
  signal U_AreaSel_n_79 : STD_LOGIC;
  signal U_AreaSel_n_8 : STD_LOGIC;
  signal U_AreaSel_n_80 : STD_LOGIC;
  signal U_AreaSel_n_81 : STD_LOGIC;
  signal U_AreaSel_n_82 : STD_LOGIC;
  signal U_AreaSel_n_83 : STD_LOGIC;
  signal U_AreaSel_n_84 : STD_LOGIC;
  signal U_AreaSel_n_85 : STD_LOGIC;
  signal U_AreaSel_n_86 : STD_LOGIC;
  signal U_AreaSel_n_87 : STD_LOGIC;
  signal U_AreaSel_n_88 : STD_LOGIC;
  signal U_AreaSel_n_89 : STD_LOGIC;
  signal U_AreaSel_n_9 : STD_LOGIC;
  signal U_AreaSel_n_90 : STD_LOGIC;
  signal U_AreaSel_n_91 : STD_LOGIC;
  signal U_AreaSel_n_92 : STD_LOGIC;
  signal U_AreaSel_n_93 : STD_LOGIC;
  signal U_AreaSel_n_94 : STD_LOGIC;
  signal U_AreaSel_n_95 : STD_LOGIC;
  signal U_AreaSel_n_96 : STD_LOGIC;
  signal U_AreaSel_n_97 : STD_LOGIC;
  signal U_AreaSel_n_98 : STD_LOGIC;
  signal U_AreaSel_n_99 : STD_LOGIC;
  signal U_hand_signal_n_2 : STD_LOGIC;
  signal U_hand_signal_n_3 : STD_LOGIC;
  signal U_print_grid_n_0 : STD_LOGIC;
  signal U_print_grid_n_1 : STD_LOGIC;
  signal U_print_grid_n_2 : STD_LOGIC;
  signal U_print_grid_n_3 : STD_LOGIC;
  signal U_print_grid_n_4 : STD_LOGIC;
  signal U_print_grid_n_5 : STD_LOGIC;
  signal U_print_grid_n_6 : STD_LOGIC;
  signal U_print_grid_n_7 : STD_LOGIC;
  signal U_print_grid_n_8 : STD_LOGIC;
  signal U_print_grid_n_9 : STD_LOGIC;
  signal din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal is_color1 : STD_LOGIC;
  signal is_color2 : STD_LOGIC;
  signal \m_axis_tdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal m_axis_tvalid_i_1_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal y_cnt : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal zone_id : STD_LOGIC_VECTOR ( 6 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axis_tvalid_i_1 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of s_axis_tready_INST_0 : label is "soft_lutpair78";
begin
  m_axis_tvalid <= \^m_axis_tvalid\;
U_AreaSel: entity work.system_AXI4_HandSignal_0_0_AreaSel
     port map (
      C(0) => C(0),
      DI(3) => U_AreaSel_n_8,
      DI(2) => U_AreaSel_n_9,
      DI(1) => U_AreaSel_n_10,
      DI(0) => U_AreaSel_n_11,
      E(0) => U_AreaSel_n_34,
      O(1) => U_print_grid_n_0,
      O(0) => U_print_grid_n_1,
      Q(7) => y_cnt(8),
      Q(6 downto 0) => y_cnt(6 downto 0),
      S(2) => U_AreaSel_n_16,
      S(1) => U_AreaSel_n_17,
      S(0) => U_AreaSel_n_18,
      aresetn => aresetn,
      is_color1 => is_color1,
      is_color2 => is_color2,
      \o_R2__17_carry__0\(1) => U_print_grid_n_2,
      \o_R2__17_carry__0\(0) => U_print_grid_n_3,
      \o_R2__29_carry__0\(3) => U_print_grid_n_4,
      \o_R2__29_carry__0\(2) => U_print_grid_n_5,
      \o_R2__29_carry__0\(1) => U_print_grid_n_6,
      \o_R2__29_carry__0\(0) => U_print_grid_n_7,
      \o_R2__29_carry__0_0\(0) => U_print_grid_n_8,
      p_1_in => p_1_in,
      pclk => pclk,
      s_axis_tlast => s_axis_tlast,
      s_axis_tuser => s_axis_tuser,
      s_axis_tvalid => s_axis_tvalid,
      s_axis_tvalid_0(0) => U_AreaSel_n_35,
      s_axis_tvalid_1(0) => U_AreaSel_n_36,
      s_axis_tvalid_10(0) => U_AreaSel_n_45,
      s_axis_tvalid_100(0) => U_AreaSel_n_135,
      s_axis_tvalid_101(0) => U_AreaSel_n_136,
      s_axis_tvalid_102(0) => U_AreaSel_n_137,
      s_axis_tvalid_103(0) => U_AreaSel_n_138,
      s_axis_tvalid_104(0) => U_AreaSel_n_139,
      s_axis_tvalid_105(0) => U_AreaSel_n_140,
      s_axis_tvalid_106(0) => U_AreaSel_n_141,
      s_axis_tvalid_107(0) => U_AreaSel_n_142,
      s_axis_tvalid_108(0) => U_AreaSel_n_143,
      s_axis_tvalid_109(0) => U_AreaSel_n_144,
      s_axis_tvalid_11(0) => U_AreaSel_n_46,
      s_axis_tvalid_110(0) => U_AreaSel_n_145,
      s_axis_tvalid_111(0) => U_AreaSel_n_146,
      s_axis_tvalid_112(0) => U_AreaSel_n_147,
      s_axis_tvalid_113(0) => U_AreaSel_n_148,
      s_axis_tvalid_114(0) => U_AreaSel_n_149,
      s_axis_tvalid_115(0) => U_AreaSel_n_150,
      s_axis_tvalid_116(0) => U_AreaSel_n_151,
      s_axis_tvalid_117(0) => U_AreaSel_n_152,
      s_axis_tvalid_118(0) => U_AreaSel_n_153,
      s_axis_tvalid_119(0) => U_AreaSel_n_154,
      s_axis_tvalid_12(0) => U_AreaSel_n_47,
      s_axis_tvalid_120(0) => U_AreaSel_n_155,
      s_axis_tvalid_121(0) => U_AreaSel_n_156,
      s_axis_tvalid_122(0) => U_AreaSel_n_157,
      s_axis_tvalid_123(0) => U_AreaSel_n_158,
      s_axis_tvalid_124(0) => U_AreaSel_n_159,
      s_axis_tvalid_125(0) => U_AreaSel_n_160,
      s_axis_tvalid_126(0) => U_AreaSel_n_161,
      s_axis_tvalid_127(0) => U_AreaSel_n_162,
      s_axis_tvalid_128(0) => U_AreaSel_n_163,
      s_axis_tvalid_129(0) => U_AreaSel_n_164,
      s_axis_tvalid_13(0) => U_AreaSel_n_48,
      s_axis_tvalid_130(0) => U_AreaSel_n_165,
      s_axis_tvalid_131(0) => U_AreaSel_n_166,
      s_axis_tvalid_132(0) => U_AreaSel_n_167,
      s_axis_tvalid_133(0) => U_AreaSel_n_168,
      s_axis_tvalid_134(0) => U_AreaSel_n_169,
      s_axis_tvalid_135(0) => U_AreaSel_n_170,
      s_axis_tvalid_136(0) => U_AreaSel_n_171,
      s_axis_tvalid_137(0) => U_AreaSel_n_172,
      s_axis_tvalid_138(0) => U_AreaSel_n_173,
      s_axis_tvalid_139(0) => U_AreaSel_n_174,
      s_axis_tvalid_14(0) => U_AreaSel_n_49,
      s_axis_tvalid_140(0) => U_AreaSel_n_175,
      s_axis_tvalid_141(0) => U_AreaSel_n_176,
      s_axis_tvalid_142(0) => U_AreaSel_n_177,
      s_axis_tvalid_143(0) => U_AreaSel_n_178,
      s_axis_tvalid_144(0) => U_AreaSel_n_179,
      s_axis_tvalid_145(0) => U_AreaSel_n_180,
      s_axis_tvalid_146(0) => U_AreaSel_n_181,
      s_axis_tvalid_147(0) => U_AreaSel_n_182,
      s_axis_tvalid_148(0) => U_AreaSel_n_183,
      s_axis_tvalid_149(0) => U_AreaSel_n_184,
      s_axis_tvalid_15(0) => U_AreaSel_n_50,
      s_axis_tvalid_150(0) => U_AreaSel_n_185,
      s_axis_tvalid_151(0) => U_AreaSel_n_186,
      s_axis_tvalid_152(0) => U_AreaSel_n_187,
      s_axis_tvalid_153(0) => U_AreaSel_n_188,
      s_axis_tvalid_154(0) => U_AreaSel_n_189,
      s_axis_tvalid_155(0) => U_AreaSel_n_190,
      s_axis_tvalid_156(0) => U_AreaSel_n_191,
      s_axis_tvalid_157(0) => U_AreaSel_n_192,
      s_axis_tvalid_158(0) => U_AreaSel_n_193,
      s_axis_tvalid_16(0) => U_AreaSel_n_51,
      s_axis_tvalid_17(0) => U_AreaSel_n_52,
      s_axis_tvalid_18(0) => U_AreaSel_n_53,
      s_axis_tvalid_19(0) => U_AreaSel_n_54,
      s_axis_tvalid_2(0) => U_AreaSel_n_37,
      s_axis_tvalid_20(0) => U_AreaSel_n_55,
      s_axis_tvalid_21(0) => U_AreaSel_n_56,
      s_axis_tvalid_22(0) => U_AreaSel_n_57,
      s_axis_tvalid_23(0) => U_AreaSel_n_58,
      s_axis_tvalid_24(0) => U_AreaSel_n_59,
      s_axis_tvalid_25(0) => U_AreaSel_n_60,
      s_axis_tvalid_26(0) => U_AreaSel_n_61,
      s_axis_tvalid_27(0) => U_AreaSel_n_62,
      s_axis_tvalid_28(0) => U_AreaSel_n_63,
      s_axis_tvalid_29(0) => U_AreaSel_n_64,
      s_axis_tvalid_3(0) => U_AreaSel_n_38,
      s_axis_tvalid_30(0) => U_AreaSel_n_65,
      s_axis_tvalid_31(0) => U_AreaSel_n_66,
      s_axis_tvalid_32(0) => U_AreaSel_n_67,
      s_axis_tvalid_33(0) => U_AreaSel_n_68,
      s_axis_tvalid_34(0) => U_AreaSel_n_69,
      s_axis_tvalid_35(0) => U_AreaSel_n_70,
      s_axis_tvalid_36(0) => U_AreaSel_n_71,
      s_axis_tvalid_37(0) => U_AreaSel_n_72,
      s_axis_tvalid_38(0) => U_AreaSel_n_73,
      s_axis_tvalid_39(0) => U_AreaSel_n_74,
      s_axis_tvalid_4(0) => U_AreaSel_n_39,
      s_axis_tvalid_40(0) => U_AreaSel_n_75,
      s_axis_tvalid_41(0) => U_AreaSel_n_76,
      s_axis_tvalid_42(0) => U_AreaSel_n_77,
      s_axis_tvalid_43(0) => U_AreaSel_n_78,
      s_axis_tvalid_44(0) => U_AreaSel_n_79,
      s_axis_tvalid_45(0) => U_AreaSel_n_80,
      s_axis_tvalid_46(0) => U_AreaSel_n_81,
      s_axis_tvalid_47(0) => U_AreaSel_n_82,
      s_axis_tvalid_48(0) => U_AreaSel_n_83,
      s_axis_tvalid_49(0) => U_AreaSel_n_84,
      s_axis_tvalid_5(0) => U_AreaSel_n_40,
      s_axis_tvalid_50(0) => U_AreaSel_n_85,
      s_axis_tvalid_51(0) => U_AreaSel_n_86,
      s_axis_tvalid_52(0) => U_AreaSel_n_87,
      s_axis_tvalid_53(0) => U_AreaSel_n_88,
      s_axis_tvalid_54(0) => U_AreaSel_n_89,
      s_axis_tvalid_55(0) => U_AreaSel_n_90,
      s_axis_tvalid_56(0) => U_AreaSel_n_91,
      s_axis_tvalid_57(0) => U_AreaSel_n_92,
      s_axis_tvalid_58(0) => U_AreaSel_n_93,
      s_axis_tvalid_59(0) => U_AreaSel_n_94,
      s_axis_tvalid_6(0) => U_AreaSel_n_41,
      s_axis_tvalid_60(0) => U_AreaSel_n_95,
      s_axis_tvalid_61(0) => U_AreaSel_n_96,
      s_axis_tvalid_62(0) => U_AreaSel_n_97,
      s_axis_tvalid_63(0) => U_AreaSel_n_98,
      s_axis_tvalid_64(0) => U_AreaSel_n_99,
      s_axis_tvalid_65(0) => U_AreaSel_n_100,
      s_axis_tvalid_66(0) => U_AreaSel_n_101,
      s_axis_tvalid_67(0) => U_AreaSel_n_102,
      s_axis_tvalid_68(0) => U_AreaSel_n_103,
      s_axis_tvalid_69(0) => U_AreaSel_n_104,
      s_axis_tvalid_7(0) => U_AreaSel_n_42,
      s_axis_tvalid_70(0) => U_AreaSel_n_105,
      s_axis_tvalid_71(0) => U_AreaSel_n_106,
      s_axis_tvalid_72(0) => U_AreaSel_n_107,
      s_axis_tvalid_73(0) => U_AreaSel_n_108,
      s_axis_tvalid_74(0) => U_AreaSel_n_109,
      s_axis_tvalid_75(0) => U_AreaSel_n_110,
      s_axis_tvalid_76(0) => U_AreaSel_n_111,
      s_axis_tvalid_77(0) => U_AreaSel_n_112,
      s_axis_tvalid_78(0) => U_AreaSel_n_113,
      s_axis_tvalid_79(0) => U_AreaSel_n_114,
      s_axis_tvalid_8(0) => U_AreaSel_n_43,
      s_axis_tvalid_80(0) => U_AreaSel_n_115,
      s_axis_tvalid_81(0) => U_AreaSel_n_116,
      s_axis_tvalid_82(0) => U_AreaSel_n_117,
      s_axis_tvalid_83(0) => U_AreaSel_n_118,
      s_axis_tvalid_84(0) => U_AreaSel_n_119,
      s_axis_tvalid_85(0) => U_AreaSel_n_120,
      s_axis_tvalid_86(0) => U_AreaSel_n_121,
      s_axis_tvalid_87(0) => U_AreaSel_n_122,
      s_axis_tvalid_88(0) => U_AreaSel_n_123,
      s_axis_tvalid_89(0) => U_AreaSel_n_124,
      s_axis_tvalid_9(0) => U_AreaSel_n_44,
      s_axis_tvalid_90(0) => U_AreaSel_n_125,
      s_axis_tvalid_91(0) => U_AreaSel_n_126,
      s_axis_tvalid_92(0) => U_AreaSel_n_127,
      s_axis_tvalid_93(0) => U_AreaSel_n_128,
      s_axis_tvalid_94(0) => U_AreaSel_n_129,
      s_axis_tvalid_95(0) => U_AreaSel_n_130,
      s_axis_tvalid_96(0) => U_AreaSel_n_131,
      s_axis_tvalid_97(0) => U_AreaSel_n_132,
      s_axis_tvalid_98(0) => U_AreaSel_n_133,
      s_axis_tvalid_99(0) => U_AreaSel_n_134,
      \y_cnt_reg[0]_0\ => U_hand_signal_n_3,
      \y_cnt_reg[0]_1\(0) => U_hand_signal_n_2,
      \y_cnt_reg[3]_0\(3) => U_AreaSel_n_26,
      \y_cnt_reg[3]_0\(2) => U_AreaSel_n_27,
      \y_cnt_reg[3]_0\(1) => U_AreaSel_n_28,
      \y_cnt_reg[3]_0\(0) => U_AreaSel_n_29,
      \y_cnt_reg[3]_1\(0) => U_AreaSel_n_200,
      \y_cnt_reg[4]_0\(3) => U_AreaSel_n_205,
      \y_cnt_reg[4]_0\(2) => U_AreaSel_n_206,
      \y_cnt_reg[4]_0\(1) => U_AreaSel_n_207,
      \y_cnt_reg[4]_0\(0) => U_AreaSel_n_208,
      \y_cnt_reg[6]_0\(3) => U_AreaSel_n_12,
      \y_cnt_reg[6]_0\(2) => U_AreaSel_n_13,
      \y_cnt_reg[6]_0\(1) => U_AreaSel_n_14,
      \y_cnt_reg[6]_0\(0) => U_AreaSel_n_15,
      \y_cnt_reg[7]_0\(3) => U_AreaSel_n_30,
      \y_cnt_reg[7]_0\(2) => U_AreaSel_n_31,
      \y_cnt_reg[7]_0\(1) => U_AreaSel_n_32,
      \y_cnt_reg[7]_0\(0) => U_AreaSel_n_33,
      \y_cnt_reg[8]_0\(1) => U_AreaSel_n_195,
      \y_cnt_reg[8]_0\(0) => U_AreaSel_n_196,
      \y_cnt_reg[8]_1\(0) => U_AreaSel_n_197,
      \y_cnt_reg[8]_2\(3) => U_AreaSel_n_201,
      \y_cnt_reg[8]_2\(2) => U_AreaSel_n_202,
      \y_cnt_reg[8]_2\(1) => U_AreaSel_n_203,
      \y_cnt_reg[8]_2\(0) => U_AreaSel_n_204,
      \y_cnt_reg[9]_0\(1) => U_AreaSel_n_198,
      \y_cnt_reg[9]_0\(0) => U_AreaSel_n_199,
      zone_id(5 downto 0) => zone_id(6 downto 1)
    );
U_hand_signal: entity work.system_AXI4_HandSignal_0_0_hand_signal
     port map (
      C(0) => C(0),
      CO(0) => CO(0),
      E(0) => U_hand_signal_n_2,
      aresetn => aresetn,
      \hist_blue_reg[0]\(0) => \hist_blue_reg[0]\(0),
      \hist_red_reg[0]\(0) => \hist_red_reg[0]\(0),
      \hist_red_reg[0]_0\(0) => \hist_red_reg[0]_0\(0),
      is_color1 => is_color1,
      is_color2 => is_color2,
      o_color_spi_data(15 downto 0) => o_color_spi_data(15 downto 0),
      pclk => pclk,
      s_axis_tdata(15 downto 0) => s_axis_tdata(23 downto 8),
      s_axis_tlast => s_axis_tlast,
      s_axis_tuser => s_axis_tuser,
      s_axis_tuser_0 => U_hand_signal_n_3,
      s_axis_tvalid => s_axis_tvalid,
      \zone_count_color1_reg[0][31]_0\(0) => U_AreaSel_n_154,
      \zone_count_color1_reg[10][31]_0\(0) => U_AreaSel_n_87,
      \zone_count_color1_reg[11][31]_0\(0) => U_AreaSel_n_105,
      \zone_count_color1_reg[12][31]_0\(0) => U_AreaSel_n_95,
      \zone_count_color1_reg[13][31]_0\(0) => U_AreaSel_n_107,
      \zone_count_color1_reg[14][31]_0\(0) => U_AreaSel_n_93,
      \zone_count_color1_reg[15][31]_0\(0) => U_AreaSel_n_155,
      \zone_count_color1_reg[16][31]_0\(0) => U_AreaSel_n_39,
      \zone_count_color1_reg[17][31]_0\(0) => U_AreaSel_n_109,
      \zone_count_color1_reg[18][31]_0\(0) => U_AreaSel_n_85,
      \zone_count_color1_reg[19][31]_0\(0) => U_AreaSel_n_111,
      \zone_count_color1_reg[1][31]_0\(0) => U_AreaSel_n_45,
      \zone_count_color1_reg[20][31]_0\(0) => U_AreaSel_n_91,
      \zone_count_color1_reg[21][31]_0\(0) => U_AreaSel_n_113,
      \zone_count_color1_reg[22][31]_0\(0) => U_AreaSel_n_89,
      \zone_count_color1_reg[23][31]_0\(0) => U_AreaSel_n_156,
      \zone_count_color1_reg[24][31]_0\(0) => U_AreaSel_n_101,
      \zone_count_color1_reg[25][31]_0\(0) => U_AreaSel_n_35,
      \zone_count_color1_reg[26][31]_0\(0) => U_AreaSel_n_99,
      \zone_count_color1_reg[27][31]_0\(0) => U_AreaSel_n_157,
      \zone_count_color1_reg[28][31]_0\(0) => U_AreaSel_n_97,
      \zone_count_color1_reg[29][31]_0\(0) => U_AreaSel_n_145,
      \zone_count_color1_reg[2][31]_0\(0) => U_AreaSel_n_75,
      \zone_count_color1_reg[30][31]_0\(0) => U_AreaSel_n_158,
      \zone_count_color1_reg[31][31]_0\(0) => U_AreaSel_n_159,
      \zone_count_color1_reg[32][31]_0\(0) => U_AreaSel_n_43,
      \zone_count_color1_reg[33][31]_0\(0) => U_AreaSel_n_67,
      \zone_count_color1_reg[34][31]_0\(0) => U_AreaSel_n_65,
      \zone_count_color1_reg[35][31]_0\(0) => U_AreaSel_n_63,
      \zone_count_color1_reg[36][31]_0\(0) => U_AreaSel_n_81,
      \zone_count_color1_reg[37][31]_0\(0) => U_AreaSel_n_59,
      \zone_count_color1_reg[38][31]_0\(0) => U_AreaSel_n_61,
      \zone_count_color1_reg[39][31]_0\(0) => U_AreaSel_n_160,
      \zone_count_color1_reg[3][31]_0\(0) => U_AreaSel_n_73,
      \zone_count_color1_reg[40][31]_0\(0) => U_AreaSel_n_117,
      \zone_count_color1_reg[41][31]_0\(0) => U_AreaSel_n_133,
      \zone_count_color1_reg[42][31]_0\(0) => U_AreaSel_n_119,
      \zone_count_color1_reg[43][31]_0\(0) => U_AreaSel_n_161,
      \zone_count_color1_reg[44][31]_0\(0) => U_AreaSel_n_121,
      \zone_count_color1_reg[45][31]_0\(0) => U_AreaSel_n_143,
      \zone_count_color1_reg[46][31]_0\(0) => U_AreaSel_n_162,
      \zone_count_color1_reg[47][31]_0\(0) => U_AreaSel_n_163,
      \zone_count_color1_reg[48][31]_0\(0) => U_AreaSel_n_135,
      \zone_count_color1_reg[49][31]_0\(0) => U_AreaSel_n_141,
      \zone_count_color1_reg[4][31]_0\(0) => U_AreaSel_n_77,
      \zone_count_color1_reg[50][31]_0\(0) => U_AreaSel_n_137,
      \zone_count_color1_reg[51][31]_0\(0) => U_AreaSel_n_164,
      \zone_count_color1_reg[52][31]_0\(0) => U_AreaSel_n_139,
      \zone_count_color1_reg[53][31]_0\(0) => U_AreaSel_n_153,
      \zone_count_color1_reg[54][31]_0\(0) => U_AreaSel_n_165,
      \zone_count_color1_reg[55][31]_0\(0) => U_AreaSel_n_166,
      \zone_count_color1_reg[56][31]_0\(0) => U_AreaSel_n_147,
      \zone_count_color1_reg[57][31]_0\(0) => U_AreaSel_n_151,
      \zone_count_color1_reg[58][31]_0\(0) => U_AreaSel_n_167,
      \zone_count_color1_reg[59][31]_0\(0) => U_AreaSel_n_168,
      \zone_count_color1_reg[5][31]_0\(0) => U_AreaSel_n_71,
      \zone_count_color1_reg[60][31]_0\(0) => U_AreaSel_n_169,
      \zone_count_color1_reg[61][31]_0\(0) => U_AreaSel_n_149,
      \zone_count_color1_reg[62][31]_0\(0) => U_AreaSel_n_170,
      \zone_count_color1_reg[63][31]_0\(0) => U_AreaSel_n_171,
      \zone_count_color1_reg[64][31]_0\(0) => U_AreaSel_n_41,
      \zone_count_color1_reg[65][31]_0\(0) => U_AreaSel_n_57,
      \zone_count_color1_reg[66][31]_0\(0) => U_AreaSel_n_55,
      \zone_count_color1_reg[67][31]_0\(0) => U_AreaSel_n_53,
      \zone_count_color1_reg[68][31]_0\(0) => U_AreaSel_n_83,
      \zone_count_color1_reg[69][31]_0\(0) => U_AreaSel_n_49,
      \zone_count_color1_reg[6][31]_0\(0) => U_AreaSel_n_79,
      \zone_count_color1_reg[70][31]_0\(0) => U_AreaSel_n_51,
      \zone_count_color1_reg[71][31]_0\(0) => U_AreaSel_n_47,
      \zone_count_color1_reg[72][31]_0\(0) => U_AreaSel_n_123,
      \zone_count_color1_reg[73][31]_0\(0) => U_AreaSel_n_131,
      \zone_count_color1_reg[74][31]_0\(0) => U_AreaSel_n_125,
      \zone_count_color1_reg[75][31]_0\(0) => U_AreaSel_n_172,
      \zone_count_color1_reg[76][31]_0\(0) => U_AreaSel_n_127,
      \zone_count_color1_reg[77][31]_0\(0) => U_AreaSel_n_129,
      \zone_count_color1_reg[78][31]_0\(0) => U_AreaSel_n_115,
      \zone_count_color1_reg[79][31]_0\(0) => U_AreaSel_n_173,
      \zone_count_color1_reg[7][31]_0\(0) => U_AreaSel_n_69,
      \zone_count_color1_reg[8][31]_0\(0) => U_AreaSel_n_37,
      \zone_count_color1_reg[9][31]_0\(0) => U_AreaSel_n_103,
      \zone_count_color2_reg[0][31]_0\(0) => U_AreaSel_n_174,
      \zone_count_color2_reg[10][31]_0\(0) => U_AreaSel_n_86,
      \zone_count_color2_reg[11][31]_0\(0) => U_AreaSel_n_104,
      \zone_count_color2_reg[12][31]_0\(0) => U_AreaSel_n_94,
      \zone_count_color2_reg[13][31]_0\(0) => U_AreaSel_n_106,
      \zone_count_color2_reg[14][31]_0\(0) => U_AreaSel_n_92,
      \zone_count_color2_reg[15][31]_0\(0) => U_AreaSel_n_175,
      \zone_count_color2_reg[16][31]_0\(0) => U_AreaSel_n_38,
      \zone_count_color2_reg[17][31]_0\(0) => U_AreaSel_n_108,
      \zone_count_color2_reg[18][31]_0\(0) => U_AreaSel_n_84,
      \zone_count_color2_reg[19][31]_0\(0) => U_AreaSel_n_110,
      \zone_count_color2_reg[1][31]_0\(0) => U_AreaSel_n_44,
      \zone_count_color2_reg[20][31]_0\(0) => U_AreaSel_n_90,
      \zone_count_color2_reg[21][31]_0\(0) => U_AreaSel_n_112,
      \zone_count_color2_reg[22][31]_0\(0) => U_AreaSel_n_88,
      \zone_count_color2_reg[23][31]_0\(0) => U_AreaSel_n_176,
      \zone_count_color2_reg[24][31]_0\(0) => U_AreaSel_n_100,
      \zone_count_color2_reg[25][31]_0\(0) => U_AreaSel_n_34,
      \zone_count_color2_reg[26][31]_0\(0) => U_AreaSel_n_98,
      \zone_count_color2_reg[27][31]_0\(0) => U_AreaSel_n_177,
      \zone_count_color2_reg[28][31]_0\(0) => U_AreaSel_n_96,
      \zone_count_color2_reg[29][31]_0\(0) => U_AreaSel_n_144,
      \zone_count_color2_reg[2][31]_0\(0) => U_AreaSel_n_74,
      \zone_count_color2_reg[30][31]_0\(0) => U_AreaSel_n_178,
      \zone_count_color2_reg[31][31]_0\(0) => U_AreaSel_n_179,
      \zone_count_color2_reg[32][31]_0\(0) => U_AreaSel_n_42,
      \zone_count_color2_reg[33][31]_0\(0) => U_AreaSel_n_66,
      \zone_count_color2_reg[34][31]_0\(0) => U_AreaSel_n_64,
      \zone_count_color2_reg[35][31]_0\(0) => U_AreaSel_n_62,
      \zone_count_color2_reg[36][31]_0\(0) => U_AreaSel_n_80,
      \zone_count_color2_reg[37][31]_0\(0) => U_AreaSel_n_58,
      \zone_count_color2_reg[38][31]_0\(0) => U_AreaSel_n_60,
      \zone_count_color2_reg[39][31]_0\(0) => U_AreaSel_n_180,
      \zone_count_color2_reg[3][31]_0\(0) => U_AreaSel_n_72,
      \zone_count_color2_reg[40][31]_0\(0) => U_AreaSel_n_116,
      \zone_count_color2_reg[41][31]_0\(0) => U_AreaSel_n_132,
      \zone_count_color2_reg[42][31]_0\(0) => U_AreaSel_n_118,
      \zone_count_color2_reg[43][31]_0\(0) => U_AreaSel_n_181,
      \zone_count_color2_reg[44][31]_0\(0) => U_AreaSel_n_120,
      \zone_count_color2_reg[45][31]_0\(0) => U_AreaSel_n_142,
      \zone_count_color2_reg[46][31]_0\(0) => U_AreaSel_n_182,
      \zone_count_color2_reg[47][31]_0\(0) => U_AreaSel_n_183,
      \zone_count_color2_reg[48][31]_0\(0) => U_AreaSel_n_134,
      \zone_count_color2_reg[49][31]_0\(0) => U_AreaSel_n_140,
      \zone_count_color2_reg[4][31]_0\(0) => U_AreaSel_n_76,
      \zone_count_color2_reg[50][31]_0\(0) => U_AreaSel_n_136,
      \zone_count_color2_reg[51][31]_0\(0) => U_AreaSel_n_184,
      \zone_count_color2_reg[52][31]_0\(0) => U_AreaSel_n_138,
      \zone_count_color2_reg[53][31]_0\(0) => U_AreaSel_n_152,
      \zone_count_color2_reg[54][31]_0\(0) => U_AreaSel_n_185,
      \zone_count_color2_reg[55][31]_0\(0) => U_AreaSel_n_186,
      \zone_count_color2_reg[56][31]_0\(0) => U_AreaSel_n_146,
      \zone_count_color2_reg[57][31]_0\(0) => U_AreaSel_n_150,
      \zone_count_color2_reg[58][31]_0\(0) => U_AreaSel_n_187,
      \zone_count_color2_reg[59][31]_0\(0) => U_AreaSel_n_188,
      \zone_count_color2_reg[5][31]_0\(0) => U_AreaSel_n_70,
      \zone_count_color2_reg[60][31]_0\(0) => U_AreaSel_n_189,
      \zone_count_color2_reg[61][31]_0\(0) => U_AreaSel_n_148,
      \zone_count_color2_reg[62][31]_0\(0) => U_AreaSel_n_190,
      \zone_count_color2_reg[63][31]_0\(0) => U_AreaSel_n_191,
      \zone_count_color2_reg[64][31]_0\(0) => U_AreaSel_n_40,
      \zone_count_color2_reg[65][31]_0\(0) => U_AreaSel_n_56,
      \zone_count_color2_reg[66][31]_0\(0) => U_AreaSel_n_54,
      \zone_count_color2_reg[67][31]_0\(0) => U_AreaSel_n_52,
      \zone_count_color2_reg[68][31]_0\(0) => U_AreaSel_n_82,
      \zone_count_color2_reg[69][31]_0\(0) => U_AreaSel_n_48,
      \zone_count_color2_reg[6][31]_0\(0) => U_AreaSel_n_78,
      \zone_count_color2_reg[70][31]_0\(0) => U_AreaSel_n_50,
      \zone_count_color2_reg[71][31]_0\(0) => U_AreaSel_n_46,
      \zone_count_color2_reg[72][31]_0\(0) => U_AreaSel_n_122,
      \zone_count_color2_reg[73][31]_0\(0) => U_AreaSel_n_130,
      \zone_count_color2_reg[74][31]_0\(0) => U_AreaSel_n_124,
      \zone_count_color2_reg[75][31]_0\(0) => U_AreaSel_n_192,
      \zone_count_color2_reg[76][31]_0\(0) => U_AreaSel_n_126,
      \zone_count_color2_reg[77][31]_0\(0) => U_AreaSel_n_128,
      \zone_count_color2_reg[78][31]_0\(0) => U_AreaSel_n_114,
      \zone_count_color2_reg[79][31]_0\(0) => U_AreaSel_n_193,
      \zone_count_color2_reg[7][31]_0\(0) => U_AreaSel_n_68,
      \zone_count_color2_reg[8][31]_0\(0) => U_AreaSel_n_36,
      \zone_count_color2_reg[9][31]_0\(0) => U_AreaSel_n_102,
      zone_id(5 downto 0) => zone_id(6 downto 1)
    );
U_print_grid: entity work.system_AXI4_HandSignal_0_0_print_grid
     port map (
      DI(1) => U_AreaSel_n_200,
      DI(0) => y_cnt(0),
      O(1) => U_print_grid_n_0,
      O(0) => U_print_grid_n_1,
      Q(6) => y_cnt(8),
      Q(5 downto 0) => y_cnt(6 downto 1),
      S(2) => U_AreaSel_n_16,
      S(1) => U_AreaSel_n_17,
      S(0) => U_AreaSel_n_18,
      din(7 downto 0) => din(7 downto 0),
      \o_R2__17_carry__0_i_1\(0) => U_print_grid_n_8,
      \o_R2__17_carry__0_i_1_0\(1) => U_AreaSel_n_198,
      \o_R2__17_carry__0_i_1_0\(0) => U_AreaSel_n_199,
      \o_R2__17_carry_i_7_0\(3) => U_print_grid_n_4,
      \o_R2__17_carry_i_7_0\(2) => U_print_grid_n_5,
      \o_R2__17_carry_i_7_0\(1) => U_print_grid_n_6,
      \o_R2__17_carry_i_7_0\(0) => U_print_grid_n_7,
      \o_R2__29_carry__0_i_1\(0) => U_AreaSel_n_197,
      \o_R2__29_carry_i_1\(1) => U_AreaSel_n_195,
      \o_R2__29_carry_i_1\(0) => U_AreaSel_n_196,
      \o_R2__29_carry_i_3\(3) => U_AreaSel_n_12,
      \o_R2__29_carry_i_3\(2) => U_AreaSel_n_13,
      \o_R2__29_carry_i_3\(1) => U_AreaSel_n_14,
      \o_R2__29_carry_i_3\(0) => U_AreaSel_n_15,
      \o_R2__29_carry_i_3_0\(3) => U_AreaSel_n_201,
      \o_R2__29_carry_i_3_0\(2) => U_AreaSel_n_202,
      \o_R2__29_carry_i_3_0\(1) => U_AreaSel_n_203,
      \o_R2__29_carry_i_3_0\(0) => U_AreaSel_n_204,
      \o_R2_carry__1_0\(3) => U_AreaSel_n_8,
      \o_R2_carry__1_0\(2) => U_AreaSel_n_9,
      \o_R2_carry__1_0\(1) => U_AreaSel_n_10,
      \o_R2_carry__1_0\(0) => U_AreaSel_n_11,
      \o_R2_carry__1_1\(3) => U_AreaSel_n_205,
      \o_R2_carry__1_1\(2) => U_AreaSel_n_206,
      \o_R2_carry__1_1\(1) => U_AreaSel_n_207,
      \o_R2_carry__1_1\(0) => U_AreaSel_n_208,
      p_1_in => p_1_in,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      sw => sw,
      sw_0 => U_print_grid_n_9,
      \sync_reg1[23]_i_2_0\(3) => U_AreaSel_n_26,
      \sync_reg1[23]_i_2_0\(2) => U_AreaSel_n_27,
      \sync_reg1[23]_i_2_0\(1) => U_AreaSel_n_28,
      \sync_reg1[23]_i_2_0\(0) => U_AreaSel_n_29,
      \sync_reg1[23]_i_5_0\(3) => U_AreaSel_n_30,
      \sync_reg1[23]_i_5_0\(2) => U_AreaSel_n_31,
      \sync_reg1[23]_i_5_0\(1) => U_AreaSel_n_32,
      \sync_reg1[23]_i_5_0\(0) => U_AreaSel_n_33,
      \y_cnt_reg[8]\(1) => U_print_grid_n_2,
      \y_cnt_reg[8]\(0) => U_print_grid_n_3
    );
\m_axis_tdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => m_axis_tready,
      I2 => aresetn,
      O => \m_axis_tdata[23]_i_1_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(0),
      Q => m_axis_tdata(0),
      R => '0'
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(10),
      Q => m_axis_tdata(10),
      R => '0'
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(11),
      Q => m_axis_tdata(11),
      R => '0'
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(12),
      Q => m_axis_tdata(12),
      R => '0'
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(13),
      Q => m_axis_tdata(13),
      R => '0'
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(14),
      Q => m_axis_tdata(14),
      R => '0'
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(15),
      Q => m_axis_tdata(15),
      R => '0'
    );
\m_axis_tdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(16),
      Q => m_axis_tdata(16),
      R => '0'
    );
\m_axis_tdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(17),
      Q => m_axis_tdata(17),
      R => '0'
    );
\m_axis_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(18),
      Q => m_axis_tdata(18),
      R => '0'
    );
\m_axis_tdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(19),
      Q => m_axis_tdata(19),
      R => '0'
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(1),
      Q => m_axis_tdata(1),
      R => '0'
    );
\m_axis_tdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(20),
      Q => m_axis_tdata(20),
      R => '0'
    );
\m_axis_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(21),
      Q => m_axis_tdata(21),
      R => '0'
    );
\m_axis_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(22),
      Q => m_axis_tdata(22),
      R => '0'
    );
\m_axis_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(23),
      Q => m_axis_tdata(23),
      R => '0'
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(2),
      Q => m_axis_tdata(2),
      R => '0'
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(3),
      Q => m_axis_tdata(3),
      R => '0'
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(4),
      Q => m_axis_tdata(4),
      R => '0'
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(5),
      Q => m_axis_tdata(5),
      R => '0'
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(6),
      Q => m_axis_tdata(6),
      R => '0'
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(7),
      Q => m_axis_tdata(7),
      R => '0'
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(8),
      Q => m_axis_tdata(8),
      R => '0'
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => dout(9),
      Q => m_axis_tdata(9),
      R => '0'
    );
m_axis_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => s_axis_tlast,
      Q => m_axis_tlast,
      R => '0'
    );
m_axis_tuser_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \m_axis_tdata[23]_i_1_n_0\,
      D => s_axis_tuser,
      Q => m_axis_tuser,
      R => '0'
    );
m_axis_tvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid\,
      I2 => s_axis_tvalid,
      I3 => aresetn,
      O => m_axis_tvalid_i_1_n_0
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => m_axis_tvalid_i_1_n_0,
      Q => \^m_axis_tvalid\,
      R => '0'
    );
s_axis_tready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid\,
      O => s_axis_tready
    );
u_cdc_pixel: entity work.system_AXI4_HandSignal_0_0_cdc_2ff_sync
     port map (
      D(23 downto 0) => dout(23 downto 0),
      aclk => aclk,
      din(7 downto 0) => din(7 downto 0),
      s_axis_tdata(15 downto 0) => s_axis_tdata(23 downto 8),
      \sync_reg1_reg[8]_0\ => U_print_grid_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_AXI4_HandSignal_0_0 is
  port (
    aclk : in STD_LOGIC;
    pclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    sw : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tuser : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tuser : out STD_LOGIC;
    o_color_spi_data : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_AXI4_HandSignal_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_AXI4_HandSignal_0_0 : entity is "system_AXI4_HandSignal_0_0,AXI4_HandSignal,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_AXI4_HandSignal_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of system_AXI4_HandSignal_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of system_AXI4_HandSignal_0_0 : entity is "AXI4_HandSignal,Vivado 2020.2";
end system_AXI4_HandSignal_0_0;

architecture STRUCTURE of system_AXI4_HandSignal_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \U_hand_signal/u_color_detect/raw_blue_rel0\ : STD_LOGIC;
  signal \U_hand_signal/u_color_detect/raw_red_rel00_in\ : STD_LOGIC;
  signal \hist_blue[0]_i_11_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_12_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_13_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_14_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_15_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_16_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_17_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_18_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_19_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_20_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_21_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_22_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_23_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_24_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_25_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_26_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_27_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_6_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_7_n_0\ : STD_LOGIC;
  signal \hist_blue[0]_i_9_n_0\ : STD_LOGIC;
  signal \hist_blue_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \hist_blue_reg[0]_i_10_n_1\ : STD_LOGIC;
  signal \hist_blue_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \hist_blue_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \hist_blue_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \hist_blue_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \hist_blue_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \hist_blue_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \hist_blue_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \hist_blue_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \hist_blue_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \hist_blue_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \hist_blue_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \hist_red[0]_i_11_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_12_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_13_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_14_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_15_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_16_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_17_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_18_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_19_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_20_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_21_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_22_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_23_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_24_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_25_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_26_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_27_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_6_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_7_n_0\ : STD_LOGIC;
  signal \hist_red[0]_i_9_n_0\ : STD_LOGIC;
  signal \hist_red_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \hist_red_reg[0]_i_10_n_1\ : STD_LOGIC;
  signal \hist_red_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \hist_red_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \hist_red_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \hist_red_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \hist_red_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \hist_red_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \hist_red_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \hist_red_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \hist_red_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \hist_red_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \hist_red_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \^o_color_spi_data\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \NLW_hist_blue_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hist_blue_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hist_blue_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hist_blue_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hist_blue_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hist_blue_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hist_blue_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hist_red_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hist_red_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hist_red_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hist_red_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hist_red_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hist_red_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hist_red_reg[0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \hist_blue_reg[0]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \hist_blue_reg[0]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \hist_red_reg[0]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \hist_red_reg[0]_i_8\ : label is 11;
  attribute x_interface_info : string;
  attribute x_interface_info of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis:s_axis, ASSOCIATED_RESET aresetn, FREQ_HZ 150000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute x_interface_parameter of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute x_interface_info of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute x_interface_info of m_axis_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis TUSER";
  attribute x_interface_info of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute x_interface_info of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis TLAST";
  attribute x_interface_info of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 s_axis TREADY";
  attribute x_interface_info of s_axis_tuser : signal is "xilinx.com:interface:axis:1.0 s_axis TUSER";
  attribute x_interface_info of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis TVALID";
  attribute x_interface_info of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute x_interface_parameter of m_axis_tdata : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis TDATA";
  attribute x_interface_parameter of s_axis_tdata : signal is "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 150000000, PHASE 0.0, CLK_DOMAIN system_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
begin
  o_color_spi_data(31) <= \<const0>\;
  o_color_spi_data(30) <= \<const0>\;
  o_color_spi_data(29) <= \<const0>\;
  o_color_spi_data(28) <= \<const0>\;
  o_color_spi_data(27 downto 24) <= \^o_color_spi_data\(27 downto 24);
  o_color_spi_data(23) <= \<const0>\;
  o_color_spi_data(22) <= \<const0>\;
  o_color_spi_data(21) <= \<const0>\;
  o_color_spi_data(20) <= \<const0>\;
  o_color_spi_data(19 downto 16) <= \^o_color_spi_data\(19 downto 16);
  o_color_spi_data(15) <= \<const0>\;
  o_color_spi_data(14) <= \<const0>\;
  o_color_spi_data(13) <= \<const0>\;
  o_color_spi_data(12) <= \<const0>\;
  o_color_spi_data(11 downto 8) <= \^o_color_spi_data\(11 downto 8);
  o_color_spi_data(7) <= \<const0>\;
  o_color_spi_data(6) <= \<const0>\;
  o_color_spi_data(5) <= \<const0>\;
  o_color_spi_data(4) <= \<const0>\;
  o_color_spi_data(3 downto 0) <= \^o_color_spi_data\(3 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.system_AXI4_HandSignal_0_0_AXI4_HandSignal
     port map (
      CO(0) => \hist_blue_reg[0]_i_3_n_3\,
      aclk => aclk,
      aresetn => aresetn,
      \hist_blue_reg[0]\(0) => \U_hand_signal/u_color_detect/raw_blue_rel0\,
      \hist_red_reg[0]\(0) => \hist_red_reg[0]_i_2_n_3\,
      \hist_red_reg[0]_0\(0) => \U_hand_signal/u_color_detect/raw_red_rel00_in\,
      m_axis_tdata(23 downto 0) => m_axis_tdata(23 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tuser => m_axis_tuser,
      m_axis_tvalid => m_axis_tvalid,
      o_color_spi_data(15 downto 12) => \^o_color_spi_data\(27 downto 24),
      o_color_spi_data(11 downto 8) => \^o_color_spi_data\(19 downto 16),
      o_color_spi_data(7 downto 4) => \^o_color_spi_data\(11 downto 8),
      o_color_spi_data(3 downto 0) => \^o_color_spi_data\(3 downto 0),
      pclk => pclk,
      s_axis_tdata(23 downto 0) => s_axis_tdata(23 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tuser => s_axis_tuser,
      s_axis_tvalid => s_axis_tvalid,
      sw => sw
    );
\hist_blue[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axis_tdata(14),
      O => \hist_blue[0]_i_11_n_0\
    );
\hist_blue[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => s_axis_tdata(14),
      I1 => s_axis_tdata(23),
      I2 => s_axis_tdata(15),
      O => \hist_blue[0]_i_12_n_0\
    );
\hist_blue[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_axis_tdata(14),
      I1 => s_axis_tdata(22),
      O => \hist_blue[0]_i_13_n_0\
    );
\hist_blue[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axis_tdata(21),
      I1 => s_axis_tdata(13),
      O => \hist_blue[0]_i_14_n_0\
    );
\hist_blue[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axis_tdata(20),
      I1 => s_axis_tdata(12),
      O => \hist_blue[0]_i_15_n_0\
    );
\hist_blue[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E282"
    )
        port map (
      I0 => s_axis_tdata(15),
      I1 => s_axis_tdata(7),
      I2 => s_axis_tdata(6),
      I3 => s_axis_tdata(14),
      O => \hist_blue[0]_i_16_n_0\
    );
\hist_blue[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => s_axis_tdata(12),
      I2 => s_axis_tdata(13),
      I3 => s_axis_tdata(5),
      O => \hist_blue[0]_i_17_n_0\
    );
\hist_blue[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => s_axis_tdata(11),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(10),
      I3 => s_axis_tdata(3),
      O => \hist_blue[0]_i_18_n_0\
    );
\hist_blue[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20BA"
    )
        port map (
      I0 => s_axis_tdata(9),
      I1 => s_axis_tdata(0),
      I2 => s_axis_tdata(8),
      I3 => s_axis_tdata(1),
      O => \hist_blue[0]_i_19_n_0\
    );
\hist_blue[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1824"
    )
        port map (
      I0 => s_axis_tdata(15),
      I1 => s_axis_tdata(14),
      I2 => s_axis_tdata(6),
      I3 => s_axis_tdata(7),
      O => \hist_blue[0]_i_20_n_0\
    );
\hist_blue[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => s_axis_tdata(5),
      I2 => s_axis_tdata(13),
      I3 => s_axis_tdata(12),
      O => \hist_blue[0]_i_21_n_0\
    );
\hist_blue[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => s_axis_tdata(11),
      I1 => s_axis_tdata(10),
      I2 => s_axis_tdata(2),
      I3 => s_axis_tdata(3),
      O => \hist_blue[0]_i_22_n_0\
    );
\hist_blue[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => s_axis_tdata(9),
      I1 => s_axis_tdata(0),
      I2 => s_axis_tdata(8),
      I3 => s_axis_tdata(1),
      O => \hist_blue[0]_i_23_n_0\
    );
\hist_blue[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axis_tdata(19),
      I1 => s_axis_tdata(11),
      O => \hist_blue[0]_i_24_n_0\
    );
\hist_blue[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axis_tdata(18),
      I1 => s_axis_tdata(10),
      O => \hist_blue[0]_i_25_n_0\
    );
\hist_blue[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axis_tdata(17),
      I1 => s_axis_tdata(9),
      O => \hist_blue[0]_i_26_n_0\
    );
\hist_blue[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axis_tdata(16),
      I1 => s_axis_tdata(8),
      O => \hist_blue[0]_i_27_n_0\
    );
\hist_blue[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(23),
      I1 => s_axis_tdata(15),
      O => \hist_blue[0]_i_6_n_0\
    );
\hist_blue[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axis_tdata(15),
      I1 => s_axis_tdata(23),
      O => \hist_blue[0]_i_7_n_0\
    );
\hist_blue[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => s_axis_tdata(6),
      O => \hist_blue[0]_i_9_n_0\
    );
\hist_blue_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hist_blue_reg[0]_i_10_n_0\,
      CO(2) => \hist_blue_reg[0]_i_10_n_1\,
      CO(1) => \hist_blue_reg[0]_i_10_n_2\,
      CO(0) => \hist_blue_reg[0]_i_10_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => s_axis_tdata(19 downto 16),
      O(3 downto 0) => \NLW_hist_blue_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \hist_blue[0]_i_24_n_0\,
      S(2) => \hist_blue[0]_i_25_n_0\,
      S(1) => \hist_blue[0]_i_26_n_0\,
      S(0) => \hist_blue[0]_i_27_n_0\
    );
\hist_blue_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_blue_reg[0]_i_5_n_0\,
      CO(3 downto 1) => \NLW_hist_blue_reg[0]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \hist_blue_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \hist_blue[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_hist_blue_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \hist_blue[0]_i_7_n_0\
    );
\hist_blue_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_blue_reg[0]_i_8_n_0\,
      CO(3 downto 1) => \NLW_hist_blue_reg[0]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \U_hand_signal/u_color_detect/raw_blue_rel0\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_hist_blue_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \hist_blue[0]_i_9_n_0\
    );
\hist_blue_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_blue_reg[0]_i_10_n_0\,
      CO(3) => \hist_blue_reg[0]_i_5_n_0\,
      CO(2) => \hist_blue_reg[0]_i_5_n_1\,
      CO(1) => \hist_blue_reg[0]_i_5_n_2\,
      CO(0) => \hist_blue_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \hist_blue[0]_i_11_n_0\,
      DI(2) => s_axis_tdata(14),
      DI(1 downto 0) => s_axis_tdata(21 downto 20),
      O(3 downto 0) => \NLW_hist_blue_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \hist_blue[0]_i_12_n_0\,
      S(2) => \hist_blue[0]_i_13_n_0\,
      S(1) => \hist_blue[0]_i_14_n_0\,
      S(0) => \hist_blue[0]_i_15_n_0\
    );
\hist_blue_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hist_blue_reg[0]_i_8_n_0\,
      CO(2) => \hist_blue_reg[0]_i_8_n_1\,
      CO(1) => \hist_blue_reg[0]_i_8_n_2\,
      CO(0) => \hist_blue_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \hist_blue[0]_i_16_n_0\,
      DI(2) => \hist_blue[0]_i_17_n_0\,
      DI(1) => \hist_blue[0]_i_18_n_0\,
      DI(0) => \hist_blue[0]_i_19_n_0\,
      O(3 downto 0) => \NLW_hist_blue_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \hist_blue[0]_i_20_n_0\,
      S(2) => \hist_blue[0]_i_21_n_0\,
      S(1) => \hist_blue[0]_i_22_n_0\,
      S(0) => \hist_blue[0]_i_23_n_0\
    );
\hist_red[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axis_tdata(15),
      I1 => s_axis_tdata(23),
      O => \hist_red[0]_i_11_n_0\
    );
\hist_red[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => s_axis_tdata(22),
      I1 => s_axis_tdata(23),
      I2 => s_axis_tdata(15),
      O => \hist_red[0]_i_12_n_0\
    );
\hist_red[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_axis_tdata(22),
      I1 => s_axis_tdata(14),
      O => \hist_red[0]_i_13_n_0\
    );
\hist_red[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axis_tdata(13),
      I1 => s_axis_tdata(21),
      O => \hist_red[0]_i_14_n_0\
    );
\hist_red[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axis_tdata(12),
      I1 => s_axis_tdata(20),
      O => \hist_red[0]_i_15_n_0\
    );
\hist_red[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E282"
    )
        port map (
      I0 => s_axis_tdata(23),
      I1 => s_axis_tdata(7),
      I2 => s_axis_tdata(6),
      I3 => s_axis_tdata(22),
      O => \hist_red[0]_i_16_n_0\
    );
\hist_red[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => s_axis_tdata(20),
      I2 => s_axis_tdata(21),
      I3 => s_axis_tdata(5),
      O => \hist_red[0]_i_17_n_0\
    );
\hist_red[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(18),
      I3 => s_axis_tdata(19),
      O => \hist_red[0]_i_18_n_0\
    );
\hist_red[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => s_axis_tdata(0),
      I2 => s_axis_tdata(16),
      I3 => s_axis_tdata(17),
      O => \hist_red[0]_i_19_n_0\
    );
\hist_red[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1824"
    )
        port map (
      I0 => s_axis_tdata(23),
      I1 => s_axis_tdata(22),
      I2 => s_axis_tdata(6),
      I3 => s_axis_tdata(7),
      O => \hist_red[0]_i_20_n_0\
    );
\hist_red[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => s_axis_tdata(4),
      I1 => s_axis_tdata(5),
      I2 => s_axis_tdata(21),
      I3 => s_axis_tdata(20),
      O => \hist_red[0]_i_21_n_0\
    );
\hist_red[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => s_axis_tdata(3),
      I1 => s_axis_tdata(2),
      I2 => s_axis_tdata(19),
      I3 => s_axis_tdata(18),
      O => \hist_red[0]_i_22_n_0\
    );
\hist_red[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => s_axis_tdata(1),
      I1 => s_axis_tdata(0),
      I2 => s_axis_tdata(16),
      I3 => s_axis_tdata(17),
      O => \hist_red[0]_i_23_n_0\
    );
\hist_red[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axis_tdata(11),
      I1 => s_axis_tdata(19),
      O => \hist_red[0]_i_24_n_0\
    );
\hist_red[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axis_tdata(10),
      I1 => s_axis_tdata(18),
      O => \hist_red[0]_i_25_n_0\
    );
\hist_red[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axis_tdata(9),
      I1 => s_axis_tdata(17),
      O => \hist_red[0]_i_26_n_0\
    );
\hist_red[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axis_tdata(8),
      I1 => s_axis_tdata(16),
      O => \hist_red[0]_i_27_n_0\
    );
\hist_red[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tdata(15),
      I1 => s_axis_tdata(23),
      O => \hist_red[0]_i_6_n_0\
    );
\hist_red[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axis_tdata(23),
      I1 => s_axis_tdata(15),
      O => \hist_red[0]_i_7_n_0\
    );
\hist_red[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axis_tdata(7),
      I1 => s_axis_tdata(6),
      O => \hist_red[0]_i_9_n_0\
    );
\hist_red_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hist_red_reg[0]_i_10_n_0\,
      CO(2) => \hist_red_reg[0]_i_10_n_1\,
      CO(1) => \hist_red_reg[0]_i_10_n_2\,
      CO(0) => \hist_red_reg[0]_i_10_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => s_axis_tdata(11 downto 8),
      O(3 downto 0) => \NLW_hist_red_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \hist_red[0]_i_24_n_0\,
      S(2) => \hist_red[0]_i_25_n_0\,
      S(1) => \hist_red[0]_i_26_n_0\,
      S(0) => \hist_red[0]_i_27_n_0\
    );
\hist_red_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_red_reg[0]_i_5_n_0\,
      CO(3 downto 1) => \NLW_hist_red_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \hist_red_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \hist_red[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_hist_red_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \hist_red[0]_i_7_n_0\
    );
\hist_red_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_red_reg[0]_i_8_n_0\,
      CO(3 downto 1) => \NLW_hist_red_reg[0]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \U_hand_signal/u_color_detect/raw_red_rel00_in\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_hist_red_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \hist_red[0]_i_9_n_0\
    );
\hist_red_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \hist_red_reg[0]_i_10_n_0\,
      CO(3) => \hist_red_reg[0]_i_5_n_0\,
      CO(2) => \hist_red_reg[0]_i_5_n_1\,
      CO(1) => \hist_red_reg[0]_i_5_n_2\,
      CO(0) => \hist_red_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \hist_red[0]_i_11_n_0\,
      DI(2) => s_axis_tdata(22),
      DI(1 downto 0) => s_axis_tdata(13 downto 12),
      O(3 downto 0) => \NLW_hist_red_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \hist_red[0]_i_12_n_0\,
      S(2) => \hist_red[0]_i_13_n_0\,
      S(1) => \hist_red[0]_i_14_n_0\,
      S(0) => \hist_red[0]_i_15_n_0\
    );
\hist_red_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hist_red_reg[0]_i_8_n_0\,
      CO(2) => \hist_red_reg[0]_i_8_n_1\,
      CO(1) => \hist_red_reg[0]_i_8_n_2\,
      CO(0) => \hist_red_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \hist_red[0]_i_16_n_0\,
      DI(2) => \hist_red[0]_i_17_n_0\,
      DI(1) => \hist_red[0]_i_18_n_0\,
      DI(0) => \hist_red[0]_i_19_n_0\,
      O(3 downto 0) => \NLW_hist_red_reg[0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \hist_red[0]_i_20_n_0\,
      S(2) => \hist_red[0]_i_21_n_0\,
      S(1) => \hist_red[0]_i_22_n_0\,
      S(0) => \hist_red[0]_i_23_n_0\
    );
end STRUCTURE;
