// Seed: 2015600971
module module_0;
  initial begin
    id_1 = id_1;
  end
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wand id_3,
    input supply0 id_4,
    input wor id_5,
    output wor id_6,
    input tri0 id_7,
    input wand id_8,
    output tri1 id_9,
    input tri1 id_10,
    output wor id_11,
    input wand id_12,
    output supply0 id_13,
    input wor id_14,
    input wor id_15,
    input wire id_16,
    output tri1 id_17,
    input supply0 id_18
    , id_28,
    output tri id_19,
    input tri0 id_20,
    input supply0 id_21,
    input supply1 id_22,
    input supply0 id_23,
    output supply0 id_24,
    output wand id_25,
    output uwire id_26
);
  always disable id_29;
  assign id_6 = id_28;
  module_0();
  assign id_0 = id_8;
  wire id_30;
endmodule
