module riscv_fstage #(parameter width=64)(
  input  logic             i_riscv_fstage_clk,
  input  logic             i_riscv_fstage_rst,
  input  logic             i_riscv_fstage_stallpc,
  input  logic             i_riscv_fstage_pcsrc,
  input  logic [width-1:0] i_riscv_fstage_aluexe,
  output logic [width-1:0] i_riscv_fstage_pc,
  output logic [width-1:0] i_riscv_fstage_pcplus4,
  output logic [width-1:0] i_riscv_fstage_inst);

logic [width-1:0] i_riscv_pc_nextpc;

riscv_mux2 u_pcmux(
.i_riscv_mux2_sel(i_riscv_fstage_pcsrc),
.i_riscv_mux2_in0(i_riscv_fstage_pcplus4),
.i_riscv_mux2_in1(i_riscv_fstage_aluexe),
.o_riscv_mux2_out(i_riscv_pc_nextpc));

riscv_pc u_riscv_pc (
.i_riscv_pc_clk(i_riscv_fstage_clk),
.i_riscv_pc_rst(i_riscv_fstage_rst),
.i_riscv_pc_stallpc(i_riscv_fstage_stallpc),
.



