Release 14.1 - xst P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: logipi_camera.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "logipi_camera.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "logipi_camera"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : logipi_camera
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/ipcore_dir/clock_gen.vhd" into library work
Parsing entity <clock_gen>.
Parsing architecture <xilinx> of entity <clock_gen>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/ipcore_dir/clock_gen/example_design/clock_gen_exdes.vhd" into library work
Parsing entity <clock_gen_exdes>.
Parsing architecture <xilinx> of entity <clock_gen_exdes>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/utils_pack.vhd" into library work
Parsing package <utils_pack>.
Parsing package body <utils_pack>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_latch.vhd" into library work
Parsing entity <generic_latch>.
Parsing architecture <Behavioral> of entity <generic_latch>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/image_pack.vhd" into library work
Parsing package <image_pack>.
Parsing package body <image_pack>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/simple_counter.vhd" into library work
Parsing entity <simple_counter>.
Parsing architecture <Behavioral> of entity <simple_counter>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/edge_triggered_latch.vhd" into library work
Parsing entity <edge_triggered_latch>.
Parsing architecture <Behavioral> of entity <edge_triggered_latch>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/primitive/primitive_pack.vhd" into library work
Parsing package <primitive_pack>.
Parsing package body <primitive_pack>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/primitive/MAC16.vhd" into library work
Parsing entity <MAC16>.
Parsing architecture <Behavioral> of entity <mac16>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/primitive/dpram_NxN.vhd" into library work
Parsing entity <dpram_NxN>.
Parsing architecture <behavioral> of entity <dpram_nxn>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/pixel_counter.vhd" into library work
Parsing entity <pixel_counter>.
Parsing architecture <Behavioral> of entity <pixel_counter>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/matNxM_latch.vhd" into library work
Parsing entity <matNxM_latch>.
Parsing architecture <Behavioral> of entity <matnxm_latch>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/line_counter.vhd" into library work
Parsing entity <line_counter>.
Parsing architecture <Behavioral> of entity <line_counter>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_delay.vhd" into library work
Parsing entity <generic_delay>.
Parsing architecture <Behavioral> of entity <generic_delay>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/feature/feature_pack.vhd" into library work
Parsing package <feature_pack>.
Parsing package body <feature_pack>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/conv3x3.vhd" into library work
Parsing entity <conv3x3>.
Parsing architecture <RTL> of entity <conv3x3>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/block3X3.vhd" into library work
Parsing entity <block3X3>.
Parsing architecture <RTL> of entity <block3x3>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/dp_fifo.vhd" into library work
Parsing entity <dp_fifo>.
Parsing architecture <Behavioral> of entity <dp_fifo>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/interface/interface_pack.vhd" into library work
Parsing package <interface_pack>.
Parsing package body <interface_pack>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/interface/i2c_master.vhd" into library work
Parsing entity <i2c_master>.
Parsing architecture <systemc> of entity <i2c_master>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/filter/sobel3x3.vhd" into library work
Parsing entity <sobel3x3>.
Parsing architecture <Arithmetic> of entity <sobel3x3>.
Parsing architecture <RTL> of entity <sobel3x3>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/filter/gauss3x3.vhd" into library work
Parsing entity <gauss3x3>.
Parsing architecture <Arithmetic> of entity <gauss3x3>.
Parsing architecture <RTL> of entity <gauss3x3>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/filter/filter_pack.vhd" into library work
Parsing package <filter_pack>.
Parsing package body <filter_pack>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/feature/HARRIS_RESPONSE.vhd" into library work
Parsing entity <HARRIS_RESPONSE>.
Parsing architecture <Behavioral> of entity <harris_response>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/feature/HARRIS_LINE_ACC.vhd" into library work
Parsing entity <HARRIS_LINE_ACC>.
Parsing architecture <RTL> of entity <harris_line_acc>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/feature/HARRIS_16SADDER.vhd" into library work
Parsing entity <HARRIS_16SADDER>.
Parsing architecture <Behavioral> of entity <harris_16sadder>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/conf/conf_pack.vhd" into library work
Parsing package <conf_pack>.
Parsing package body <conf_pack>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/reset_generator.vhd" into library work
Parsing entity <reset_generator>.
Parsing architecture <Behavioral> of entity <reset_generator>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/hold.vhd" into library work
Parsing entity <hold>.
Parsing architecture <Behavioral> of entity <hold>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/interface/yuv_camera_interface.vhd" into library work
Parsing entity <yuv_camera_interface>.
Parsing architecture <systemc> of entity <yuv_camera_interface>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/interface/spi2ad_bus.vhd" into library work
Parsing entity <spi2ad_bus>.
Parsing architecture <RTL> of entity <spi2ad_bus>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/yuv_pixel2fifo.vhd" into library work
Parsing entity <yuv_pixel2fifo>.
Parsing architecture <Behavioral> of entity <yuv_pixel2fifo>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/video_switch.vhd" into library work
Parsing entity <video_switch>.
Parsing architecture <Behavioral> of entity <video_switch>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/feature/HARRIS.vhd" into library work
Parsing entity <HARRIS>.
Parsing architecture <Behavioral> of entity <harris>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/down_scaler.vhd" into library work
Parsing entity <down_scaler>.
Parsing architecture <RTL> of entity <down_scaler>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/conf/yuv_register_rom.vhd" into library work
Parsing entity <yuv_register_rom>.
Parsing architecture <ov7670_qvga> of entity <yuv_register_rom>.
Parsing architecture <ov7670_vga> of entity <yuv_register_rom>.
Parsing architecture <ov7725_qvga> of entity <yuv_register_rom>.
Parsing architecture <ov7725_vga> of entity <yuv_register_rom>.
Parsing architecture <ov7725_qvga_patched> of entity <yuv_register_rom>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/conf/i2c_conf.vhd" into library work
Parsing entity <i2c_conf>.
Parsing architecture <Behavioral> of entity <i2c_conf>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/bus/peripheral/peripheral_pack.vhd" into library work
Parsing package <peripheral_pack>.
Parsing package body <peripheral_pack>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/bus/peripheral/fifo_peripheral.vhd" into library work
Parsing entity <fifo_peripheral>.
Parsing architecture <RTL> of entity <fifo_peripheral>.
Parsing VHDL file "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd" into library work
Parsing entity <logipi_camera>.
Parsing architecture <Behavioral> of entity <logipi_camera>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <logipi_camera> (architecture <Behavioral>) from library <work>.

Elaborating entity <clock_gen> (architecture <xilinx>) from library <work>.

Elaborating entity <reset_generator> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <simple_counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <hold> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <simple_counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <spi2ad_bus> (architecture <RTL>) with generics from library <work>.

Elaborating entity <fifo_peripheral> (architecture <RTL>) with generics from library <work>.

Elaborating entity <dp_fifo> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <dpram_NxN> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <yuv_register_rom> (architecture <ov7670_qvga>) from library <work>.

Elaborating entity <i2c_conf> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <i2c_master> (architecture <systemc>) from library <work>.

Elaborating entity <simple_counter> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/conf/i2c_conf.vhd" Line 159. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/conf/i2c_conf.vhd" Line 58: Net <rcv> does not have a driver.

Elaborating entity <yuv_camera_interface> (architecture <systemc>) from library <work>.

Elaborating entity <generic_latch> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_delay> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_latch> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/interface/yuv_camera_interface.vhd" Line 114: Assignment to pxclkt ignored, since the identifier is never used

Elaborating entity <gauss3x3> (architecture <RTL>) with generics from library <work>.

Elaborating entity <block3X3> (architecture <RTL>) with generics from library <work>.

Elaborating entity <dpram_NxN> (architecture <behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/block3X3.vhd" Line 113: Assignment to enable_line0_latches ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/block3X3.vhd" Line 115: Assignment to enable_line1_latches ignored, since the identifier is never used

Elaborating entity <edge_triggered_latch> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <pixel_counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <line_counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_delay> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_latch> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <sobel3x3> (architecture <RTL>) with generics from library <work>.

Elaborating entity <HARRIS> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <HARRIS_LINE_ACC> (architecture <RTL>) with generics from library <work>.

Elaborating entity <dpram_NxN> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <HARRIS_16SADDER> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_delay> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_latch> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/feature/HARRIS.vhd" Line 284: Assignment to href_from_sobel_re ignored, since the identifier is never used

Elaborating entity <HARRIS_RESPONSE> (architecture <Behavioral>) from library <work>.

Elaborating entity <generic_latch> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_delay> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <video_switch> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <down_scaler> (architecture <RTL>) with generics from library <work>.

Elaborating entity <dpram_NxN> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <yuv_pixel2fifo> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/yuv_pixel2fifo.vhd" Line 83: Assignment to hsync_rising_edge ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <logipi_camera>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd".
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd" line 149: Output port <CLK_OUT1> of the instance <sys_clocks_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd" line 149: Output port <LOCKED> of the instance <sys_clocks_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd" line 184: Output port <holding> of the instance <debouncer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd" line 230: Output port <outputA> of the instance <fifo_preview> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd" line 230: Output port <emptyA> of the instance <fifo_preview> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd" line 230: Output port <fullA> of the instance <fifo_preview> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd" line 230: Output port <emptyB> of the instance <fifo_preview> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd" line 230: Output port <fullB> of the instance <fifo_preview> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd" line 230: Output port <burst_available_B> of the instance <fifo_preview> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd" line 230: Output port <fifoA_reset> of the instance <fifo_preview> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd" line 230: Output port <fifoB_reset> of the instance <fifo_preview> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd" line 278: Output port <u_data> of the instance <camera0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd" line 278: Output port <v_data> of the instance <camera0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd" line 320: Output port <x_grad> of the instance <sobel0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/logipi_camera.vhd" line 320: Output port <y_grad> of the instance <sobel0> is unconnected or connected to loadless signal.
    Found 16-bit comparator greater for signal <GND_16_o_signed_harris_resp[15]_LessThan_5_o> created at line 350
    Summary:
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <logipi_camera> synthesized.

Synthesizing Unit <clock_gen>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/logi-projects/logi-camera-demo/logipi-hw/ipcore_dir/clock_gen.vhd".
    Summary:
	no macro.
Unit <clock_gen> synthesized.

Synthesizing Unit <reset_generator>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/reset_generator.vhd".
        HOLD_0 = 1000
    Found 31-bit register for signal <counter0>.
    Found 1-bit register for signal <resetn_0>.
    Found 31-bit subtractor for signal <GND_19_o_GND_19_o_sub_2_OUT<30:0>> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <reset_generator> synthesized.

Synthesizing Unit <simple_counter_1>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/simple_counter.vhd".
        NBIT = 32
    Found 32-bit register for signal <Qp>.
    Found 32-bit adder for signal <Qp[31]_GND_21_o_mux_3_OUT> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <simple_counter_1> synthesized.

Synthesizing Unit <hold>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/hold.vhd".
        HOLD_TIME = 2000
        HOLD_LEVEL = '1'
    Found 11-bit register for signal <Qp>.
    Found 1-bit register for signal <old_value>.
    Found 11-bit subtractor for signal <GND_56_o_GND_56_o_sub_3_OUT<10:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <hold> synthesized.

Synthesizing Unit <simple_counter_2>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/simple_counter.vhd".
        NBIT = 2
    Found 2-bit register for signal <Qp>.
    Found 2-bit adder for signal <Qp[1]_GND_58_o_add_0_OUT> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <simple_counter_2> synthesized.

Synthesizing Unit <spi2ad_bus>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/interface/spi2ad_bus.vhd".
        ADDR_WIDTH = 16
        DATA_WIDTH = 16
        BIG_ENDIAN = true
    Found 4-bit register for signal <bit_count>.
    Found 16-bit register for signal <data_out_sr>.
    Found 15-bit register for signal <data_in_sr<14:0>>.
    Found 1-bit register for signal <wr>.
    Found 1-bit register for signal <rd>.
    Found 1-bit register for signal <data_confn>.
    Found 1-bit register for signal <auto_inc>.
    Found 1-bit register for signal <rd_wrn>.
    Found 1-bit register for signal <data_byte>.
    Found 1-bit register for signal <wr_latched>.
    Found 1-bit register for signal <rd_latched>.
    Found 16-bit register for signal <addr_bus_latched>.
    Found 16-bit register for signal <data_in_latched>.
    Found 4-bit adder for signal <bit_count[3]_GND_63_o_add_0_OUT> created at line 76.
    Found 16-bit adder for signal <addr_bus_latched[15]_GND_63_o_add_13_OUT> created at line 119.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  75 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <spi2ad_bus> synthesized.

Synthesizing Unit <fifo_peripheral>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/bus/peripheral/fifo_peripheral.vhd".
        ADDR_WIDTH = 16
        WIDTH = 16
        SIZE = 8192
        BURST_SIZE = 4
        SYNC_LOGIC_INTERFACE = false
WARNING:Xst:647 - Input <addr_bus<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <data_bus_out<15>> created at line 130
    Found 1-bit tristate buffer for signal <data_bus_out<14>> created at line 130
    Found 1-bit tristate buffer for signal <data_bus_out<13>> created at line 130
    Found 1-bit tristate buffer for signal <data_bus_out<12>> created at line 130
    Found 1-bit tristate buffer for signal <data_bus_out<11>> created at line 130
    Found 1-bit tristate buffer for signal <data_bus_out<10>> created at line 130
    Found 1-bit tristate buffer for signal <data_bus_out<9>> created at line 130
    Found 1-bit tristate buffer for signal <data_bus_out<8>> created at line 130
    Found 1-bit tristate buffer for signal <data_bus_out<7>> created at line 130
    Found 1-bit tristate buffer for signal <data_bus_out<6>> created at line 130
    Found 1-bit tristate buffer for signal <data_bus_out<5>> created at line 130
    Found 1-bit tristate buffer for signal <data_bus_out<4>> created at line 130
    Found 1-bit tristate buffer for signal <data_bus_out<3>> created at line 130
    Found 1-bit tristate buffer for signal <data_bus_out<2>> created at line 130
    Found 1-bit tristate buffer for signal <data_bus_out<1>> created at line 130
    Found 1-bit tristate buffer for signal <data_bus_out<0>> created at line 130
    Found 16-bit comparator greater for signal <burst_available_B> created at line 151
    Summary:
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <fifo_peripheral> synthesized.

Synthesizing Unit <dp_fifo>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/dp_fifo.vhd".
        N = 8192
        W = 16
        SYNC_WR = false
        SYNC_RD = false
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/dp_fifo.vhd" line 66: Output port <spo> of the instance <dp_ram0> is unconnected or connected to loadless signal.
    Found 13-bit register for signal <rd_addr>.
    Found 13-bit register for signal <wr_addr>.
    Found 14-bit register for signal <nb_available_t>.
    Found 1-bit register for signal <wr_old>.
    Found 1-bit register for signal <rd_old>.
    Found 13-bit adder for signal <rd_addr[12]_GND_65_o_add_3_OUT> created at line 127.
    Found 13-bit adder for signal <wr_addr[12]_GND_65_o_add_8_OUT> created at line 141.
    Found 14-bit adder for signal <nb_available_t[13]_GND_65_o_add_13_OUT> created at line 1241.
    Found 14-bit subtractor for signal <GND_65_o_GND_65_o_sub_16_OUT<13:0>> created at line 1308.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <dp_fifo> synthesized.

Synthesizing Unit <dpram_NxN_1>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/primitive/dpram_NxN.vhd".
        SIZE = 8192
        NBIT = 16
        ADDR_WIDTH = 13
    Found 8192x16-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 16-bit register for signal <dpo>.
    Found 16-bit register for signal <spo>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <dpram_NxN_1> synthesized.

Synthesizing Unit <yuv_register_rom>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/conf/yuv_register_rom.vhd".
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'yuv_register_rom', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <rom>, simulation mismatch.
    Found 160x16-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 16-bit register for signal <data>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <yuv_register_rom> synthesized.

Synthesizing Unit <i2c_conf>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/conf/i2c_conf.vhd".
        ADD_WIDTH = 8
        SLAVE_ADD = "0100001"
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/conf/i2c_conf.vhd" line 66: Output port <data_out> of the instance <i2c_master0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rcv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <reg_addr_temp>.
    Found 3-bit register for signal <reg_state>.
    Found 1-bit register for signal <send>.
    Found 8-bit register for signal <i2c_data>.
    Found finite state machine <FSM_0> for signal <reg_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | i2c_clk (rising_edge)                          |
    | Reset              | resetn (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <reg_addr_temp[7]_GND_85_o_add_8_OUT> created at line 132.
    Found 1-bit 8-to-1 multiplexer for signal <reg_state[2]_GND_85_o_Mux_22_o> created at line 109.
    Found 8-bit comparator greater for signal <reg_addr_temp[7]_PWR_33_o_LessThan_17_o> created at line 149
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_conf> synthesized.

Synthesizing Unit <i2c_master>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/interface/i2c_master.vhd".
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <tick_count>.
    Found 8-bit register for signal <bit_count>.
    Found 1-bit register for signal <state[3]_clock_DFF_137_q>.
    Found 1-bit register for signal <state[3]_clock_DFF_150>.
    Found 1-bit register for signal <state[3]_clock_DFF_151>.
    Found 1-bit register for signal <state[3]_clock_DFF_136_q>.
    Found 1-bit register for signal <dispo>.
    Found 1-bit register for signal <ack_byte>.
    Found 1-bit register for signal <nack_byte>.
    Found 8-bit register for signal <slave_addr_i>.
    Found 1-bit register for signal <send_rvcb>.
    Found 8-bit register for signal <data_i>.
    Found 8-bit register for signal <data_out>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 29                                             |
    | Inputs             | 9                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | resetn (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <bit_count[7]_GND_86_o_add_83_OUT> created at line 205.
    Found 8-bit adder for signal <tick_count[7]_GND_86_o_add_124_OUT> created at line 280.
    Found 8-bit 9-to-1 multiplexer for signal <state[3]_X_44_o_wide_mux_140_OUT> created at line 48.
    Found 1-bit tristate buffer for signal <scl> created at line 39
    Found 1-bit tristate buffer for signal <sda> created at line 39
    Found 8-bit comparator greater for signal <tick_count[7]_GND_86_o_LessThan_36_o> created at line 122
    Found 8-bit comparator greater for signal <tick_count[7]_GND_86_o_LessThan_38_o> created at line 126
    Found 8-bit comparator greater for signal <bit_count[7]_GND_86_o_LessThan_78_o> created at line 192
    Found 8-bit comparator greater for signal <tick_count[7]_GND_86_o_LessThan_96_o> created at line 217
    Found 8-bit comparator greater for signal <tick_count[7]_GND_86_o_LessThan_121_o> created at line 270
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  74 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master> synthesized.

Synthesizing Unit <simple_counter_3>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/simple_counter.vhd".
        NBIT = 10
    Found 10-bit register for signal <Qp>.
    Found 10-bit adder for signal <Qp[9]_GND_95_o_add_0_OUT> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <simple_counter_3> synthesized.

Synthesizing Unit <yuv_camera_interface>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/interface/yuv_camera_interface.vhd".
    Found 8-bit register for signal <y_data>.
    Found 8-bit register for signal <u_data>.
    Found 8-bit register for signal <v_data>.
    Found 1-bit register for signal <vsynct>.
    Found 1-bit register for signal <pixel_clock_out_t>.
    Found 1-bit register for signal <vsync_old>.
    Found 1-bit register for signal <hsynct>.
    Found 4x3-bit Read Only RAM for signal <_n0049>
    Summary:
	inferred   1 RAM(s).
	inferred  28 D-type flip-flop(s).
Unit <yuv_camera_interface> synthesized.

Synthesizing Unit <generic_latch_1>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_latch.vhd".
        NBIT = 8
    Found 8-bit register for signal <Qp>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <generic_latch_1> synthesized.

Synthesizing Unit <generic_delay_1>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_delay.vhd".
        WIDTH = 2
        DELAY = 3
    Summary:
	no macro.
Unit <generic_delay_1> synthesized.

Synthesizing Unit <generic_latch_2>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_latch.vhd".
        NBIT = 2
    Found 2-bit register for signal <Qp>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <generic_latch_2> synthesized.

Synthesizing Unit <gauss3x3>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/filter/gauss3x3.vhd".
        WIDTH = 320
        HEIGHT = 240
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/filter/gauss3x3.vhd" line 134: Output port <new_block> of the instance <block0> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <sum_step<1>>.
    Found 16-bit register for signal <sum_step<2>>.
    Found 16-bit register for signal <sum_step<0>>.
    Found 8-bit register for signal <pixel_from_conv_latched<11:4>>.
    Found 16-bit adder for signal <n0074> created at line 156.
    Found 16-bit adder for signal <add_vec<0>> created at line 156.
    Found 16-bit adder for signal <n0080> created at line 157.
    Found 16-bit adder for signal <add_vec<1>> created at line 157.
    Found 16-bit adder for signal <n0086> created at line 158.
    Found 16-bit adder for signal <add_vec<2>> created at line 158.
    Found 16-bit adder for signal <sum_step[0][15]_add_vec[1][15]_add_15_OUT> created at line 168.
    Found 16-bit adder for signal <sum_step[1][15]_add_vec[2][15]_add_16_OUT> created at line 169.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
Unit <gauss3x3> synthesized.

Synthesizing Unit <block3X3>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/block3X3.vhd".
        WIDTH = 320
        HEIGHT = 240
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/block3X3.vhd" line 84: Output port <spo> of the instance <lines0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <old_pixel_clock>.
    Found 1-bit register for signal <new_blockq>.
    Found 9-bit comparator greater for signal <GND_125_o_pixel_counterq[8]_LessThan_19_o> created at line 233
    Found 8-bit comparator greater for signal <GND_125_o_nb_line[7]_LessThan_20_o> created at line 233
    Found 9-bit comparator greater for signal <GND_125_o_pixel_counterq[8]_LessThan_22_o> created at line 235
    Found 8-bit comparator greater for signal <GND_125_o_nb_line[7]_LessThan_28_o> created at line 240
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <block3X3> synthesized.

Synthesizing Unit <dpram_NxN_2>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/primitive/dpram_NxN.vhd".
        SIZE = 321
        NBIT = 16
        ADDR_WIDTH = 9
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAM>, simulation mismatch.
    Found 321x16-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 16-bit register for signal <dpo>.
    Found 16-bit register for signal <spo>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <dpram_NxN_2> synthesized.

Synthesizing Unit <edge_triggered_latch>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/edge_triggered_latch.vhd".
        NBIT = 9
        POL = '1'
    Found 9-bit register for signal <Qp>.
    Found 1-bit register for signal <old_value>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <edge_triggered_latch> synthesized.

Synthesizing Unit <pixel_counter>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/pixel_counter.vhd".
        POL = '0'
        MAX = 320
    Found 9-bit register for signal <pixel_count_temp>.
    Found 1-bit register for signal <pixel_clock_old>.
    Found 9-bit adder for signal <pixel_count_temp[8]_GND_128_o_add_0_OUT> created at line 77.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pixel_counter> synthesized.

Synthesizing Unit <line_counter>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/line_counter.vhd".
        POL = '1'
        MAX = 240
    Found 8-bit register for signal <line_count_temp>.
    Found 1-bit register for signal <hsync_old>.
    Found 8-bit adder for signal <line_count_temp[7]_GND_129_o_add_0_OUT> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <line_counter> synthesized.

Synthesizing Unit <generic_delay_2>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_delay.vhd".
        WIDTH = 3
        DELAY = 5
    Summary:
	no macro.
Unit <generic_delay_2> synthesized.

Synthesizing Unit <generic_latch_3>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_latch.vhd".
        NBIT = 3
    Found 3-bit register for signal <Qp>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <generic_latch_3> synthesized.

Synthesizing Unit <sobel3x3>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/filter/sobel3x3.vhd".
        WIDTH = 320
        HEIGHT = 240
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/filter/sobel3x3.vhd" line 176: Output port <block_out<1><1>> of the instance <block0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/filter/sobel3x3.vhd" line 176: Output port <new_block> of the instance <block0> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <sum_y_step<1>>.
    Found 16-bit register for signal <sum_y_step<2>>.
    Found 16-bit register for signal <sum_x_step<0>>.
    Found 16-bit register for signal <sum_x_step<1>>.
    Found 16-bit register for signal <sum_x_step<2>>.
    Found 16-bit register for signal <raw_from_conv1_latched>.
    Found 16-bit register for signal <raw_from_conv2_latched>.
    Found 16-bit register for signal <sum_y_step<0>>.
    Found 16-bit adder for signal <sum_y_step[1][15]_y_add_vec[2][15]_add_19_OUT> created at line 223.
    Found 16-bit adder for signal <sum_x_step[1][15]_x_add_vec[2][15]_add_21_OUT> created at line 226.
    Found 16-bit subtractor for signal <x_add_vec<0>> created at line 168.
    Found 16-bit subtractor for signal <y_add_vec<0>> created at line 168.
    Found 16-bit subtractor for signal <_n0184> created at line 225.
    Found 16-bit adder for signal <sum_x_step[0][15]_x_add_vec[1][15]_add_20_OUT> created at line 225.
    Found 16-bit subtractor for signal <_n0186> created at line 222.
    Found 16-bit adder for signal <sum_y_step[0][15]_y_add_vec[1][15]_add_18_OUT> created at line 222.
    Found 16-bit adder for signal <_n0188> created at line 254.
    Found 16-bit adder for signal <_n0189> created at line 254.
    Found 16-bit adder for signal <sobel_response> created at line 254.
    Found 16-bit subtractor for signal <y_add_vec<2>> created at line 168.
    Found 16-bit subtractor for signal <x_add_vec<2>> created at line 168.
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
Unit <sobel3x3> synthesized.

Synthesizing Unit <HARRIS>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/feature/HARRIS.vhd".
        WIDTH = 320
        HEIGHT = 240
        WINDOW_SIZE = 5
        DS_FACTOR = 2
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/feature/HARRIS.vhd" line 103: Output port <pixel_data_out> of the instance <sobel0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <pxclk_from_sobel_old>.
    Found 16-bit register for signal <grady_square_lines<0>>.
    Found 16-bit register for signal <gradxy_lines<0>>.
    Found 16-bit register for signal <gradx_square_sum_col<0>>.
    Found 16-bit register for signal <gradx_square_sum_col<1>>.
    Found 16-bit register for signal <gradx_square_sum_col<2>>.
    Found 16-bit register for signal <gradx_square_sum_col<3>>.
    Found 16-bit register for signal <gradx_square_sum_col<4>>.
    Found 16-bit register for signal <grady_square_sum_col<0>>.
    Found 16-bit register for signal <grady_square_sum_col<1>>.
    Found 16-bit register for signal <grady_square_sum_col<2>>.
    Found 16-bit register for signal <grady_square_sum_col<3>>.
    Found 16-bit register for signal <grady_square_sum_col<4>>.
    Found 16-bit register for signal <gradxy_sum_col<0>>.
    Found 16-bit register for signal <gradxy_sum_col<1>>.
    Found 16-bit register for signal <gradxy_sum_col<2>>.
    Found 16-bit register for signal <gradxy_sum_col<3>>.
    Found 16-bit register for signal <gradxy_sum_col<4>>.
    Found 16-bit register for signal <gradx_square_lines<0>>.
    Found 8x8-bit multiplier for signal <xgrad_square> created at line 120.
    Found 8x8-bit multiplier for signal <ygrad_square> created at line 121.
    Found 8x8-bit multiplier for signal <xygrad> created at line 122.
    Summary:
	inferred   3 Multiplier(s).
	inferred 289 D-type flip-flop(s).
Unit <HARRIS> synthesized.

Synthesizing Unit <HARRIS_LINE_ACC>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/feature/HARRIS_LINE_ACC.vhd".
        NB_LINE = 4
        WIDTH = 320
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/feature/HARRIS_LINE_ACC.vhd" line 67: Output port <dpo> of the instance <ram_gradx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/feature/HARRIS_LINE_ACC.vhd" line 79: Output port <dpo> of the instance <ram_grady> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/feature/HARRIS_LINE_ACC.vhd" line 92: Output port <dpo> of the instance <ram_gradxy> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <HARRIS_LINE_ACC> synthesized.

Synthesizing Unit <dpram_NxN_3>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/primitive/dpram_NxN.vhd".
        SIZE = 321
        NBIT = 64
        ADDR_WIDTH = 9
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAM>, simulation mismatch.
    Found 321x64-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 64-bit register for signal <dpo>.
    Found 64-bit register for signal <spo>.
    Summary:
	inferred   1 RAM(s).
	inferred 128 D-type flip-flop(s).
Unit <dpram_NxN_3> synthesized.

Synthesizing Unit <HARRIS_16SADDER>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/feature/HARRIS_16SADDER.vhd".
        NB_VAL = 5
WARNING:Xst:647 - Input <resetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <pipeline_registers<0><2>>.
    Found 16-bit register for signal <pipeline_registers<0><3>>.
    Found 16-bit register for signal <pipeline_registers<0><4>>.
    Found 16-bit register for signal <pipeline_registers<1><2>>.
    Found 16-bit register for signal <pipeline_registers<1><3>>.
    Found 16-bit register for signal <pipeline_registers<1><4>>.
    Found 16-bit register for signal <pipeline_registers<2><3>>.
    Found 16-bit register for signal <pipeline_registers<2><4>>.
    Found 16-bit register for signal <result>.
    Found 16-bit register for signal <pipeline_registers<0><1>>.
    Found 16-bit adder for signal <val_array[0][15]_val_array[1][15]_add_0_OUT> created at line 62.
    Found 16-bit adder for signal <pipeline_registers[0][1][15]_pipeline_registers[0][2][15]_add_5_OUT> created at line 80.
    Found 16-bit adder for signal <pipeline_registers[1][2][15]_pipeline_registers[1][3][15]_add_9_OUT> created at line 80.
    Found 16-bit adder for signal <pipeline_registers[2][3][15]_pipeline_registers[2][4][15]_add_12_OUT> created at line 98.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 160 D-type flip-flop(s).
Unit <HARRIS_16SADDER> synthesized.

Synthesizing Unit <generic_delay_3>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_delay.vhd".
        WIDTH = 1
        DELAY = 3
    Summary:
	no macro.
Unit <generic_delay_3> synthesized.

Synthesizing Unit <generic_latch_4>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_latch.vhd".
        NBIT = 1
    Found 1-bit register for signal <Qp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <generic_latch_4> synthesized.

Synthesizing Unit <HARRIS_RESPONSE>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/feature/HARRIS_RESPONSE.vhd".
    Found 16-bit register for signal <trace_latched>.
    Found 16-bit register for signal <harris_response>.
    Found 32-bit register for signal <det0_latched>.
    Found 32-bit register for signal <det1_latched>.
    Found 32-bit register for signal <det_latched>.
    Found 32-bit register for signal <trace_square_latched>.
    Found 1-bit register for signal <stage1>.
    Found 1-bit register for signal <stage2>.
    Found 1-bit register for signal <stage3>.
    Found 33-bit subtractor for signal <n0032> created at line 65.
    Found 16-bit adder for signal <trace> created at line 56.
    Found 32-bit subtractor for signal <det> created at line 50.
    Found 16x16-bit multiplier for signal <det0> created at line 57.
    Found 16x16-bit multiplier for signal <det1> created at line 58.
    Found 16x16-bit multiplier for signal <trace_square> created at line 62.
    Summary:
	inferred   3 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred 163 D-type flip-flop(s).
Unit <HARRIS_RESPONSE> synthesized.

Synthesizing Unit <generic_latch_5>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_latch.vhd".
        NBIT = 16
    Found 16-bit register for signal <Qp>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <generic_latch_5> synthesized.

Synthesizing Unit <generic_delay_4>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/utils/generic_delay.vhd".
        WIDTH = 3
        DELAY = 13
    Summary:
	no macro.
Unit <generic_delay_4> synthesized.

Synthesizing Unit <video_switch>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/video_switch.vhd".
        NB = 4
WARNING:Xst:647 - Input <channel<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 4-to-1 multiplexer for signal <pixel_data_out> created at line 49.
    Found 1-bit 4-to-1 multiplexer for signal <pixel_clock_out> created at line 50.
    Found 1-bit 4-to-1 multiplexer for signal <hsync_out> created at line 51.
    Found 1-bit 4-to-1 multiplexer for signal <vsync_out> created at line 52.
    Summary:
	inferred   4 Multiplexer(s).
Unit <video_switch> synthesized.

Synthesizing Unit <down_scaler>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/down_scaler.vhd".
        SCALING_FACTOR = 2
        INPUT_WIDTH = 320
        INPUT_HEIGHT = 240
INFO:Xst:3210 - "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/down_scaler.vhd" line 161: Output port <dpo> of the instance <line_ram0> is unconnected or connected to loadless signal.
    Found 9-bit register for signal <pixel_counter>.
    Found 1-bit register for signal <line_counter>.
    Found 1-bit register for signal <pxclk_old>.
    Found 1-bit register for signal <hsync_old>.
    Found 1-bit register for signal <vsync_old>.
    Found 1-bit register for signal <vsync_out>.
    Found 1-bit register for signal <hsync_out>.
    Found 8-bit register for signal <pixel_data_out>.
    Found 16-bit adder for signal <sum> created at line 185.
    Found 9-bit adder for signal <pixel_counter[8]_GND_198_o_add_9_OUT> created at line 197.
    Found 1-bit adder for signal <line_counter[0]_PWR_97_o_add_14_OUT<0>> created at line 213.
    Found 9-bit comparator greater for signal <pixel_counter[8]_PWR_97_o_LessThan_7_o> created at line 182
    Found 9-bit comparator lessequal for signal <n0016> created at line 202
    Found 1-bit comparator greater for signal <line_counter[0]_PWR_97_o_LessThan_16_o> created at line 217
    Found 9-bit comparator greater for signal <PWR_97_o_pixel_counter[8]_LessThan_17_o> created at line 218
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <down_scaler> synthesized.

Synthesizing Unit <dpram_NxN_4>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/primitive/dpram_NxN.vhd".
        SIZE = 164
        NBIT = 16
        ADDR_WIDTH = 8
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAM>, simulation mismatch.
    Found 164x16-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 16-bit register for signal <dpo>.
    Found 16-bit register for signal <spo>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <dpram_NxN_4> synthesized.

Synthesizing Unit <yuv_pixel2fifo>.
    Related source file is "/home/jpiat/development/FPGA/logi-family/hard-cv/hw/rtl/image/yuv_pixel2fifo.vhd".
    Found 2-bit register for signal <pixel_count>.
    Found 1-bit register for signal <vsync_old>.
    Found 1-bit register for signal <pxclk_old>.
    Found 1-bit register for signal <enabled>.
    Found 2-bit adder for signal <pixel_count[1]_GND_208_o_add_0_OUT> created at line 104.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <yuv_pixel2fifo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 160x16-bit single-port Read Only RAM                  : 1
 164x16-bit dual-port RAM                              : 1
 321x16-bit dual-port RAM                              : 4
 321x64-bit dual-port RAM                              : 3
 4x3-bit single-port Read Only RAM                     : 1
 8192x16-bit dual-port RAM                             : 2
# Multipliers                                          : 6
 16x16-bit multiplier                                  : 3
 8x8-bit multiplier                                    : 3
# Adders/Subtractors                                   : 99
 1-bit adder                                           : 1
 10-bit adder                                          : 1
 11-bit subtractor                                     : 1
 13-bit adder                                          : 4
 14-bit addsub                                         : 2
 16-bit adder                                          : 57
 16-bit subtractor                                     : 12
 2-bit adder                                           : 3
 31-bit subtractor                                     : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit subtractor                                     : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 7
 9-bit adder                                           : 6
# Registers                                            : 363
 1-bit register                                        : 105
 10-bit register                                       : 1
 11-bit register                                       : 1
 13-bit register                                       : 4
 14-bit register                                       : 2
 15-bit register                                       : 1
 16-bit register                                       : 121
 2-bit register                                        : 7
 3-bit register                                        : 38
 31-bit register                                       : 1
 32-bit register                                       : 5
 4-bit register                                        : 1
 64-bit register                                       : 6
 8-bit register                                        : 24
 9-bit register                                        : 46
# Comparators                                          : 28
 1-bit comparator greater                              : 1
 16-bit comparator greater                             : 2
 8-bit comparator greater                              : 14
 9-bit comparator greater                              : 10
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 265
 1-bit 2-to-1 multiplexer                              : 64
 1-bit 4-to-1 multiplexer                              : 3
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 4
 14-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 13
 2-bit 2-to-1 multiplexer                              : 9
 3-bit 2-to-1 multiplexer                              : 38
 31-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 48
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 9-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 78
# Tristates                                            : 18
 1-bit tristate buffer                                 : 18
# FSMs                                                 : 2
# Xors                                                 : 107
 1-bit xor2                                            : 107

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <u_latch> is unconnected in block <camera0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <v_latch_a> is unconnected in block <camera0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u_latch_b> is unconnected in block <camera0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <v_latch_b> is unconnected in block <camera0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dp_ram0> is unconnected in block <fifo_A>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <gradx_square_sum_col_0_13> in Unit <harris_detector> is equivalent to the following 2 FFs/Latches, which will be removed : <gradx_square_sum_col_0_14> <gradx_square_sum_col_0_15> 
INFO:Xst:2261 - The FF/Latch <gradxy_sum_col_0_13> in Unit <harris_detector> is equivalent to the following 2 FFs/Latches, which will be removed : <gradxy_sum_col_0_14> <gradxy_sum_col_0_15> 
INFO:Xst:2261 - The FF/Latch <grady_square_sum_col_0_13> in Unit <harris_detector> is equivalent to the following 2 FFs/Latches, which will be removed : <grady_square_sum_col_0_14> <grady_square_sum_col_0_15> 
WARNING:Xst:1710 - FF/Latch <rd_old> (without init value) has a constant value of 0 in block <fifo_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sum_step_2_0> of sequential type is unconnected in block <gauss3x3_0>.
WARNING:Xst:2677 - Node <sum_step_2_1> of sequential type is unconnected in block <gauss3x3_0>.
WARNING:Xst:2677 - Node <sum_step_2_2> of sequential type is unconnected in block <gauss3x3_0>.
WARNING:Xst:2677 - Node <sum_step_2_3> of sequential type is unconnected in block <gauss3x3_0>.
WARNING:Xst:2677 - Node <sum_step_2_12> of sequential type is unconnected in block <gauss3x3_0>.
WARNING:Xst:2677 - Node <sum_step_2_13> of sequential type is unconnected in block <gauss3x3_0>.
WARNING:Xst:2677 - Node <sum_step_2_14> of sequential type is unconnected in block <gauss3x3_0>.
WARNING:Xst:2677 - Node <sum_step_2_15> of sequential type is unconnected in block <gauss3x3_0>.
WARNING:Xst:2677 - Node <sum_step_2_0> of sequential type is unconnected in block <gauss3x3_0>.
WARNING:Xst:2677 - Node <sum_step_2_1> of sequential type is unconnected in block <gauss3x3_0>.
WARNING:Xst:2677 - Node <sum_step_2_2> of sequential type is unconnected in block <gauss3x3_0>.
WARNING:Xst:2677 - Node <sum_step_2_3> of sequential type is unconnected in block <gauss3x3_0>.
WARNING:Xst:2677 - Node <sum_step_2_12> of sequential type is unconnected in block <gauss3x3_0>.
WARNING:Xst:2677 - Node <sum_step_2_13> of sequential type is unconnected in block <gauss3x3_0>.
WARNING:Xst:2677 - Node <sum_step_2_14> of sequential type is unconnected in block <gauss3x3_0>.
WARNING:Xst:2677 - Node <sum_step_2_15> of sequential type is unconnected in block <gauss3x3_0>.
WARNING:Xst:2677 - Node <sum_y_step_2_0> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <sum_y_step_2_1> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <sum_y_step_2_2> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <sum_y_step_2_11> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <sum_y_step_2_12> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <sum_y_step_2_13> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <sum_y_step_2_14> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <sum_y_step_2_15> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <sum_x_step_2_0> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <sum_x_step_2_1> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <sum_x_step_2_2> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <sum_x_step_2_11> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <sum_x_step_2_12> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <sum_x_step_2_13> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <sum_x_step_2_14> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <sum_x_step_2_15> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <raw_from_conv1_latched_0> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <raw_from_conv1_latched_1> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <raw_from_conv1_latched_2> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <raw_from_conv1_latched_11> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <raw_from_conv1_latched_12> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <raw_from_conv1_latched_13> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <raw_from_conv1_latched_14> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <raw_from_conv1_latched_15> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <raw_from_conv2_latched_0> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <raw_from_conv2_latched_1> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <raw_from_conv2_latched_2> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <raw_from_conv2_latched_11> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <raw_from_conv2_latched_12> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <raw_from_conv2_latched_13> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <raw_from_conv2_latched_14> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <raw_from_conv2_latched_15> of sequential type is unconnected in block <sobel0>.
WARNING:Xst:2677 - Node <result_0> of sequential type is unconnected in block <add_lines_gradx>.
WARNING:Xst:2677 - Node <result_1> of sequential type is unconnected in block <add_lines_gradx>.
WARNING:Xst:2677 - Node <result_0> of sequential type is unconnected in block <add_lines_grady>.
WARNING:Xst:2677 - Node <result_1> of sequential type is unconnected in block <add_lines_grady>.
WARNING:Xst:2677 - Node <result_0> of sequential type is unconnected in block <add_lines_gradxy>.
WARNING:Xst:2677 - Node <result_1> of sequential type is unconnected in block <add_lines_gradxy>.
WARNING:Xst:2677 - Node <result_0> of sequential type is unconnected in block <add_cols_gradx>.
WARNING:Xst:2677 - Node <result_1> of sequential type is unconnected in block <add_cols_gradx>.
WARNING:Xst:2677 - Node <result_0> of sequential type is unconnected in block <add_cols_grady>.
WARNING:Xst:2677 - Node <result_1> of sequential type is unconnected in block <add_cols_grady>.
WARNING:Xst:2677 - Node <result_0> of sequential type is unconnected in block <add_cols_gradxy>.
WARNING:Xst:2677 - Node <result_1> of sequential type is unconnected in block <add_cols_gradxy>.
WARNING:Xst:2677 - Node <trace_square_latched_0> of sequential type is unconnected in block <harris_rep0>.
WARNING:Xst:2677 - Node <trace_square_latched_1> of sequential type is unconnected in block <harris_rep0>.
WARNING:Xst:2677 - Node <trace_square_latched_2> of sequential type is unconnected in block <harris_rep0>.
WARNING:Xst:2677 - Node <trace_square_latched_3> of sequential type is unconnected in block <harris_rep0>.

Synthesizing (advanced) Unit <down_scaler>.
The following registers are absorbed into counter <pixel_counter>: 1 register on signal <pixel_counter>.
The following registers are absorbed into counter <line_counter_0>: 1 register on signal <line_counter_0>.
Unit <down_scaler> synthesized (advanced).

Synthesizing (advanced) Unit <dp_fifo>.
The following registers are absorbed into counter <rd_addr>: 1 register on signal <rd_addr>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
The following registers are absorbed into counter <nb_available_t>: 1 register on signal <nb_available_t>.
Unit <dp_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <dpram_NxN_1>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <spo> <dpo>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <di>            |          |
    |     doA            | connected to signal <spo>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <dpra>          |          |
    |     doB            | connected to signal <dpo>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dpram_NxN_1> synthesized (advanced).

Synthesizing (advanced) Unit <dpram_NxN_2>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <spo> <dpo>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 321-word x 16-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <di>            |          |
    |     doA            | connected to signal <spo>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 321-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <dpra>          |          |
    |     doB            | connected to signal <dpo>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dpram_NxN_2> synthesized (advanced).

Synthesizing (advanced) Unit <dpram_NxN_3>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <spo> <dpo>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 321-word x 64-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <di>            |          |
    |     doA            | connected to signal <spo>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 321-word x 64-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <dpra>          |          |
    |     doB            | connected to signal <dpo>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dpram_NxN_3> synthesized (advanced).

Synthesizing (advanced) Unit <dpram_NxN_4>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <spo> <dpo>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 164-word x 16-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <di>            |          |
    |     doA            | connected to signal <spo>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 164-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <GND>           |          |
    |     doB            | connected to signal <dpo>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dpram_NxN_4> synthesized (advanced).

Synthesizing (advanced) Unit <gauss3x3>.
	The following adders/subtractors are grouped into adder tree <Madd_sum_step[1][15]_add_vec[2][15]_add_16_OUT1> :
 	<Madd_sum_step[1][15]_add_vec[2][15]_add_16_OUT> in block <gauss3x3>, 	<Madd_n0086> in block <gauss3x3>, 	<Madd_add_vec<2>> in block <gauss3x3>.
	The following adders/subtractors are grouped into adder tree <Madd_sum_step[0][15]_add_vec[1][15]_add_15_OUT1> :
 	<Madd_sum_step[0][15]_add_vec[1][15]_add_15_OUT> in block <gauss3x3>, 	<Madd_n0080> in block <gauss3x3>, 	<Madd_add_vec<1>> in block <gauss3x3>.
Unit <gauss3x3> synthesized (advanced).

Synthesizing (advanced) Unit <hold>.
The following registers are absorbed into counter <Qp>: 1 register on signal <Qp>.
Unit <hold> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_conf>.
The following registers are absorbed into counter <reg_addr_temp>: 1 register on signal <reg_addr_temp>.
Unit <i2c_conf> synthesized (advanced).

Synthesizing (advanced) Unit <line_counter>.
The following registers are absorbed into counter <line_count_temp>: 1 register on signal <line_count_temp>.
Unit <line_counter> synthesized (advanced).

Synthesizing (advanced) Unit <pixel_counter>.
The following registers are absorbed into counter <pixel_count_temp>: 1 register on signal <pixel_count_temp>.
Unit <pixel_counter> synthesized (advanced).

Synthesizing (advanced) Unit <simple_counter_1>.
The following registers are absorbed into counter <Qp>: 1 register on signal <Qp>.
Unit <simple_counter_1> synthesized (advanced).

Synthesizing (advanced) Unit <simple_counter_3>.
The following registers are absorbed into counter <Qp>: 1 register on signal <Qp>.
Unit <simple_counter_3> synthesized (advanced).

Synthesizing (advanced) Unit <spi2ad_bus>.
The following registers are absorbed into counter <bit_count>: 1 register on signal <bit_count>.
Unit <spi2ad_bus> synthesized (advanced).

Synthesizing (advanced) Unit <yuv_camera_interface>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0049> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cpt_nb_pixel>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <yuv_camera_interface> synthesized (advanced).

Synthesizing (advanced) Unit <yuv_pixel2fifo>.
The following registers are absorbed into counter <pixel_count>: 1 register on signal <pixel_count>.
Unit <yuv_pixel2fifo> synthesized (advanced).

Synthesizing (advanced) Unit <yuv_register_rom>.
INFO:Xst:3226 - The RAM <Mram_rom> will be implemented as a BLOCK RAM, absorbing the following register(s): <data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 160-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <yuv_register_rom> synthesized (advanced).
WARNING:Xst:2677 - Node <sum_step_2_0> of sequential type is unconnected in block <gauss3x3>.
WARNING:Xst:2677 - Node <sum_step_2_1> of sequential type is unconnected in block <gauss3x3>.
WARNING:Xst:2677 - Node <sum_step_2_2> of sequential type is unconnected in block <gauss3x3>.
WARNING:Xst:2677 - Node <sum_step_2_3> of sequential type is unconnected in block <gauss3x3>.
WARNING:Xst:2677 - Node <sum_step_2_12> of sequential type is unconnected in block <gauss3x3>.
WARNING:Xst:2677 - Node <sum_step_2_13> of sequential type is unconnected in block <gauss3x3>.
WARNING:Xst:2677 - Node <sum_step_2_14> of sequential type is unconnected in block <gauss3x3>.
WARNING:Xst:2677 - Node <sum_step_2_15> of sequential type is unconnected in block <gauss3x3>.
WARNING:Xst:2677 - Node <sum_y_step_2_11> of sequential type is unconnected in block <sobel3x3>.
WARNING:Xst:2677 - Node <sum_y_step_2_12> of sequential type is unconnected in block <sobel3x3>.
WARNING:Xst:2677 - Node <sum_y_step_2_13> of sequential type is unconnected in block <sobel3x3>.
WARNING:Xst:2677 - Node <sum_y_step_2_14> of sequential type is unconnected in block <sobel3x3>.
WARNING:Xst:2677 - Node <sum_x_step_2_11> of sequential type is unconnected in block <sobel3x3>.
WARNING:Xst:2677 - Node <sum_x_step_2_12> of sequential type is unconnected in block <sobel3x3>.
WARNING:Xst:2677 - Node <sum_x_step_2_13> of sequential type is unconnected in block <sobel3x3>.
WARNING:Xst:2677 - Node <sum_x_step_2_14> of sequential type is unconnected in block <sobel3x3>.
WARNING:Xst:2677 - Node <raw_from_conv2_latched_11> of sequential type is unconnected in block <sobel3x3>.
WARNING:Xst:2677 - Node <raw_from_conv2_latched_12> of sequential type is unconnected in block <sobel3x3>.
WARNING:Xst:2677 - Node <raw_from_conv2_latched_13> of sequential type is unconnected in block <sobel3x3>.
WARNING:Xst:2677 - Node <raw_from_conv2_latched_14> of sequential type is unconnected in block <sobel3x3>.
WARNING:Xst:2677 - Node <raw_from_conv1_latched_11> of sequential type is unconnected in block <sobel3x3>.
WARNING:Xst:2677 - Node <raw_from_conv1_latched_12> of sequential type is unconnected in block <sobel3x3>.
WARNING:Xst:2677 - Node <raw_from_conv1_latched_13> of sequential type is unconnected in block <sobel3x3>.
WARNING:Xst:2677 - Node <raw_from_conv1_latched_14> of sequential type is unconnected in block <sobel3x3>.
WARNING:Xst:2677 - Node <det_latched_26> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <det_latched_27> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <det_latched_28> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <det_latched_29> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <det_latched_30> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <det_latched_31> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <trace_square_latched_0> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <trace_square_latched_1> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <trace_square_latched_2> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <trace_square_latched_3> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <trace_square_latched_30> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <trace_square_latched_31> of sequential type is unconnected in block <HARRIS_RESPONSE>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 160x16-bit single-port block Read Only RAM            : 1
 164x16-bit dual-port block RAM                        : 1
 321x16-bit dual-port block RAM                        : 4
 321x64-bit dual-port block RAM                        : 3
 4x3-bit single-port distributed Read Only RAM         : 1
 8192x16-bit dual-port block RAM                       : 2
# Multipliers                                          : 6
 16x16-bit multiplier                                  : 3
 8x8-bit multiplier                                    : 3
# Adders/Subtractors                                   : 62
 11-bit adder                                          : 2
 11-bit adder carry in                                 : 2
 16-bit adder                                          : 39
 16-bit subtractor                                     : 12
 2-bit adder                                           : 2
 26-bit subtractor                                     : 1
 31-bit subtractor                                     : 1
 32-bit subtractor                                     : 1
 8-bit adder                                           : 2
# Adder Trees                                          : 4
 16-bit / 4-inputs adder tree                          : 4
# Counters                                             : 23
 1-bit up counter                                      : 1
 10-bit up counter                                     : 1
 11-bit down counter                                   : 1
 13-bit up counter                                     : 4
 14-bit updown counter                                 : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 5
 9-bit up counter                                      : 6
# Registers                                            : 2552
 Flip-Flops                                            : 2552
# Comparators                                          : 28
 1-bit comparator greater                              : 1
 16-bit comparator greater                             : 2
 8-bit comparator greater                              : 14
 9-bit comparator greater                              : 10
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 231
 1-bit 2-to-1 multiplexer                              : 53
 1-bit 4-to-1 multiplexer                              : 3
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 13
 2-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 38
 31-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 44
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 9-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 72
# FSMs                                                 : 2
# Xors                                                 : 91
 1-bit xor2                                            : 91

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <gradx_square_sum_col_0_13> in Unit <HARRIS> is equivalent to the following 2 FFs/Latches, which will be removed : <gradx_square_sum_col_0_14> <gradx_square_sum_col_0_15> 
INFO:Xst:2261 - The FF/Latch <gradxy_sum_col_0_13> in Unit <HARRIS> is equivalent to the following 2 FFs/Latches, which will be removed : <gradxy_sum_col_0_14> <gradxy_sum_col_0_15> 
INFO:Xst:2261 - The FF/Latch <grady_square_sum_col_0_13> in Unit <HARRIS> is equivalent to the following 2 FFs/Latches, which will be removed : <grady_square_sum_col_0_14> <grady_square_sum_col_0_15> 
INFO:Xst:2261 - The FF/Latch <gradxy_sum_col_1_13> in Unit <HARRIS> is equivalent to the following 2 FFs/Latches, which will be removed : <gradxy_sum_col_1_14> <gradxy_sum_col_1_15> 
INFO:Xst:2261 - The FF/Latch <grady_square_sum_col_1_13> in Unit <HARRIS> is equivalent to the following 2 FFs/Latches, which will be removed : <grady_square_sum_col_1_14> <grady_square_sum_col_1_15> 
INFO:Xst:2261 - The FF/Latch <gradx_square_sum_col_1_13> in Unit <HARRIS> is equivalent to the following 2 FFs/Latches, which will be removed : <gradx_square_sum_col_1_14> <gradx_square_sum_col_1_15> 
INFO:Xst:2261 - The FF/Latch <gradxy_sum_col_2_13> in Unit <HARRIS> is equivalent to the following 2 FFs/Latches, which will be removed : <gradxy_sum_col_2_14> <gradxy_sum_col_2_15> 
INFO:Xst:2261 - The FF/Latch <grady_square_sum_col_2_13> in Unit <HARRIS> is equivalent to the following 2 FFs/Latches, which will be removed : <grady_square_sum_col_2_14> <grady_square_sum_col_2_15> 
INFO:Xst:2261 - The FF/Latch <gradx_square_sum_col_2_13> in Unit <HARRIS> is equivalent to the following 2 FFs/Latches, which will be removed : <gradx_square_sum_col_2_14> <gradx_square_sum_col_2_15> 
INFO:Xst:2261 - The FF/Latch <grady_square_sum_col_3_13> in Unit <HARRIS> is equivalent to the following 2 FFs/Latches, which will be removed : <grady_square_sum_col_3_14> <grady_square_sum_col_3_15> 
INFO:Xst:2261 - The FF/Latch <gradx_square_sum_col_3_13> in Unit <HARRIS> is equivalent to the following 2 FFs/Latches, which will be removed : <gradx_square_sum_col_3_14> <gradx_square_sum_col_3_15> 
INFO:Xst:2261 - The FF/Latch <gradxy_sum_col_3_13> in Unit <HARRIS> is equivalent to the following 2 FFs/Latches, which will be removed : <gradxy_sum_col_3_14> <gradxy_sum_col_3_15> 
INFO:Xst:2261 - The FF/Latch <grady_square_sum_col_4_13> in Unit <HARRIS> is equivalent to the following 2 FFs/Latches, which will be removed : <grady_square_sum_col_4_14> <grady_square_sum_col_4_15> 
INFO:Xst:2261 - The FF/Latch <gradx_square_sum_col_4_13> in Unit <HARRIS> is equivalent to the following 2 FFs/Latches, which will be removed : <gradx_square_sum_col_4_14> <gradx_square_sum_col_4_15> 
INFO:Xst:2261 - The FF/Latch <gradxy_sum_col_4_13> in Unit <HARRIS> is equivalent to the following 2 FFs/Latches, which will be removed : <gradxy_sum_col_4_14> <gradxy_sum_col_4_15> 
INFO:Xst:2261 - The FF/Latch <harris_detector/sobel0/block0/old_pixel_clock> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/pixel_counter0/pixel_clock_old> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/block0/line_counter0/hsync_old> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/block0/line_counter0/hsync_old> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/block0/old_pixel_clock> in Unit <logipi_camera> is equivalent to the following 3 FFs/Latches, which will be removed : <gauss3x3_0/block0/pixel_counter0/pixel_clock_old> <harris_detector/gauss3x3_0/block0/pixel_counter0/pixel_clock_old> <harris_detector/gauss3x3_0/block0/old_pixel_clock> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/pixel_counter0/pixel_clock_old> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <sobel0/block0/old_pixel_clock> 
WARNING:Xst:2677 - Node <harris_detector/sobel0/sum_y_step_2_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/sobel0/sum_y_step_2_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/sobel0/sum_y_step_2_2> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/sobel0/sum_y_step_2_15> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/sobel0/sum_x_step_2_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/sobel0/sum_x_step_2_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/sobel0/sum_x_step_2_2> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/sobel0/sum_x_step_2_15> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/sobel0/raw_from_conv2_latched_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/sobel0/raw_from_conv2_latched_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/sobel0/raw_from_conv2_latched_2> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/sobel0/raw_from_conv2_latched_15> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/sobel0/raw_from_conv1_latched_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/sobel0/raw_from_conv1_latched_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/sobel0/raw_from_conv1_latched_2> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/sobel0/raw_from_conv1_latched_15> of sequential type is unconnected in block <logipi_camera>.
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/block0/new_blockq> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/block0/new_blockq> 
INFO:Xst:2146 - In block <logipi_camera>, Counter <gauss3x3_0/block0/pixel_counter0/pixel_count_temp> <harris_detector/gauss3x3_0/block0/pixel_counter0/pixel_count_temp> are equivalent, XST will keep only <gauss3x3_0/block0/pixel_counter0/pixel_count_temp>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <camera_conf_block/FSM_0> on signal <reg_state[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 init      | 000
 send_addr | 001
 wait_ack0 | 010
 send_data | 011
 wait_ack1 | 100
 wait_temp | 101
 next_reg  | 110
 stop      | 111
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <camera_conf_block/i2c_master0/FSM_1> on signal <state[1:4]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 0000
 i2c_start | 0001
 tx_addr   | 0010
 ack_addr  | 0011
 tx_byte   | 0100
 rx_byte   | 0101
 ack       | 0110
 holding   | 0111
 i2c_stop  | 1000
-----------------------
WARNING:Xst:1710 - FF/Latch <data_out_sr_0> (without init value) has a constant value of 0 in block <spi2ad_bus>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <slave_addr_i_0> has a constant value of 0 in block <i2c_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <det0_latched_26> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <det0_latched_27> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <det0_latched_28> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <det0_latched_29> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <det0_latched_30> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <det0_latched_31> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <det1_latched_26> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <det1_latched_27> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <det1_latched_28> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <det1_latched_29> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <det1_latched_30> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <det1_latched_31> of sequential type is unconnected in block <HARRIS_RESPONSE>.
WARNING:Xst:2677 - Node <pixel_count_1> of sequential type is unconnected in block <yuv_pixel2fifo>.
WARNING:Xst:2677 - Node <divider/Qp_26> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <divider/Qp_27> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <divider/Qp_28> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <divider/Qp_29> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <divider/Qp_30> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <divider/Qp_31> of sequential type is unconnected in block <logipi_camera>.
INFO:Xst:1901 - Instance sys_clocks_gen/pll_base_inst in unit sys_clocks_gen/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[0].gen_input.latch_0/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[0].gen_input.latch_0/Qp_0> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[0].gen_input.latch_0/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[0].gen_input.latch_0/Qp_1> 
INFO:Xst:2261 - The FF/Latch <sobel0/sum_y_step_0_15> in Unit <logipi_camera> is equivalent to the following 6 FFs/Latches, which will be removed : <sobel0/sum_y_step_0_14> <sobel0/sum_y_step_0_13> <sobel0/sum_y_step_0_12> <sobel0/sum_y_step_0_11> <sobel0/sum_y_step_0_10> <sobel0/sum_y_step_0_9> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[0].gen_input.latch_0/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[0].gen_input.latch_0/Qp_2> 
INFO:Xst:2261 - The FF/Latch <harris_detector/sobel0/sum_x_step_0_9> in Unit <logipi_camera> is equivalent to the following 6 FFs/Latches, which will be removed : <harris_detector/sobel0/sum_x_step_0_10> <harris_detector/sobel0/sum_x_step_0_11> <harris_detector/sobel0/sum_x_step_0_12> <harris_detector/sobel0/sum_x_step_0_13> <harris_detector/sobel0/sum_x_step_0_14> <harris_detector/sobel0/sum_x_step_0_15> 
INFO:Xst:2261 - The FF/Latch <sobel0/sum_x_step_0_15> in Unit <logipi_camera> is equivalent to the following 6 FFs/Latches, which will be removed : <sobel0/sum_x_step_0_14> <sobel0/sum_x_step_0_13> <sobel0/sum_x_step_0_12> <sobel0/sum_x_step_0_11> <sobel0/sum_x_step_0_10> <sobel0/sum_x_step_0_9> 
INFO:Xst:2261 - The FF/Latch <harris_detector/sobel0/sum_y_step_0_9> in Unit <logipi_camera> is equivalent to the following 6 FFs/Latches, which will be removed : <harris_detector/sobel0/sum_y_step_0_10> <harris_detector/sobel0/sum_y_step_0_11> <harris_detector/sobel0/sum_y_step_0_12> <harris_detector/sobel0/sum_y_step_0_13> <harris_detector/sobel0/sum_y_step_0_14> <harris_detector/sobel0/sum_y_step_0_15> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[1].gen_delay.latch_i/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[1].gen_delay.latch_i/Qp_0> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[1].gen_delay.latch_i/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[1].gen_delay.latch_i/Qp_1> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[1].gen_delay.latch_i/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[1].gen_delay.latch_i/Qp_2> 
INFO:Xst:2261 - The FF/Latch <trace_latched_14> in Unit <HARRIS_RESPONSE> is equivalent to the following FF/Latch, which will be removed : <trace_latched_15> 
WARNING:Xst:2677 - Node <camera_conf_block/i2c_master0/data_out_7> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera_conf_block/i2c_master0/data_out_6> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera_conf_block/i2c_master0/data_out_5> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera_conf_block/i2c_master0/data_out_4> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera_conf_block/i2c_master0/data_out_3> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera_conf_block/i2c_master0/data_out_2> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera_conf_block/i2c_master0/data_out_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera_conf_block/i2c_master0/data_out_0> of sequential type is unconnected in block <logipi_camera>.
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[2].gen_delay.latch_i/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[2].gen_delay.latch_i/Qp_0> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[2].gen_delay.latch_i/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[2].gen_delay.latch_i/Qp_1> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[2].gen_delay.latch_i/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[2].gen_delay.latch_i/Qp_2> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[3].gen_delay.latch_i/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[3].gen_delay.latch_i/Qp_0> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[3].gen_delay.latch_i/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[3].gen_delay.latch_i/Qp_1> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[3].gen_delay.latch_i/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[3].gen_delay.latch_i/Qp_2> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[4].gen_delay.latch_i/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[4].gen_delay.latch_i/Qp_0> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[4].gen_delay.latch_i/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[4].gen_delay.latch_i/Qp_1> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[4].gen_delay.latch_i/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[4].gen_delay.latch_i/Qp_2> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_0> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_1> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_2> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/line_counter0/hsync_old> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/line_counter0/hsync_old> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/pixel_counter0/pixel_clock_old> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/old_pixel_clock> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[0].gen_input.latch_0/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[0].gen_input.latch_0/Qp_0> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[0].gen_input.latch_0/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[0].gen_input.latch_0/Qp_2> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[0].gen_input.latch_0/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[0].gen_input.latch_0/Qp_1> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[1].gen_delay.latch_i/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[1].gen_delay.latch_i/Qp_0> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[1].gen_delay.latch_i/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[1].gen_delay.latch_i/Qp_2> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[2].gen_delay.latch_i/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[2].gen_delay.latch_i/Qp_0> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[2].gen_delay.latch_i/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[2].gen_delay.latch_i/Qp_2> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[1].gen_delay.latch_i/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[1].gen_delay.latch_i/Qp_1> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[2].gen_delay.latch_i/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[2].gen_delay.latch_i/Qp_1> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[3].gen_delay.latch_i/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[3].gen_delay.latch_i/Qp_0> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[3].gen_delay.latch_i/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[3].gen_delay.latch_i/Qp_2> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[4].gen_delay.latch_i/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[4].gen_delay.latch_i/Qp_0> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[4].gen_delay.latch_i/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[4].gen_delay.latch_i/Qp_2> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[3].gen_delay.latch_i/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[3].gen_delay.latch_i/Qp_1> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_0> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_2> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[4].gen_delay.latch_i/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[4].gen_delay.latch_i/Qp_1> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_1> 
WARNING:Xst:2042 - Unit fifo_peripheral: 16 internal tristates are replaced by logic (pull-up yes): data_bus_out<0>, data_bus_out<10>, data_bus_out<11>, data_bus_out<12>, data_bus_out<13>, data_bus_out<14>, data_bus_out<15>, data_bus_out<1>, data_bus_out<2>, data_bus_out<3>, data_bus_out<4>, data_bus_out<5>, data_bus_out<6>, data_bus_out<7>, data_bus_out<8>, data_bus_out<9>.

Optimizing unit <HARRIS_16SADDER> ...

Optimizing unit <logipi_camera> ...
INFO:Xst:2261 - The FF/Latch <sobel0/block0/new_blockq> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/new_blockq> 
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/bit_count_7> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/bit_count_7> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/bit_count_5> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/bit_count_4> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/bit_count_6> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <yuv_camera_interface> ...

Optimizing unit <generic_latch_1> ...

Optimizing unit <spi2ad_bus> ...

Optimizing unit <reset_generator> ...

Optimizing unit <hold> ...

Optimizing unit <fifo_peripheral> ...

Optimizing unit <dp_fifo> ...

Optimizing unit <edge_triggered_latch> ...

Optimizing unit <HARRIS_RESPONSE> ...

Optimizing unit <generic_latch_5> ...

Optimizing unit <generic_delay_4> ...

Optimizing unit <down_scaler> ...

Optimizing unit <yuv_pixel2fifo> ...
WARNING:Xst:2677 - Node <pixel_count_0> of sequential type is unconnected in block <yuv_pixel2fifo>.
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/bit_count_6> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/bit_count_5> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <camera_conf_block/i2c_master0/bit_count_4> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sobel0/block0/gen_latches_row[0].gen_latches_col[0].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sobel0/block0/gen_latches_row[0].gen_latches_col[1].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sobel0/block0/gen_latches_row[0].gen_latches_col[2].right_col_0.latch_0_2/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sobel0/block0/gen_latches_row[1].gen_latches_col[0].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sobel0/block0/gen_latches_row[1].gen_latches_col[1].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sobel0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sobel0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sobel0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[1].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[0].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gauss3x3_0/block0/gen_latches_row[0].gen_latches_col[2].right_col_0.latch_0_2/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gauss3x3_0/block0/gen_latches_row[0].gen_latches_col[1].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gauss3x3_0/block0/gen_latches_row[0].gen_latches_col[0].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_preview/fifo_A/rd_old> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/sobel0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/sobel0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/sobel0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/sobel0/block0/gen_latches_row[1].gen_latches_col[1].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/sobel0/block0/gen_latches_row[1].gen_latches_col[0].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/sobel0/block0/gen_latches_row[0].gen_latches_col[2].right_col_0.latch_0_2/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/sobel0/block0/gen_latches_row[0].gen_latches_col[1].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/sobel0/block0/gen_latches_row[0].gen_latches_col[0].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[0].gen_latches_col[0].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[0].gen_latches_col[1].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[0].gen_latches_col[2].right_col_0.latch_0_2/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[0].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[1].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_8> (without init value) has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <camera0/pixel_counter/Qp_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_data_7> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_data_6> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_data_5> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_data_4> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_data_3> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_data_2> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_data_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_data_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_data_7> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_data_6> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_data_5> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_data_4> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_data_3> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_data_2> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_data_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_data_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_latch_b/Qp_7> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_latch_b/Qp_6> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_latch_b/Qp_5> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_latch_b/Qp_4> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_latch_b/Qp_3> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_latch_b/Qp_2> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_latch_b/Qp_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_latch_b/Qp_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_latch_b/Qp_7> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_latch_b/Qp_6> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_latch_b/Qp_5> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_latch_b/Qp_4> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_latch_b/Qp_3> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_latch_b/Qp_2> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_latch_b/Qp_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_latch_b/Qp_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_latch_a/Qp_7> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_latch_a/Qp_6> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_latch_a/Qp_5> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_latch_a/Qp_4> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_latch_a/Qp_3> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_latch_a/Qp_2> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_latch_a/Qp_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/v_latch_a/Qp_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_latch/Qp_7> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_latch/Qp_6> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_latch/Qp_5> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_latch/Qp_4> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_latch/Qp_3> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_latch/Qp_2> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_latch/Qp_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <camera0/u_latch/Qp_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_15> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_14> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_13> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_12> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_11> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_10> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_9> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_8> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_7> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_6> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_5> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_4> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_3> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_2> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <mem_interface0/data_in_latched_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/wr_addr_12> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/wr_addr_11> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/wr_addr_10> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/wr_addr_9> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/wr_addr_8> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/wr_addr_7> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/wr_addr_6> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/wr_addr_5> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/wr_addr_4> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/wr_addr_3> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/wr_addr_2> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/wr_addr_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/wr_addr_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/rd_addr_12> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/rd_addr_11> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/rd_addr_10> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/rd_addr_9> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/rd_addr_8> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/rd_addr_7> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/rd_addr_6> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/rd_addr_5> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/rd_addr_4> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/rd_addr_3> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/rd_addr_2> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/rd_addr_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/rd_addr_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/dp_ram0/Mram_RAM7> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/dp_ram0/Mram_RAM6> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/dp_ram0/Mram_RAM8> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/dp_ram0/Mram_RAM4> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/dp_ram0/Mram_RAM3> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/dp_ram0/Mram_RAM5> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/dp_ram0/Mram_RAM1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <fifo_preview/fifo_A/dp_ram0/Mram_RAM2> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/add_cols_gradxy/result_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/add_cols_gradxy/result_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/add_cols_grady/result_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/add_cols_grady/result_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/add_cols_gradx/result_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/add_cols_gradx/result_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/add_lines_gradxy/result_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/add_lines_gradxy/result_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/add_lines_grady/result_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/add_lines_grady/result_0> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/add_lines_gradx/result_1> of sequential type is unconnected in block <logipi_camera>.
WARNING:Xst:2677 - Node <harris_detector/add_lines_gradx/result_0> of sequential type is unconnected in block <logipi_camera>.
INFO:Xst:2399 - RAMs <fifo_preview/fifo_B/dp_ram0/Mram_RAM7>, <fifo_preview/fifo_B/dp_ram0/Mram_RAM6> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <fifo_preview/fifo_B/dp_ram0/Mram_RAM7>, <fifo_preview/fifo_B/dp_ram0/Mram_RAM5> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <reset0/counter0_10> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_11> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_12> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_13> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_14> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_15> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_16> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_17> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_18> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_19> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_20> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_21> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_22> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_23> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_24> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_25> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_26> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_27> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_28> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_29> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reset0/counter0_30> has a constant value of 0 in block <logipi_camera>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_14> <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_13> 
INFO:Xst:2261 - The FF/Latch <harris_detector/sobel0/sum_x_step_0_8> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/sum_x_step_0_9> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_gradxy/pipeline_registers<1>_4_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_gradxy/pipeline_registers<1>_4_14> <harris_detector/add_cols_gradxy/pipeline_registers<1>_4_13> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_gradxy/pipeline_registers<0>_4_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_gradxy/pipeline_registers<0>_4_14> <harris_detector/add_cols_gradxy/pipeline_registers<0>_4_13> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_gradx/pipeline_registers<1>_3_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_gradx/pipeline_registers<1>_3_14> <harris_detector/add_cols_gradx/pipeline_registers<1>_3_13> 
INFO:Xst:2261 - The FF/Latch <sobel0/delay_sync/gen_delay[0].gen_input.latch_0/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <sobel0/block0/pixel_counter0/pixel_clock_old> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_gradx/pipeline_registers<0>_3_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_gradx/pipeline_registers<0>_3_14> <harris_detector/add_cols_gradx/pipeline_registers<0>_3_13> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/pixel_counter0/pixel_count_temp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/pixel_counter0/pixel_count_temp_0> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_grady/pipeline_registers<0>_2_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_grady/pipeline_registers<0>_2_14> <harris_detector/add_cols_grady/pipeline_registers<0>_2_13> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_gradxy/pipeline_registers<0>_1_15> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/add_cols_gradxy/pipeline_registers<0>_1_14> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/pixel_counter0/pixel_count_temp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/pixel_counter0/pixel_count_temp_1> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/pixel_counter0/pixel_count_temp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/pixel_counter0/pixel_count_temp_2> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/pixel_counter0/pixel_count_temp_3> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/pixel_counter0/pixel_count_temp_3> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/pixel_counter0/pixel_count_temp_4> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/pixel_counter0/pixel_count_temp_4> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/pixel_counter0/pixel_count_temp_5> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/pixel_counter0/pixel_count_temp_5> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/pixel_counter0/pixel_count_temp_6> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/pixel_counter0/pixel_count_temp_6> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/pixel_counter0/pixel_count_temp_7> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/pixel_counter0/pixel_count_temp_7> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/pixel_counter0/pixel_count_temp_8> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/pixel_counter0/pixel_count_temp_8> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gen_square_acc/pixel_counter0/pixel_clock_old> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/delay_pclk/gen_delay[0].gen_input.latch_0/Qp_0> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_grady/pipeline_registers<2>_4_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_grady/pipeline_registers<2>_4_14> <harris_detector/add_cols_grady/pipeline_registers<2>_4_13> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_14> <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_13> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_grady/pipeline_registers<1>_4_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_grady/pipeline_registers<1>_4_14> <harris_detector/add_cols_grady/pipeline_registers<1>_4_13> 
INFO:Xst:2261 - The FF/Latch <sobel0/sum_x_step_1_13> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <sobel0/sum_x_step_1_14> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_gradxy/pipeline_registers<0>_3_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_gradxy/pipeline_registers<0>_3_14> <harris_detector/add_cols_gradxy/pipeline_registers<0>_3_13> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_grady/pipeline_registers<0>_4_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_grady/pipeline_registers<0>_4_14> <harris_detector/add_cols_grady/pipeline_registers<0>_4_13> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_gradx/pipeline_registers<0>_2_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_gradx/pipeline_registers<0>_2_14> <harris_detector/add_cols_gradx/pipeline_registers<0>_2_13> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_grady/pipeline_registers<0>_1_15> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/add_cols_grady/pipeline_registers<0>_1_14> 
INFO:Xst:2261 - The FF/Latch <sobel0/sum_y_step_1_13> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <sobel0/sum_y_step_1_15> <sobel0/sum_y_step_1_14> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/sum_step_0_10> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/sum_step_0_12> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/block0/line_counter0/line_count_temp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/block0/line_counter0/line_count_temp_0> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/block0/line_counter0/line_count_temp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/block0/line_counter0/line_count_temp_1> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/block0/line_counter0/line_count_temp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/block0/line_counter0/line_count_temp_2> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/block0/line_counter0/line_count_temp_3> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/block0/line_counter0/line_count_temp_3> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/block0/line_counter0/line_count_temp_4> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/block0/line_counter0/line_count_temp_4> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/block0/line_counter0/line_count_temp_5> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/block0/line_counter0/line_count_temp_5> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/block0/line_counter0/line_count_temp_6> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/block0/line_counter0/line_count_temp_6> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/block0/line_counter0/line_count_temp_7> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/gauss3x3_0/block0/line_counter0/line_count_temp_7> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_gradx/pipeline_registers<2>_4_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_gradx/pipeline_registers<2>_4_14> <harris_detector/add_cols_gradx/pipeline_registers<2>_4_13> 
INFO:Xst:2261 - The FF/Latch <gauss3x3_0/block0/old_pixel_clock> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/delay_sync/gen_delay[0].gen_input.latch_0/Qp_2> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_gradx/pipeline_registers<1>_4_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_gradx/pipeline_registers<1>_4_14> <harris_detector/add_cols_gradx/pipeline_registers<1>_4_13> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_grady/pipeline_registers<1>_3_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_grady/pipeline_registers<1>_3_14> <harris_detector/add_cols_grady/pipeline_registers<1>_3_13> 
INFO:Xst:2261 - The FF/Latch <sobel0/sum_y_step_0_8> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <sobel0/sum_y_step_0_15> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_gradx/pipeline_registers<0>_4_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_gradx/pipeline_registers<0>_4_14> <harris_detector/add_cols_gradx/pipeline_registers<0>_4_13> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_gradxy/pipeline_registers<0>_2_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_gradxy/pipeline_registers<0>_2_14> <harris_detector/add_cols_gradxy/pipeline_registers<0>_2_13> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_grady/pipeline_registers<0>_3_15> in Unit <logipi_camera> is equivalent to the following 2 FFs/Latches, which will be removed : <harris_detector/add_cols_grady/pipeline_registers<0>_3_14> <harris_detector/add_cols_grady/pipeline_registers<0>_3_13> 
INFO:Xst:2261 - The FF/Latch <harris_detector/sobel0/sum_y_step_0_8> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/sum_y_step_0_9> 
INFO:Xst:2261 - The FF/Latch <harris_detector/add_cols_gradx/pipeline_registers<0>_1_15> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/add_cols_gradx/pipeline_registers<0>_1_14> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/line_counter0/line_count_temp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/line_counter0/line_count_temp_0> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/line_counter0/line_count_temp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/line_counter0/line_count_temp_1> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/line_counter0/line_count_temp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/line_counter0/line_count_temp_2> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/line_counter0/line_count_temp_3> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/line_counter0/line_count_temp_3> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/line_counter0/line_count_temp_4> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/line_counter0/line_count_temp_4> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/line_counter0/line_count_temp_5> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/line_counter0/line_count_temp_5> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/line_counter0/line_count_temp_6> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/line_counter0/line_count_temp_6> 
INFO:Xst:2261 - The FF/Latch <sobel0/block0/line_counter0/line_count_temp_7> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/sobel0/block0/line_counter0/line_count_temp_7> 
INFO:Xst:2261 - The FF/Latch <sobel0/sum_x_step_0_8> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <sobel0/sum_x_step_0_15> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <harris_detector/sobel0/block0/delay_counter/old_value> in Unit <logipi_camera> is equivalent to the following 19 FFs/Latches, which will be removed : <harris_detector/sobel0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/old_value> <harris_detector/sobel0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/old_value> <harris_detector/sobel0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/old_value> <harris_detector/sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/old_value> <harris_detector/sobel0/block0/gen_latches_row[1].gen_latches_col[1].left_cols.latch_i_i/old_value> <harris_detector/sobel0/block0/gen_latches_row[1].gen_latches_col[0].left_cols.latch_i_i/old_value> <harris_detector/sobel0/block0/gen_latches_row[0].gen_latches_col[2].right_col_0.latch_0_2/old_value> <harris_detector/sobel0/block0/gen_latches_row[0].gen_latches_col[1].left_cols.latch_i_i/old_value>
   <harris_detector/sobel0/block0/gen_latches_row[0].gen_latches_col[0].left_cols.latch_i_i/old_value> <sobel0/block0/gen_latches_row[0].gen_latches_col[0].left_cols.latch_i_i/old_value> <sobel0/block0/gen_latches_row[0].gen_latches_col[1].left_cols.latch_i_i/old_value> <sobel0/block0/gen_latches_row[0].gen_latches_col[2].right_col_0.latch_0_2/old_value> <sobel0/block0/gen_latches_row[1].gen_latches_col[0].left_cols.latch_i_i/old_value> <sobel0/block0/gen_latches_row[1].gen_latches_col[1].left_cols.latch_i_i/old_value> <sobel0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/old_value> <sobel0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/old_value> <sobel0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/old_value> <sobel0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/old_value> <sobel0/block0/delay_counter/old_value> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[0].gen_latches_col[0].left_cols.latch_i_i/old_value> in Unit <logipi_camera> is equivalent to the following 19 FFs/Latches, which will be removed : <harris_detector/gauss3x3_0/block0/gen_latches_row[0].gen_latches_col[1].left_cols.latch_i_i/old_value> <harris_detector/gauss3x3_0/block0/gen_latches_row[0].gen_latches_col[2].right_col_0.latch_0_2/old_value> <harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[0].left_cols.latch_i_i/old_value> <harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[1].left_cols.latch_i_i/old_value> <harris_detector/gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/old_value> <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/old_value> <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/old_value>
   <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/old_value> <harris_detector/gauss3x3_0/block0/delay_counter/old_value> <gauss3x3_0/block0/delay_counter/old_value> <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/old_value> <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/old_value> <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/old_value> <gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[2].right_col_1.latch_1_2/old_value> <gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[1].left_cols.latch_i_i/old_value> <gauss3x3_0/block0/gen_latches_row[1].gen_latches_col[0].left_cols.latch_i_i/old_value> <gauss3x3_0/block0/gen_latches_row[0].gen_latches_col[2].right_col_0.latch_0_2/old_value> <gauss3x3_0/block0/gen_latches_row[0].gen_latches_col[1].left_cols.latch_i_i/old_value> <gauss3x3_0/block0/gen_latches_row[0].gen_latches_col[0].left_cols.latch_i_i/old_value> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/delay_counter/Qp_3> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/delay_counter/Qp_3> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/delay_counter/Qp_4> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/delay_counter/Qp_4> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/delay_counter/Qp_5> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/delay_counter/Qp_5> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/delay_counter/Qp_6> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/delay_counter/Qp_6> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/delay_counter/Qp_7> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/delay_counter/Qp_7> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/delay_counter/Qp_8> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/delay_counter/Qp_8> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_0> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_1> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_2> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_3> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_3> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_4> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_4> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_5> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_5> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_6> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_6> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_7> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[2].right_col_2.latch_i_i/Qp_7> 
INFO:Xst:2261 - The FF/Latch <harris_detector/sobel0/block0/delay_counter/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <sobel0/block0/delay_counter/Qp_0> 
INFO:Xst:2261 - The FF/Latch <harris_detector/sobel0/block0/delay_counter/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <sobel0/block0/delay_counter/Qp_1> 
INFO:Xst:2261 - The FF/Latch <harris_detector/sobel0/block0/delay_counter/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <sobel0/block0/delay_counter/Qp_2> 
INFO:Xst:2261 - The FF/Latch <harris_detector/sobel0/block0/delay_counter/Qp_3> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <sobel0/block0/delay_counter/Qp_3> 
INFO:Xst:2261 - The FF/Latch <harris_detector/sobel0/block0/delay_counter/Qp_4> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <sobel0/block0/delay_counter/Qp_4> 
INFO:Xst:2261 - The FF/Latch <harris_detector/sobel0/block0/delay_counter/Qp_5> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <sobel0/block0/delay_counter/Qp_5> 
INFO:Xst:2261 - The FF/Latch <harris_detector/sobel0/block0/delay_counter/Qp_6> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <sobel0/block0/delay_counter/Qp_6> 
INFO:Xst:2261 - The FF/Latch <harris_detector/sobel0/block0/delay_counter/Qp_7> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <sobel0/block0/delay_counter/Qp_7> 
INFO:Xst:2261 - The FF/Latch <harris_detector/sobel0/block0/delay_counter/Qp_8> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <sobel0/block0/delay_counter/Qp_8> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/delay_counter/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/delay_counter/Qp_0> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/delay_counter/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/delay_counter/Qp_1> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/delay_counter/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/delay_counter/Qp_2> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_0> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_1> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_2> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_3> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_3> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_4> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_4> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_5> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_5> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_6> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_6> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_7> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[1].left_cols.latch_i_i/Qp_7> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_0> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_0> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_1> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_1> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_2> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_2> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_3> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_3> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_4> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_4> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_5> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_5> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_6> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_6> 
INFO:Xst:2261 - The FF/Latch <harris_detector/gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_7> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <gauss3x3_0/block0/gen_latches_row[2].gen_latches_col[0].left_cols.latch_i_i/Qp_7> 
Found area constraint ratio of 100 (+ 5) on block logipi_camera, actual ratio is 63.
INFO:Xst:2261 - The FF/Latch <camera0/vsync_old> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <camera0/delay_sync/gen_delay[0].gen_input.latch_0/Qp_1> 
INFO:Xst:2261 - The FF/Latch <harris_detector/pxclk_from_sobel_old> in Unit <logipi_camera> is equivalent to the following FF/Latch, which will be removed : <harris_detector/delay_sync/gen_delay[0].gen_input.latch_0/Qp_2> 
FlipFlop gauss3x3_0/block0/line_counter0/line_count_temp_5 has been replicated 1 time(s)
FlipFlop gauss3x3_0/block0/line_counter0/line_count_temp_6 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <logipi_camera> :
	Found 3-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_15>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_12>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_11>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_10>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_9>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_8>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_7>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_6>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_5>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_4>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_3>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_2>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_1>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<2>_4_0>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_15>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_12>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_11>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_10>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_9>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_8>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_7>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_6>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_5>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_4>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_3>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_2>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_1>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradxy/pipeline_registers<1>_3_0>.
	Found 3-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<2>_4_15>.
	Found 3-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<2>_4_12>.
	Found 3-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<2>_4_11>.
	Found 3-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<2>_4_10>.
	Found 3-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<2>_4_9>.
	Found 3-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<2>_4_8>.
	Found 3-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<2>_4_7>.
	Found 3-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<2>_4_6>.
	Found 3-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<2>_4_5>.
	Found 3-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<2>_4_4>.
	Found 3-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<2>_4_3>.
	Found 3-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<2>_4_2>.
	Found 3-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<2>_4_1>.
	Found 3-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<2>_4_0>.
	Found 2-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<1>_3_15>.
	Found 2-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<1>_3_12>.
	Found 2-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<1>_3_11>.
	Found 2-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<1>_3_10>.
	Found 2-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<1>_3_9>.
	Found 2-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<1>_3_8>.
	Found 2-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<1>_3_7>.
	Found 2-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<1>_3_6>.
	Found 2-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<1>_3_5>.
	Found 2-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<1>_3_4>.
	Found 2-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<1>_3_3>.
	Found 2-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<1>_3_2>.
	Found 2-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<1>_3_1>.
	Found 2-bit shift register for signal <harris_detector/add_cols_grady/pipeline_registers<1>_3_0>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<2>_4_15>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<2>_4_12>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<2>_4_11>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<2>_4_10>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<2>_4_9>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<2>_4_8>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<2>_4_7>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<2>_4_6>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<2>_4_5>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<2>_4_4>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<2>_4_3>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<2>_4_2>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<2>_4_1>.
	Found 3-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<2>_4_0>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<1>_3_15>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<1>_3_12>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<1>_3_11>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<1>_3_10>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<1>_3_9>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<1>_3_8>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<1>_3_7>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<1>_3_6>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<1>_3_5>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<1>_3_4>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<1>_3_3>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<1>_3_2>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<1>_3_1>.
	Found 2-bit shift register for signal <harris_detector/add_cols_gradx/pipeline_registers<1>_3_0>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<2>_4_15>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<2>_4_14>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<2>_4_13>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<2>_4_12>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<2>_4_11>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<2>_4_10>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<2>_4_9>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<2>_4_8>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<2>_4_7>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<2>_4_6>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<2>_4_5>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<2>_4_4>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<2>_4_3>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<2>_4_2>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<2>_4_1>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<2>_4_0>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<1>_3_15>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<1>_3_14>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<1>_3_13>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<1>_3_12>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<1>_3_11>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<1>_3_10>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<1>_3_9>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<1>_3_8>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<1>_3_7>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<1>_3_6>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<1>_3_5>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<1>_3_4>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<1>_3_3>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<1>_3_2>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<1>_3_1>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradxy/pipeline_registers<1>_3_0>.
	Found 3-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<2>_4_15>.
	Found 3-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<2>_4_14>.
	Found 3-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<2>_4_13>.
	Found 3-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<2>_4_12>.
	Found 3-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<2>_4_11>.
	Found 3-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<2>_4_10>.
	Found 3-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<2>_4_9>.
	Found 3-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<2>_4_8>.
	Found 3-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<2>_4_7>.
	Found 3-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<2>_4_6>.
	Found 3-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<2>_4_5>.
	Found 3-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<2>_4_4>.
	Found 3-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<2>_4_3>.
	Found 3-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<2>_4_2>.
	Found 3-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<2>_4_1>.
	Found 3-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<2>_4_0>.
	Found 2-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<1>_3_15>.
	Found 2-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<1>_3_14>.
	Found 2-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<1>_3_13>.
	Found 2-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<1>_3_12>.
	Found 2-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<1>_3_11>.
	Found 2-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<1>_3_10>.
	Found 2-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<1>_3_9>.
	Found 2-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<1>_3_8>.
	Found 2-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<1>_3_7>.
	Found 2-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<1>_3_6>.
	Found 2-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<1>_3_5>.
	Found 2-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<1>_3_4>.
	Found 2-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<1>_3_3>.
	Found 2-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<1>_3_2>.
	Found 2-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<1>_3_1>.
	Found 2-bit shift register for signal <harris_detector/add_lines_grady/pipeline_registers<1>_3_0>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<2>_4_15>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<2>_4_14>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<2>_4_13>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<2>_4_12>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<2>_4_11>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<2>_4_10>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<2>_4_9>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<2>_4_8>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<2>_4_7>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<2>_4_6>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<2>_4_5>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<2>_4_4>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<2>_4_3>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<2>_4_2>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<2>_4_1>.
	Found 3-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<2>_4_0>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<1>_3_15>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<1>_3_14>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<1>_3_13>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<1>_3_12>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<1>_3_11>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<1>_3_10>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<1>_3_9>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<1>_3_8>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<1>_3_7>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<1>_3_6>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<1>_3_5>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<1>_3_4>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<1>_3_3>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<1>_3_2>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<1>_3_1>.
	Found 2-bit shift register for signal <harris_detector/add_lines_gradx/pipeline_registers<1>_3_0>.
	Found 6-bit shift register for signal <harris_detector/harris_rep0/stage2>.
	Found 5-bit shift register for signal <gauss3x3_0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_2>.
	Found 6-bit shift register for signal <gauss3x3_0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_1>.
	Found 6-bit shift register for signal <gauss3x3_0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_0>.
	Found 6-bit shift register for signal <sobel0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_0>.
	Found 6-bit shift register for signal <sobel0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_1>.
	Found 5-bit shift register for signal <sobel0/delay_sync/gen_delay[5].gen_output.latch_delay/Qp_2>.
	Found 4-bit shift register for signal <camera0/delay_sync/gen_delay[3].gen_output.latch_delay/Qp_0>.
	Found 14-bit shift register for signal <harris_detector/delay_sync/gen_delay[13].gen_output.latch_delay/Qp_0>.
	Found 14-bit shift register for signal <harris_detector/delay_sync/gen_delay[13].gen_output.latch_delay/Qp_1>.
	Found 13-bit shift register for signal <harris_detector/delay_sync/gen_delay[13].gen_output.latch_delay/Qp_2>.
Unit <logipi_camera> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1782
 Flip-Flops                                            : 1782
# Shift Registers                                      : 191
 13-bit shift register                                 : 1
 14-bit shift register                                 : 2
 2-bit shift register                                  : 90
 3-bit shift register                                  : 90
 4-bit shift register                                  : 1
 5-bit shift register                                  : 2
 6-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : logipi_camera.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3935
#      GND                         : 1
#      INV                         : 31
#      LUT1                        : 83
#      LUT2                        : 910
#      LUT3                        : 411
#      LUT4                        : 377
#      LUT5                        : 81
#      LUT6                        : 195
#      MULT_AND                    : 26
#      MUXCY                       : 900
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 915
# FlipFlops/Latches                : 2000
#      FD                          : 474
#      FDC                         : 520
#      FDCE                        : 507
#      FDE                         : 493
#      FDP                         : 6
# RAMS                             : 18
#      RAMB16BWER                  : 12
#      RAMB8BWER                   : 6
# Shift Registers                  : 191
#      SRLC16E                     : 191
# Clock Buffers                    : 6
#      BUFG                        : 4
#      BUFGP                       : 2
# IO Buffers                       : 23
#      IBUF                        : 14
#      IBUFG                       : 1
#      IOBUF                       : 2
#      OBUF                        : 6
# DSPs                             : 6
#      DSP48A1                     : 6
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2000  out of  11440    17%  
 Number of Slice LUTs:                 2279  out of   5720    39%  
    Number used as Logic:              2088  out of   5720    36%  
    Number used as Memory:              191  out of   1440    13%  
       Number used as SRL:              191

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2859
   Number with an unused Flip Flop:     859  out of   2859    30%  
   Number with an unused LUT:           580  out of   2859    20%  
   Number of fully used LUT-FF pairs:  1420  out of   2859    49%  
   Number of unique control sets:        42

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  25  out of    102    24%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               15  out of     32    46%  
    Number using Block RAM only:         15
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of DSP48A1s:                      6  out of     16    37%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+----------------------------+-------+
Clock Signal                        | Clock buffer(FF name)      | Load  |
------------------------------------+----------------------------+-------+
sys_clocks_gen/pll_base_inst/CLKOUT2| BUFG                       | 2034  |
sys_clocks_gen/pll_base_inst/CLKOUT1| BUFG                       | 82    |
PMOD4<7>                            | BUFGP                      | 35    |
SYS_SPI_SCK                         | BUFGP                      | 56    |
deb_pb(debouncer/Mmux_output11:O)   | NONE(*)(pulse_counter/Qp_1)| 2     |
------------------------------------+----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.962ns (Maximum Frequency: 125.604MHz)
   Minimum input arrival time before clock: 6.546ns
   Maximum output required time after clock: 8.296ns
   Maximum combinational path delay: 5.005ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clocks_gen/pll_base_inst/CLKOUT2'
  Clock period: 7.962ns (frequency: 125.604MHz)
  Total number of paths / destination ports: 194066 / 4219
-------------------------------------------------------------------------
Delay:               7.962ns (Levels of Logic = 23)
  Source:            sobel0/raw_from_conv1_latched_15 (FF)
  Destination:       ds_image/line_ram0/Mram_RAM (RAM)
  Source Clock:      sys_clocks_gen/pll_base_inst/CLKOUT2 rising
  Destination Clock: sys_clocks_gen/pll_base_inst/CLKOUT2 rising

  Data Path: sobel0/raw_from_conv1_latched_15 to ds_image/line_ram0/Mram_RAM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.525   1.098  sobel0/raw_from_conv1_latched_15 (sobel0/raw_from_conv1_latched_15)
     LUT2:I1->O            2   0.254   0.834  sobel0/Mxor_raw_from_conv1_latched[1]_raw_from_conv1_latched[15]_XOR_249_o_xo<0>1 (sobel0/raw_from_conv1_latched[1]_raw_from_conv1_latched[15]_XOR_249_o)
     LUT2:I0->O            1   0.250   0.682  sobel0/Madd_sobel_response_Madd1 (sobel0/Madd_sobel_response_Madd1)
     LUT3:I2->O            1   0.254   0.000  sobel0/Madd_sobel_response_Madd_lut<0>2 (sobel0/Madd_sobel_response_Madd_lut<0>2)
     MUXCY:S->O            1   0.215   0.000  sobel0/Madd_sobel_response_Madd_cy<0>_1 (sobel0/Madd_sobel_response_Madd_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  sobel0/Madd_sobel_response_Madd_cy<0>_2 (sobel0/Madd_sobel_response_Madd_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  sobel0/Madd_sobel_response_Madd_cy<0>_3 (sobel0/Madd_sobel_response_Madd_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  sobel0/Madd_sobel_response_Madd_cy<0>_4 (sobel0/Madd_sobel_response_Madd_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  sobel0/Madd_sobel_response_Madd_cy<0>_5 (sobel0/Madd_sobel_response_Madd_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  sobel0/Madd_sobel_response_Madd_cy<0>_6 (sobel0/Madd_sobel_response_Madd_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  sobel0/Madd_sobel_response_Madd_cy<0>_7 (sobel0/Madd_sobel_response_Madd_cy<0>8)
     MUXCY:CI->O           0   0.023   0.000  sobel0/Madd_sobel_response_Madd_cy<0>_8 (sobel0/Madd_sobel_response_Madd_cy<0>9)
     XORCY:CI->O           2   0.206   0.726  sobel0/Madd_sobel_response_Madd_xor<0>_9 (pixel_from_sobel<7>)
     LUT5:I4->O            1   0.254   0.000  ds_image/Madd_sum_lut<7> (ds_image/Madd_sum_lut<7>)
     MUXCY:S->O            1   0.215   0.000  ds_image/Madd_sum_cy<7> (ds_image/Madd_sum_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ds_image/Madd_sum_cy<8> (ds_image/Madd_sum_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ds_image/Madd_sum_cy<9> (ds_image/Madd_sum_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ds_image/Madd_sum_cy<10> (ds_image/Madd_sum_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ds_image/Madd_sum_cy<11> (ds_image/Madd_sum_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ds_image/Madd_sum_cy<12> (ds_image/Madd_sum_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ds_image/Madd_sum_cy<13> (ds_image/Madd_sum_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  ds_image/Madd_sum_cy<14> (ds_image/Madd_sum_cy<14>)
     XORCY:CI->O           1   0.206   0.682  ds_image/Madd_sum_xor<15> (ds_image/sum<15>)
     LUT3:I2->O            1   0.254   0.681  ds_image/Mmux_line_ram_data_in71 (ds_image/line_ram_data_in<15>)
     RAMB8BWER:DIADI15         0.300          ds_image/line_ram0/Mram_RAM
    ----------------------------------------
    Total                      7.962ns (3.259ns logic, 4.703ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clocks_gen/pll_base_inst/CLKOUT1'
  Clock period: 6.795ns (frequency: 147.167MHz)
  Total number of paths / destination ports: 4115 / 127
-------------------------------------------------------------------------
Delay:               6.795ns (Levels of Logic = 5)
  Source:            camera_conf_block/i2c_master0/tick_count_4 (FF)
  Destination:       camera_conf_block/i2c_master0/tick_count_7 (FF)
  Source Clock:      sys_clocks_gen/pll_base_inst/CLKOUT1 rising
  Destination Clock: sys_clocks_gen/pll_base_inst/CLKOUT1 rising

  Data Path: camera_conf_block/i2c_master0/tick_count_4 to camera_conf_block/i2c_master0/tick_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.525   1.084  camera_conf_block/i2c_master0/tick_count_4 (camera_conf_block/i2c_master0/tick_count_4)
     LUT2:I0->O            3   0.250   0.766  camera_conf_block/i2c_master0/tick_count[7]_GND_86_o_LessThan_121_o211 (camera_conf_block/i2c_master0/tick_count[7]_GND_86_o_LessThan_121_o21)
     LUT6:I5->O           17   0.254   1.209  camera_conf_block/i2c_master0/tick_count[7]_GND_86_o_LessThan_96_o11 (camera_conf_block/i2c_master0/tick_count[7]_GND_86_o_LessThan_96_o)
     LUT6:I5->O            6   0.254   0.984  camera_conf_block/i2c_master0/Mmux_state[3]_X_44_o_wide_mux_140_OUT1041 (camera_conf_block/i2c_master0/Mmux_state[3]_X_44_o_wide_mux_140_OUT104)
     LUT4:I2->O            1   0.250   0.910  camera_conf_block/i2c_master0/Mmux_state[3]_X_44_o_wide_mux_140_OUT12_SW0 (N61)
     LUT6:I3->O            1   0.235   0.000  camera_conf_block/i2c_master0/Mmux_state[3]_X_44_o_wide_mux_140_OUT12 (camera_conf_block/i2c_master0/state[3]_X_44_o_wide_mux_140_OUT<5>)
     FDC:D                     0.074          camera_conf_block/i2c_master0/tick_count_5
    ----------------------------------------
    Total                      6.795ns (1.842ns logic, 4.953ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PMOD4<7>'
  Clock period: 3.499ns (frequency: 285.796MHz)
  Total number of paths / destination ports: 50 / 48
-------------------------------------------------------------------------
Delay:               3.499ns (Levels of Logic = 1)
  Source:            camera0/pixel_counter/Qp_0 (FF)
  Destination:       camera0/y_latch_c/Qp_7 (FF)
  Source Clock:      PMOD4<7> rising
  Destination Clock: PMOD4<7> rising

  Data Path: camera0/pixel_counter/Qp_0 to camera0/y_latch_c/Qp_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.525   1.038  camera0/pixel_counter/Qp_0 (camera0/pixel_counter/Qp_0)
     INV:I->O             24   0.255   1.379  camera0/y_latch_c/_n0013_inv1_INV_0 (camera0/y_latch_c/_n0013_inv)
     FDCE:CE                   0.302          camera0/y_latch_c/Qp_0
    ----------------------------------------
    Total                      3.499ns (1.082ns logic, 2.417ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYS_SPI_SCK'
  Clock period: 5.307ns (frequency: 188.430MHz)
  Total number of paths / destination ports: 859 / 72
-------------------------------------------------------------------------
Delay:               5.307ns (Levels of Logic = 2)
  Source:            mem_interface0/bit_count_3 (FF)
  Destination:       mem_interface0/addr_bus_latched_15 (FF)
  Source Clock:      SYS_SPI_SCK rising
  Destination Clock: SYS_SPI_SCK rising

  Data Path: mem_interface0/bit_count_3 to mem_interface0/addr_bus_latched_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.525   1.306  mem_interface0/bit_count_3 (mem_interface0/bit_count_3)
     LUT6:I1->O           17   0.254   1.485  mem_interface0/auto_inc_GND_63_o_AND_5_o1 (mem_interface0/auto_inc_GND_63_o_AND_5_o)
     LUT5:I1->O           16   0.254   1.181  mem_interface0/_n0117_inv1 (mem_interface0/_n0117_inv)
     FDE:CE                    0.302          mem_interface0/addr_bus_latched_0
    ----------------------------------------
    Total                      5.307ns (1.335ns logic, 3.972ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'deb_pb'
  Clock period: 3.021ns (frequency: 331.060MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               3.021ns (Levels of Logic = 1)
  Source:            pulse_counter/Qp_0 (FF)
  Destination:       pulse_counter/Qp_0 (FF)
  Source Clock:      deb_pb rising
  Destination Clock: deb_pb rising

  Data Path: pulse_counter/Qp_0 to pulse_counter/Qp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             30   0.525   1.486  pulse_counter/Qp_0 (pulse_counter/Qp_0)
     INV:I->O              1   0.255   0.681  pulse_counter/Mmux_Qp[1]_GND_58_o_mux_3_OUT11_INV_0 (pulse_counter/Qp[1]_GND_58_o_mux_3_OUT<0>)
     FDC:D                     0.074          pulse_counter/Qp_0
    ----------------------------------------
    Total                      3.021ns (0.854ns logic, 2.167ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clocks_gen/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 115 / 47
-------------------------------------------------------------------------
Offset:              6.546ns (Levels of Logic = 5)
  Source:            PMOD4<6> (PAD)
  Destination:       camera_conf_block/i2c_master0/tick_count_7 (FF)
  Destination Clock: sys_clocks_gen/pll_base_inst/CLKOUT1 rising

  Data Path: PMOD4<6> to camera_conf_block/i2c_master0/tick_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          16   1.328   1.612  PMOD4_6_IOBUF (N122)
     LUT5:I0->O            1   0.254   0.790  camera_conf_block/i2c_master0/Mmux_state[3]_X_44_o_wide_mux_140_OUT1022 (camera_conf_block/i2c_master0/Mmux_state[3]_X_44_o_wide_mux_140_OUT1022)
     LUT5:I3->O            1   0.250   0.682  camera_conf_block/i2c_master0/Mmux_state[3]_X_44_o_wide_mux_140_OUT1024 (camera_conf_block/i2c_master0/Mmux_state[3]_X_44_o_wide_mux_140_OUT1024)
     LUT6:I5->O            8   0.254   1.052  camera_conf_block/i2c_master0/Mmux_state[3]_X_44_o_wide_mux_140_OUT1026 (camera_conf_block/i2c_master0/Mmux_state[3]_X_44_o_wide_mux_140_OUT102)
     LUT5:I3->O            1   0.250   0.000  camera_conf_block/i2c_master0/Mmux_state[3]_X_44_o_wide_mux_140_OUT23 (camera_conf_block/i2c_master0/state[3]_X_44_o_wide_mux_140_OUT<0>)
     FDC:D                     0.074          camera_conf_block/i2c_master0/tick_count_0
    ----------------------------------------
    Total                      6.546ns (2.410ns logic, 4.136ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PMOD4<7>'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              2.631ns (Levels of Logic = 2)
  Source:            PMOD4<5> (PAD)
  Destination:       camera0/pixel_counter/Qp_0 (FF)
  Destination Clock: PMOD4<7> rising

  Data Path: PMOD4<5> to camera0/pixel_counter/Qp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.994  PMOD4_5_IBUF (LED_1_OBUF)
     LUT3:I0->O            1   0.235   0.000  camera0/pixel_counter/Mmux_Qp[1]_GND_58_o_mux_3_OUT11 (camera0/pixel_counter/Qp[1]_GND_58_o_mux_3_OUT<0>)
     FDC:D                     0.074          camera0/pixel_counter/Qp_0
    ----------------------------------------
    Total                      2.631ns (1.637ns logic, 0.994ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SYS_SPI_SCK'
  Total number of paths / destination ports: 58 / 58
-------------------------------------------------------------------------
Offset:              5.166ns (Levels of Logic = 2)
  Source:            RP_SPI_CE0N (PAD)
  Destination:       mem_interface0/addr_bus_latched_15 (FF)
  Destination Clock: SYS_SPI_SCK rising

  Data Path: RP_SPI_CE0N to mem_interface0/addr_bus_latched_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.328   2.101  RP_SPI_CE0N_IBUF (RP_SPI_CE0N_IBUF)
     LUT5:I0->O           16   0.254   1.181  mem_interface0/_n0117_inv1 (mem_interface0/_n0117_inv)
     FDE:CE                    0.302          mem_interface0/addr_bus_latched_0
    ----------------------------------------
    Total                      5.166ns (1.884ns logic, 3.282ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clocks_gen/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.805ns (Levels of Logic = 2)
  Source:            PB<0> (PAD)
  Destination:       reset0/counter0_9 (FF)
  Destination Clock: sys_clocks_gen/pll_base_inst/CLKOUT2 rising

  Data Path: PB<0> to reset0/counter0_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.725  PB_0_IBUF (PMOD4_0_OBUF)
     INV:I->O             11   0.255   1.038  reset0/resetn_inv1_INV_0 (reset0/resetn_inv)
     FDC:CLR                   0.459          reset0/resetn_0
    ----------------------------------------
    Total                      3.805ns (2.042ns logic, 1.763ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clocks_gen/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              8.296ns (Levels of Logic = 3)
  Source:            fifo_preview/fifo_B/dp_ram0/Mram_RAM4 (RAM)
  Destination:       SYS_SPI_MISO (PAD)
  Source Clock:      sys_clocks_gen/pll_base_inst/CLKOUT2 rising

  Data Path: fifo_preview/fifo_B/dp_ram0/Mram_RAM4 to SYS_SPI_MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB1    1   2.100   1.137  fifo_preview/fifo_B/dp_ram0/Mram_RAM4 (fifo_preview/fifoB_out<7>)
     LUT6:I0->O            1   0.254   0.958  mem_interface0/Mmux_miso11 (mem_interface0/Mmux_miso1)
     LUT6:I2->O            1   0.254   0.681  mem_interface0/Mmux_miso12 (SYS_SPI_MISO_OBUF)
     OBUF:I->O                 2.912          SYS_SPI_MISO_OBUF (SYS_SPI_MISO)
    ----------------------------------------
    Total                      8.296ns (5.520ns logic, 2.776ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clocks_gen/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              5.098ns (Levels of Logic = 2)
  Source:            camera_conf_block/i2c_master0/state[3]_clock_DFF_150 (FF)
  Destination:       PMOD4<6> (PAD)
  Source Clock:      sys_clocks_gen/pll_base_inst/CLKOUT1 rising

  Data Path: camera_conf_block/i2c_master0/state[3]_clock_DFF_150 to PMOD4<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.725  camera_conf_block/i2c_master0/state[3]_clock_DFF_150 (camera_conf_block/i2c_master0/state[3]_clock_DFF_150)
     INV:I->O              1   0.255   0.681  camera_conf_block/i2c_master0/state[3]_clock_DFF_150_inv1_INV_0 (camera_conf_block/i2c_master0/state[3]_clock_DFF_150_inv)
     IOBUF:T->IO               2.912          PMOD4_6_IOBUF (PMOD4<6>)
    ----------------------------------------
    Total                      5.098ns (3.692ns logic, 1.406ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYS_SPI_SCK'
  Total number of paths / destination ports: 21 / 1
-------------------------------------------------------------------------
Offset:              7.515ns (Levels of Logic = 3)
  Source:            mem_interface0/bit_count_0 (FF)
  Destination:       SYS_SPI_MISO (PAD)
  Source Clock:      SYS_SPI_SCK rising

  Data Path: mem_interface0/bit_count_0 to SYS_SPI_MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.525   1.252  mem_interface0/bit_count_0 (mem_interface0/bit_count_0)
     LUT4:I0->O           16   0.254   1.637  mem_interface0/GND_63_o_GND_63_o_equal_7_o<3>1 (mem_interface0/GND_63_o_GND_63_o_equal_7_o)
     LUT6:I0->O            1   0.254   0.681  mem_interface0/Mmux_miso12 (SYS_SPI_MISO_OBUF)
     OBUF:I->O                 2.912          SYS_SPI_MISO_OBUF (SYS_SPI_MISO)
    ----------------------------------------
    Total                      7.515ns (3.945ns logic, 3.570ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               5.005ns (Levels of Logic = 2)
  Source:            PMOD4<5> (PAD)
  Destination:       LED<1> (PAD)

  Data Path: PMOD4<5> to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  PMOD4_5_IBUF (LED_1_OBUF)
     OBUF:I->O                 2.912          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                      5.005ns (4.240ns logic, 0.765ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PMOD4<7>
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
PMOD4<7>                            |    3.499|         |         |         |
sys_clocks_gen/pll_base_inst/CLKOUT2|    5.011|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYS_SPI_SCK
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
SYS_SPI_SCK                         |    5.307|         |         |         |
sys_clocks_gen/pll_base_inst/CLKOUT2|    4.685|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock deb_pb
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
deb_pb                              |    3.021|         |         |         |
sys_clocks_gen/pll_base_inst/CLKOUT2|    5.011|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clocks_gen/pll_base_inst/CLKOUT1
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
sys_clocks_gen/pll_base_inst/CLKOUT1|    6.795|         |         |         |
sys_clocks_gen/pll_base_inst/CLKOUT2|    5.011|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clocks_gen/pll_base_inst/CLKOUT2
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
PMOD4<7>                            |    2.216|         |         |         |
SYS_SPI_SCK                         |    8.581|         |         |         |
deb_pb                              |    6.899|         |         |         |
sys_clocks_gen/pll_base_inst/CLKOUT2|    7.962|         |         |         |
------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 27.18 secs
 
--> 


Total memory usage is 451568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  346 (   0 filtered)
Number of infos    :  206 (   0 filtered)

